#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 24 21:47:27 2023
# Process ID: 49476
# Current directory: D:/Progress/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17184 D:\Progress\Vivado\project_1\project_1.xpr
# Log file: D:/Progress/Vivado/project_1/vivado.log
# Journal file: D:/Progress/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Progress/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 811.051 ; gain = 183.371
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2dac3e58a7ce4ef09ecf97c5020f6ac2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/Progress/Vivado/project_1/project_1.srcs/sources_1/newrom_binary_file.txt referenced on D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 849.867 ; gain = 29.867
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_riscv_top/uut/instr_memory_inst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_riscv_top/uut/riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/Progress/Vivado/project_1/project_1.srcs/sources_1/newrom_binary_file.txt referenced on D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2dac3e58a7ce4ef09ecf97c5020f6ac2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v" Line 1. Module instr_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 2. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 79. Module main_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 166. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v" Line 2. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v" Line 4. Module if_id_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v" Line 2. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v" Line 2. Module instr_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v" Line 2. Module id_ex_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v" Line 2. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 105. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 258. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v" Line 2. Module branch_judge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v" Line 9. Module forward_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v" Line 2. Module ex_mem_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v" Line 2. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v" Line 2. Module mem_wb_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 920.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/Progress/Vivado/project_1/project_1.srcs/sources_1/rom_binary_file.txt referenced on D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 920.883 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_riscv_top/uut/instr_memory_inst/instr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_riscv_top/uut/riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/Progress/Vivado/project_1/project_1.srcs/sources_1/rom_binary_file.txt referenced on D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Progress/Vivado/project_1/project_1.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2dac3e58a7ce4ef09ecf97c5020f6ac2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v" Line 1. Module instr_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 2. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 79. Module main_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v" Line 166. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v" Line 2. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v" Line 4. Module if_id_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v" Line 2. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v" Line 2. Module instr_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v" Line 2. Module id_ex_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v" Line 2. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 105. Module Shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 258. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v" Line 2. Module branch_judge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 306. Module cla_adder32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v" Line 288. Module cla_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v" Line 9. Module forward_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v" Line 2. Module ex_mem_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v" Line 2. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v" Line 2. Module mem_wb_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v" Line 2. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 920.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 920.883 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_riscv_top/uut/instr_memory_inst/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_riscv_top/uut/riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2dac3e58a7ce4ef09ecf97c5020f6ac2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_riscv_top/uut/instr_memory_inst/instr}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_riscv_top/uut/riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 24 21:58:26 2023...
