# MNPK01-System: Full-Stack 8-bit RISC Microcomputer

![Status](https://img.shields.io/badge/Status-Development-orange?style=for-the-badge)
![License](https://img.shields.io/badge/License-GPLv3-green?style=for-the-badge)
![Arch](https://img.shields.io/badge/Architecture-8--bit_RISC-blue?style=for-the-badge)

## ðŸ“Œ Project Overview
**MNPK01-System** is a high-performance 8-bit RISC microcomputer architecture, engineered from the silicon level up to the physical PCB. Developed as a comprehensive graduation thesis, this project bridges the gap between Hardware Description Languages (HDL) and physical hardware implementation.

The core mission of the MNPK01 is to demonstrate a **complete vertical integration** of computer systems: from logical gate synthesis and custom Instruction Set Architecture (ISA) to physical PCB fabrication and low-level firmware optimization.

---

## ðŸ— System Architecture

The heart of the MNPK-01 is a modular **Resource Handler-centric** design. By utilizing a centralized bus management system, the architecture eliminates data contention and provides a streamlined path for 8-bit operations with 16-bit addressing capabilities.

### Integrated System Map
```mermaid
graph TD
    %% Global Styling
    classDef control fill:#ffd166,stroke:#000,stroke-width:2px,color:#000;
    classDef storage fill:#06d6a0,stroke:#000,stroke-width:2px,color:#000;
    classDef compute fill:#ef476f,stroke:#000,stroke-width:2px,color:#fff;
    classDef routing fill:#118ab2,stroke:#000,stroke-width:2px,color:#fff;

    subgraph Instruction_Fetch [Instruction Fetch Unit]
        PC[Program Counter] -->|16-bit Address| ROM[ROM - Instructions]
    end

    ROM -->|8-bit Opcode| CU[CONTROL UNIT]

    subgraph Execution_Core [Processing Core]
        RH[RESOURCE HANDLER / BUS]
        REGS[REGISTER FILE]
        ALU[ALU - Arithmetic Logic Unit]
        
        RH <-->|Data Path| REGS
        RH <-->|Data Path| ALU
    end

    %% Control Signals
    CU -->|Jump Logic| PC
    CU ---|Master Control Bus| RH
    CU -.->|Write Enable| REGS
    CU -.->|ALU Opcode| ALU
    ALU -.->|Flags: Z/C| CU

    %% Peripherals
    RH <-->|Memory Interface| RAM[RAM - Data Memory]
    RH <-->|I/O Interface| IO[I/O PORTS]

    %% Applying Styles
    class CU control;
    class ROM,RAM,REGS storage;
    class ALU compute;
    class RH,PC routing;