Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar  4 00:37:54 2025
| Host         : my_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    48          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_2ms_reg_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clkgen_200kHz_inst/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.639        0.000                      0                   71        0.196        0.000                      0                   71        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.639        0.000                      0                   71        0.196        0.000                      0                   71        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.704ns (24.523%)  route 2.167ns (75.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.767     8.197    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.704ns (24.523%)  route 2.167ns (75.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.767     8.197    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.704ns (24.523%)  route 2.167ns (75.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.767     8.197    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.704ns (24.523%)  route 2.167ns (75.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.767     8.197    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.676ns (20.475%)  route 2.626ns (79.525%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.237    clkgen_200kHz_inst/CLK
    SLICE_X48Y95         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clkgen_200kHz_inst/clk_reg_reg/Q
                         net (fo=1, routed)           0.721     6.413    clkgen_200kHz_inst/w_200kHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.509 r  clkgen_200kHz_inst/w_200kHz_BUFG_inst/O
                         net (fo=31, routed)          1.905     8.414    clkgen_200kHz_inst/w_200kHz_BUFG
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.538 r  clkgen_200kHz_inst/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     8.538    clkgen_200kHz_inst/clk_reg_i_1__0_n_0
    SLICE_X48Y95         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.936    clkgen_200kHz_inst/CLK
    SLICE_X48Y95         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.029    15.230    clkgen_200kHz_inst/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.765%)  route 2.028ns (74.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.629     8.059    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.765%)  route 2.028ns (74.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.629     8.059    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.765%)  route 2.028ns (74.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.629     8.059    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.765%)  route 2.028ns (74.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.629     8.059    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    clkgen_200kHz_inst/counter_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.704ns (26.830%)  route 1.920ns (73.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.724     5.327    clkgen_200kHz_inst/CLK
    SLICE_X3Y91          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clkgen_200kHz_inst/counter_2ms_reg[15]/Q
                         net (fo=2, routed)           0.982     6.765    clkgen_200kHz_inst/counter_2ms[15]
    SLICE_X2Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  clkgen_200kHz_inst/counter_2ms[16]_i_2/O
                         net (fo=1, routed)           0.417     7.306    clkgen_200kHz_inst/counter_2ms[16]_i_2_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.430 r  clkgen_200kHz_inst/counter_2ms[16]_i_1/O
                         net (fo=18, routed)          0.521     7.951    clkgen_200kHz_inst/clk_2ms_reg
    SLICE_X2Y88          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clkgen_200kHz_inst/CLK
    SLICE_X2Y88          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    clkgen_200kHz_inst/counter_2ms_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  6.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.805%)  route 0.115ns (38.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.485    clkgen_200kHz_inst/CLK
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkgen_200kHz_inst/counter_reg[1]/Q
                         net (fo=8, routed)           0.115     1.741    clkgen_200kHz_inst/counter_reg_n_0_[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  clkgen_200kHz_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    clkgen_200kHz_inst/counter[5]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     2.002    clkgen_200kHz_inst/CLK
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092     1.590    clkgen_200kHz_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.628%)  route 0.137ns (42.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.485    clkgen_200kHz_inst/CLK
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkgen_200kHz_inst/counter_reg[6]/Q
                         net (fo=4, routed)           0.137     1.763    clkgen_200kHz_inst/counter_reg_n_0_[6]
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  clkgen_200kHz_inst/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    clkgen_200kHz_inst/clk_reg_i_1__0_n_0
    SLICE_X48Y95         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     2.002    clkgen_200kHz_inst/CLK
    SLICE_X48Y95         FDRE                                         r  clkgen_200kHz_inst/clk_reg_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.091     1.592    clkgen_200kHz_inst/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 spi_slave_inst/shift_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  spi_slave_inst/shift_register_reg[3]/Q
                         net (fo=1, routed)           0.086     1.733    spi_slave_inst/shift_register[3]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.098     1.831 r  spi_slave_inst/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    spi_slave_inst/p_2_in[4]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.611    spi_slave_inst/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spi_slave_inst/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  spi_slave_inst/shift_register_reg[0]/Q
                         net (fo=1, routed)           0.156     1.816    spi_slave_inst/shift_register[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.042     1.858 r  spi_slave_inst/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    spi_slave_inst/p_2_in[1]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.107     1.626    spi_slave_inst/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 spi_slave_inst/shift_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/shift_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  spi_slave_inst/shift_register_reg[6]/Q
                         net (fo=1, routed)           0.158     1.818    spi_slave_inst/shift_register[6]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.042     1.860 r  spi_slave_inst/shift_register[7]_i_3/O
                         net (fo=1, routed)           0.000     1.860    spi_slave_inst/p_2_in[7]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.107     1.626    spi_slave_inst/shift_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.969%)  route 0.168ns (47.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.485    clkgen_200kHz_inst/CLK
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkgen_200kHz_inst/counter_reg[5]/Q
                         net (fo=4, routed)           0.168     1.794    clkgen_200kHz_inst/counter_reg_n_0_[5]
    SLICE_X49Y96         LUT5 (Prop_lut5_I3_O)        0.048     1.842 r  clkgen_200kHz_inst/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.842    clkgen_200kHz_inst/counter[7]_i_2_n_0
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     2.002    clkgen_200kHz_inst/CLK
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[7]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.107     1.605    clkgen_200kHz_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.570%)  route 0.168ns (47.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.485    clkgen_200kHz_inst/CLK
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkgen_200kHz_inst/counter_reg[5]/Q
                         net (fo=4, routed)           0.168     1.794    clkgen_200kHz_inst/counter_reg_n_0_[5]
    SLICE_X49Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.839 r  clkgen_200kHz_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    clkgen_200kHz_inst/counter[6]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     2.002    clkgen_200kHz_inst/CLK
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[6]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.091     1.589    clkgen_200kHz_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clkgen_200kHz_inst/counter_2ms_reg[8]/Q
                         net (fo=2, routed)           0.117     1.780    clkgen_200kHz_inst/counter_2ms[8]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clkgen_200kHz_inst/counter_2ms0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.888    clkgen_200kHz_inst/counter_2ms0_carry__0_n_4
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    clkgen_200kHz_inst/CLK
    SLICE_X3Y89          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    clkgen_200kHz_inst/counter_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_2ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_2ms_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.603     1.522    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clkgen_200kHz_inst/counter_2ms_reg[12]/Q
                         net (fo=2, routed)           0.117     1.781    clkgen_200kHz_inst/counter_2ms[12]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  clkgen_200kHz_inst/counter_2ms0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.889    clkgen_200kHz_inst/counter_2ms0_carry__1_n_4
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.876     2.041    clkgen_200kHz_inst/CLK
    SLICE_X3Y90          FDRE                                         r  clkgen_200kHz_inst/counter_2ms_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    clkgen_200kHz_inst/counter_2ms_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkgen_200kHz_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen_200kHz_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.004%)  route 0.194ns (50.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.485    clkgen_200kHz_inst/CLK
    SLICE_X49Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clkgen_200kHz_inst/counter_reg[1]/Q
                         net (fo=8, routed)           0.194     1.820    clkgen_200kHz_inst/counter_reg_n_0_[1]
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.045     1.865 r  clkgen_200kHz_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    clkgen_200kHz_inst/counter[4]_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     2.002    clkgen_200kHz_inst/CLK
    SLICE_X48Y96         FDRE                                         r  clkgen_200kHz_inst/counter_reg[4]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.104     1.602    clkgen_200kHz_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    clkgen_200kHz_inst/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     clkgen_200kHz_inst/counter_2ms_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     clkgen_200kHz_inst/counter_2ms_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     clkgen_200kHz_inst/counter_2ms_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clkgen_200kHz_inst/clk_2ms_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clkgen_200kHz_inst/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clkgen_200kHz_inst/counter_2ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     clkgen_200kHz_inst/clk_2ms_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    clkgen_200kHz_inst/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     clkgen_200kHz_inst/counter_2ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     clkgen_200kHz_inst/counter_2ms_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.078ns  (logic 8.027ns (36.357%)  route 14.051ns (63.643%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.124    21.129 r  i2c_master_inst/tMSB[3]_i_3/O
                         net (fo=4, routed)           0.826    21.954    i2c_master_inst/tMSB[3]_i_3_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124    22.078 r  i2c_master_inst/tMSB[3]_i_1/O
                         net (fo=1, routed)           0.000    22.078    i2c_master_inst/tMSB[3]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  i2c_master_inst/tMSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.856ns  (logic 8.027ns (36.726%)  route 13.829ns (63.274%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.124    21.129 r  i2c_master_inst/tMSB[3]_i_3/O
                         net (fo=4, routed)           0.604    21.732    i2c_master_inst/tMSB[3]_i_3_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.124    21.856 r  i2c_master_inst/tMSB[2]_i_1/O
                         net (fo=1, routed)           0.000    21.856    i2c_master_inst/tMSB[2]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  i2c_master_inst/tMSB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.853ns  (logic 8.027ns (36.732%)  route 13.826ns (63.268%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.124    21.129 r  i2c_master_inst/tMSB[3]_i_3/O
                         net (fo=4, routed)           0.601    21.729    i2c_master_inst/tMSB[3]_i_3_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124    21.853 r  i2c_master_inst/tMSB[0]_i_1/O
                         net (fo=1, routed)           0.000    21.853    i2c_master_inst/tMSB[0]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  i2c_master_inst/tMSB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.849ns  (logic 8.257ns (37.791%)  route 13.592ns (62.209%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.152    21.157 r  i2c_master_inst/tMSB[6]_i_3/O
                         net (fo=3, routed)           0.367    21.523    i2c_master_inst/tMSB[6]_i_3_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.326    21.849 r  i2c_master_inst/tMSB[6]_i_1/O
                         net (fo=1, routed)           0.000    21.849    i2c_master_inst/tMSB[6]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  i2c_master_inst/tMSB_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.845ns  (logic 8.027ns (36.745%)  route 13.818ns (63.255%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.124    21.129 r  i2c_master_inst/tMSB[3]_i_3/O
                         net (fo=4, routed)           0.593    21.721    i2c_master_inst/tMSB[3]_i_3_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.124    21.845 r  i2c_master_inst/tMSB[1]_i_1/O
                         net (fo=1, routed)           0.000    21.845    i2c_master_inst/tMSB[1]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  i2c_master_inst/tMSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.839ns  (logic 8.257ns (37.808%)  route 13.582ns (62.192%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.152    21.157 r  i2c_master_inst/tMSB[6]_i_3/O
                         net (fo=3, routed)           0.357    21.513    i2c_master_inst/tMSB[6]_i_3_n_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.326    21.839 r  i2c_master_inst/tMSB[5]_i_1/O
                         net (fo=1, routed)           0.000    21.839    i2c_master_inst/tMSB[5]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  i2c_master_inst/tMSB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tMSB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.816ns  (logic 8.257ns (37.849%)  route 13.559ns (62.151%))
  Logic Levels:           25  (CARRY4=12 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     2.898 f  i2c_master_inst/o_bit5_carry/O[0]
                         net (fo=8, routed)           1.419     4.316    i2c_master_inst/o_bit5_carry_n_7
    SLICE_X2Y74          LUT1 (Prop_lut1_I0_O)        0.295     4.611 r  i2c_master_inst/tMSB3__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.611    i2c_master_inst/tMSB3__1_carry_i_11_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.124 r  i2c_master_inst/tMSB3__1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.133    i2c_master_inst/tMSB3__1_carry_i_7_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.372 r  i2c_master_inst/tMSB3__1_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.819     6.191    i2c_master_inst/tMSB5[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I2_O)        0.329     6.520 r  i2c_master_inst/tMSB3__1_carry__1_i_12/O
                         net (fo=15, routed)          0.962     7.482    i2c_master_inst/tMSB3__1_carry__1_i_12_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.326     7.808 r  i2c_master_inst/tMSB3__1_carry__0_i_10/O
                         net (fo=3, routed)           0.851     8.658    i2c_master_inst/tMSB3__1_carry__0_i_10_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.153     8.811 r  i2c_master_inst/tMSB3__1_carry__1_i_4/O
                         net (fo=2, routed)           1.003     9.814    i2c_master_inst/tMSB3__1_carry__1_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.327    10.141 r  i2c_master_inst/tMSB3__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.141    i2c_master_inst/tMSB3__1_carry__1_i_8_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.673 r  i2c_master_inst/tMSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.673    i2c_master_inst/tMSB3__1_carry__1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.895 r  i2c_master_inst/tMSB3__1_carry__2/O[0]
                         net (fo=12, routed)          0.842    11.737    i2c_master_inst/tMSB3__1_carry__2_n_7
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.299    12.036 r  i2c_master_inst/tMSB3__41_carry_i_3/O
                         net (fo=1, routed)           0.000    12.036    i2c_master_inst/tMSB3__41_carry_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.263 r  i2c_master_inst/tMSB3__41_carry/O[1]
                         net (fo=3, routed)           1.021    13.284    i2c_master_inst/tMSB3__41_carry_n_6
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.331    13.615 r  i2c_master_inst/tMSB3__64_carry_i_2/O
                         net (fo=1, routed)           0.653    14.269    i2c_master_inst/tMSB3__64_carry_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    14.875 r  i2c_master_inst/tMSB3__64_carry/CO[3]
                         net (fo=1, routed)           0.000    14.875    i2c_master_inst/tMSB3__64_carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  i2c_master_inst/tMSB3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.989    i2c_master_inst/tMSB3__64_carry__0_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.260 r  i2c_master_inst/tMSB3__64_carry__1/CO[0]
                         net (fo=9, routed)           1.354    16.614    i2c_master_inst/tMSB3__64_carry__1_n_3
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.401    17.015 r  i2c_master_inst/tMSB[3]_i_2/O
                         net (fo=3, routed)           0.324    17.339    i2c_master_inst/tMSB[3]_i_2_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I4_O)        0.326    17.665 r  i2c_master_inst/tMSB1_carry_i_1/O
                         net (fo=1, routed)           0.569    18.234    i2c_master_inst/tMSB1_carry_i_1_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.741 r  i2c_master_inst/tMSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.741    i2c_master_inst/tMSB1_carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.855 r  i2c_master_inst/tMSB1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.855    i2c_master_inst/tMSB1_carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.168 r  i2c_master_inst/tMSB1_carry__1/O[3]
                         net (fo=1, routed)           0.866    20.034    i2c_master_inst/tMSB1[13]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.306    20.340 r  i2c_master_inst/tMSB[6]_i_6/O
                         net (fo=2, routed)           0.665    21.005    i2c_master_inst/tMSB[6]_i_6_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I2_O)        0.152    21.157 r  i2c_master_inst/tMSB[6]_i_3/O
                         net (fo=3, routed)           0.333    21.490    i2c_master_inst/tMSB[6]_i_3_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I2_O)        0.326    21.816 r  i2c_master_inst/tMSB[4]_i_1/O
                         net (fo=1, routed)           0.000    21.816    i2c_master_inst/tMSB[4]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  i2c_master_inst/tMSB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/tLSB_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.604ns  (logic 8.020ns (38.925%)  route 12.584ns (61.075%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[2]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i2c_master_inst/count_reg[2]/Q
                         net (fo=13, routed)          1.856     2.312    i2c_master_inst/count_reg_n_0_[2]
    SLICE_X8Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.832 r  i2c_master_inst/tLSB5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.832    i2c_master_inst/tLSB5_carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.147 f  i2c_master_inst/tLSB5_carry__0/O[3]
                         net (fo=8, routed)           0.889     4.036    i2c_master_inst/tLSB5_carry__0_n_4
    SLICE_X10Y70         LUT1 (Prop_lut1_I0_O)        0.307     4.343 r  i2c_master_inst/tLSB3__1_carry__2_i_12/O
                         net (fo=1, routed)           0.000     4.343    i2c_master_inst/tLSB3__1_carry__2_i_12_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.719 r  i2c_master_inst/tLSB3__1_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.719    i2c_master_inst/tLSB3__1_carry__2_i_9_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.938 r  i2c_master_inst/tLSB3__1_carry__3_i_4/O[0]
                         net (fo=3, routed)           0.987     5.925    i2c_master_inst/tLSB5[9]
    SLICE_X9Y70          LUT3 (Prop_lut3_I2_O)        0.323     6.248 r  i2c_master_inst/tLSB3__1_carry__1_i_9/O
                         net (fo=14, routed)          1.130     7.378    i2c_master_inst/tLSB3__1_carry__1_i_9_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I5_O)        0.326     7.704 r  i2c_master_inst/tLSB3__1_carry__1_i_14/O
                         net (fo=2, routed)           0.953     8.657    i2c_master_inst/tLSB3__1_carry__1_i_14_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.781 r  i2c_master_inst/tLSB3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.781    i2c_master_inst/tLSB3__1_carry__1_i_7_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.314 r  i2c_master_inst/tLSB3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.314    i2c_master_inst/tLSB3__1_carry__1_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.553 r  i2c_master_inst/tLSB3__1_carry__2/O[2]
                         net (fo=6, routed)           0.997    10.549    i2c_master_inst/tLSB3__1_carry__2_n_5
    SLICE_X13Y69         LUT2 (Prop_lut2_I0_O)        0.301    10.850 r  i2c_master_inst/tLSB3__41_carry_i_1/O
                         net (fo=1, routed)           0.000    10.850    i2c_master_inst/tLSB3__41_carry_i_1_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.251 r  i2c_master_inst/tLSB3__41_carry/CO[3]
                         net (fo=1, routed)           0.000    11.251    i2c_master_inst/tLSB3__41_carry_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.564 r  i2c_master_inst/tLSB3__41_carry__0/O[3]
                         net (fo=3, routed)           0.981    12.545    i2c_master_inst/tLSB3__41_carry__0_n_4
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.334    12.879 r  i2c_master_inst/tLSB3__64_carry__1_i_1/O
                         net (fo=1, routed)           0.343    13.221    i2c_master_inst/tLSB3__64_carry__1_i_1_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    13.808 f  i2c_master_inst/tLSB3__64_carry__1/CO[0]
                         net (fo=2, routed)           0.983    14.791    i2c_master_inst/tLSB3__64_carry__1_n_3
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.401    15.192 r  i2c_master_inst/tLSB1_carry_i_6/O
                         net (fo=7, routed)           0.986    16.179    i2c_master_inst/tLSB1_carry_i_6_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.326    16.505 r  i2c_master_inst/tLSB1_carry_i_9/O
                         net (fo=1, routed)           0.797    17.302    i2c_master_inst/tLSB1_carry_i_9_n_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.124    17.426 r  i2c_master_inst/tLSB1_carry_i_3/O
                         net (fo=1, routed)           0.000    17.426    i2c_master_inst/tLSB1_carry_i_3_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.824 r  i2c_master_inst/tLSB1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.824    i2c_master_inst/tLSB1_carry_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.137 r  i2c_master_inst/tLSB1_carry__0/O[3]
                         net (fo=1, routed)           1.120    19.257    i2c_master_inst/tLSB1[9]
    SLICE_X8Y73          LUT4 (Prop_lut4_I0_O)        0.332    19.589 r  i2c_master_inst/tLSB[7]_i_7/O
                         net (fo=1, routed)           0.165    19.754    i2c_master_inst/tLSB[7]_i_7_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.328    20.082 r  i2c_master_inst/tLSB[7]_i_3/O
                         net (fo=1, routed)           0.398    20.480    i2c_master_inst/tLSB[7]_i_3_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124    20.604 r  i2c_master_inst/tLSB[7]_i_1/O
                         net (fo=1, routed)           0.000    20.604    i2c_master_inst/tLSB[7]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  i2c_master_inst/tLSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/o_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.072ns  (logic 6.350ns (35.136%)  route 11.722ns (64.864%))
  Logic Levels:           19  (CARRY4=8 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE                         0.000     0.000 r  i2c_master_inst/count_reg[0]/C
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i2c_master_inst/count_reg[0]/Q
                         net (fo=51, routed)          1.870     2.388    i2c_master_inst/count_reg_n_0_[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.983 r  i2c_master_inst/o_bit5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.983    i2c_master_inst/o_bit5_carry_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.306 f  i2c_master_inst/o_bit5_carry__0/O[1]
                         net (fo=5, routed)           0.855     4.161    i2c_master_inst/o_bit5_carry__0_n_6
    SLICE_X11Y76         LUT1 (Prop_lut1_I0_O)        0.306     4.467 r  i2c_master_inst/o_bit3__1_carry__2_i_14/O
                         net (fo=1, routed)           0.000     4.467    i2c_master_inst/o_bit3__1_carry__2_i_14_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.047 r  i2c_master_inst/o_bit3__1_carry__2_i_9/O[2]
                         net (fo=3, routed)           1.126     6.172    i2c_master_inst/o_bit5[7]
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.302     6.474 r  i2c_master_inst/o_bit3__1_carry__1_i_13/O
                         net (fo=14, routed)          0.682     7.156    i2c_master_inst/o_bit3__1_carry__1_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     7.280 r  i2c_master_inst/o_bit3__1_carry__1_i_17/O
                         net (fo=2, routed)           1.136     8.416    i2c_master_inst/o_bit3__1_carry__1_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.540 r  i2c_master_inst/o_bit3__1_carry__2_i_4/O
                         net (fo=2, routed)           0.812     9.352    i2c_master_inst/o_bit3__1_carry__2_i_4_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.476 r  i2c_master_inst/o_bit3__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.476    i2c_master_inst/o_bit3__1_carry__2_i_8_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.020 r  i2c_master_inst/o_bit3__1_carry__2/O[2]
                         net (fo=3, routed)           0.687    10.707    i2c_master_inst/o_bit3__1_carry__2_n_5
    SLICE_X14Y76         LUT2 (Prop_lut2_I0_O)        0.301    11.008 r  i2c_master_inst/o_bit3__41_carry_i_1/O
                         net (fo=1, routed)           0.000    11.008    i2c_master_inst/o_bit3__41_carry_i_1_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.384 r  i2c_master_inst/o_bit3__41_carry/CO[3]
                         net (fo=1, routed)           0.000    11.384    i2c_master_inst/o_bit3__41_carry_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.603 r  i2c_master_inst/o_bit3__41_carry__0/O[0]
                         net (fo=3, routed)           1.136    12.739    i2c_master_inst/o_bit3__41_carry__0_n_7
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.295    13.034 r  i2c_master_inst/o_bit3__64_carry__0_i_3/O
                         net (fo=1, routed)           0.349    13.383    i2c_master_inst/o_bit3__64_carry__0_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.903 r  i2c_master_inst/o_bit3__64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.903    i2c_master_inst/o_bit3__64_carry__0_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.157 f  i2c_master_inst/o_bit3__64_carry__1/CO[0]
                         net (fo=1, routed)           0.968    15.125    i2c_master_inst/o_bit3__64_carry__1_n_3
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.395    15.520 r  i2c_master_inst/o_bit_i_4/O
                         net (fo=1, routed)           0.834    16.354    i2c_master_inst/o_bit_i_4_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.326    16.680 r  i2c_master_inst/o_bit_i_2/O
                         net (fo=1, routed)           1.269    17.948    i2c_master_inst/o_bit_i_2_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.124    18.072 r  i2c_master_inst/o_bit_i_1/O
                         net (fo=1, routed)           0.000    18.072    i2c_master_inst/o_bit_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  i2c_master_inst/o_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.272ns (52.457%)  route 3.872ns (47.543%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/C
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=24, routed)          0.868     1.287    i2c_master_inst/state_reg__0[2]
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.299     1.586 f  i2c_master_inst/TMP_SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.004     4.590    TMP_SDA_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     8.144 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.144    TMP_SDA
    C15                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_display_inst/tens_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  seven_seg_display_inst/tens_val_reg[2]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seven_seg_display_inst/tens_val_reg[2]/Q
                         net (fo=1, routed)           0.086     0.214    seven_seg_display_inst/tens_val[2]
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.102     0.316 r  seven_seg_display_inst/number_to_show[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    seven_seg_display_inst/number_to_show[2]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  seven_seg_display_inst/number_to_show_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/units_val_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  seven_seg_display_inst/units_val_reg[3]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg_display_inst/units_val_reg[3]/Q
                         net (fo=1, routed)           0.138     0.279    seven_seg_display_inst/units_val[3]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.324 r  seven_seg_display_inst/number_to_show[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    seven_seg_display_inst/number_to_show[3]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  seven_seg_display_inst/number_to_show_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/units_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[0]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[0]/Q
                         net (fo=6, routed)           0.151     0.292    i2c_master_inst/DIN[1]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  i2c_master_inst/units_val[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    seven_seg_display_inst/units_val_reg[3]_0[3]
    SLICE_X3Y83          FDRE                                         r  seven_seg_display_inst/units_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.226%)  route 0.177ns (48.774%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i2c_master_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.177     0.318    i2c_master_inst/state_reg__0[1]
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.045     0.363 r  i2c_master_inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    i2c_master_inst/state_reg__1[0]
    SLICE_X5Y72          FDCE                                         r  i2c_master_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.189ns (51.626%)  route 0.177ns (48.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE                         0.000     0.000 r  i2c_master_inst/FSM_sequential_state_reg_reg[1]/C
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.177     0.318    i2c_master_inst/state_reg__0[1]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.048     0.366 r  i2c_master_inst/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    i2c_master_inst/state_reg__1[2]
    SLICE_X5Y72          FDCE                                         r  i2c_master_inst/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/tens_val_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  seven_seg_display_inst/tens_val_reg[4]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seven_seg_display_inst/tens_val_reg[4]/Q
                         net (fo=1, routed)           0.163     0.327    seven_seg_display_inst/tens_val[4]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.043     0.370 r  seven_seg_display_inst/number_to_show[4]_i_1/O
                         net (fo=1, routed)           0.000     0.370    seven_seg_display_inst/number_to_show[4]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  seven_seg_display_inst/number_to_show_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master_inst/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  i2c_master_inst/clk_reg_reg/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master_inst/clk_reg_reg/Q
                         net (fo=2, routed)           0.187     0.328    i2c_master_inst/TMP_SCL_OBUF
    SLICE_X0Y113         LUT5 (Prop_lut5_I4_O)        0.045     0.373 r  i2c_master_inst/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.373    i2c_master_inst/clk_reg_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  i2c_master_inst/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/switch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/anode_pins_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.831%)  route 0.165ns (44.169%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  seven_seg_display_inst/switch_reg[0]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  seven_seg_display_inst/switch_reg[0]/Q
                         net (fo=6, routed)           0.165     0.329    seven_seg_display_inst/switch
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.374 r  seven_seg_display_inst/switch[0]_i_1/O
                         net (fo=3, routed)           0.000     0.374    seven_seg_display_inst/switch[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  seven_seg_display_inst/anode_pins_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/units_val_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  seven_seg_display_inst/units_val_reg[1]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg_display_inst/units_val_reg[1]/Q
                         net (fo=1, routed)           0.191     0.332    seven_seg_display_inst/units_val[1]
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  seven_seg_display_inst/number_to_show[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    seven_seg_display_inst/number_to_show[1]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  seven_seg_display_inst/number_to_show_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_display_inst/tens_val_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg_display_inst/number_to_show_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  seven_seg_display_inst/tens_val_reg[0]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg_display_inst/tens_val_reg[0]/Q
                         net (fo=1, routed)           0.195     0.336    seven_seg_display_inst/tens_val[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045     0.381 r  seven_seg_display_inst/number_to_show[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    seven_seg_display_inst/number_to_show[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  seven_seg_display_inst/number_to_show_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 4.011ns (62.132%)  route 2.445ns (37.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    spi_slave_inst/CLK
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           2.445     8.221    miso_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    11.777 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000    11.777    miso
    D18                                                               r  miso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_slave_inst/MISO_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.397ns (67.856%)  route 0.662ns (32.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    spi_slave_inst/CLK
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  spi_slave_inst/MISO_reg/Q
                         net (fo=1, routed)           0.662     2.322    miso_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.578 r  miso_OBUF_inst/O
                         net (fo=0)                   0.000     3.578    miso
    D18                                                               r  miso (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/shift_register_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.631ns (29.799%)  route 3.842ns (70.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.622     5.473    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            spi_slave_inst/MISO_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.631ns (30.484%)  route 3.719ns (69.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    spi_slave_inst/rst_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  spi_slave_inst/shift_register[7]_i_1/O
                         net (fo=9, routed)           0.499     5.350    spi_slave_inst/shift_register[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.599     5.022    spi_slave_inst/CLK
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/C

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            spi_slave_inst/cs_n_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.466ns (45.777%)  route 1.737ns (54.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  cs_IBUF_inst/O
                         net (fo=1, routed)           1.737     3.203    spi_slave_inst/cs_IBUF
    SLICE_X0Y87          FDRE                                         r  spi_slave_inst/cs_n_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601     5.024    spi_slave_inst/CLK
    SLICE_X0Y87          FDRE                                         r  spi_slave_inst/cs_n_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.187ns (39.735%)  route 0.284ns (60.265%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[0]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[0]/Q
                         net (fo=6, routed)           0.284     0.425    spi_slave_inst/DIN[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.046     0.471 r  spi_slave_inst/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    spi_slave_inst/p_2_in[1]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[1]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.884%)  route 0.267ns (56.116%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=8, routed)           0.267     0.431    spi_slave_inst/DIN[7]
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.476 r  spi_slave_inst/MISO_i_2/O
                         net (fo=1, routed)           0.000     0.476    spi_slave_inst/MISO_i_2_n_0
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X1Y84          FDRE                                         r  spi_slave_inst/MISO_reg/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.208ns (40.125%)  route 0.310ns (59.875%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[6]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[6]/Q
                         net (fo=8, routed)           0.310     0.474    spi_slave_inst/DIN[7]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.044     0.518 r  spi_slave_inst/shift_register[7]_i_3/O
                         net (fo=1, routed)           0.000     0.518    spi_slave_inst/p_2_in[7]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[7]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.593%)  route 0.319ns (60.407%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[2]/Q
                         net (fo=9, routed)           0.319     0.483    spi_slave_inst/DIN[3]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.528 r  spi_slave_inst/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     0.528    spi_slave_inst/p_2_in[3]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[3]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.827%)  route 0.348ns (65.173%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[3]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_inst/tMSB_reg[3]/Q
                         net (fo=6, routed)           0.348     0.489    spi_slave_inst/DIN[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.534 r  spi_slave_inst/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.534    spi_slave_inst/p_2_in[4]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[4]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.632%)  route 0.332ns (61.368%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[1]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[1]/Q
                         net (fo=8, routed)           0.332     0.496    spi_slave_inst/DIN[2]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.541 r  spi_slave_inst/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.541    spi_slave_inst/p_2_in[2]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[2]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.208ns (35.376%)  route 0.380ns (64.624%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[4]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[4]/Q
                         net (fo=7, routed)           0.380     0.544    spi_slave_inst/DIN[5]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.044     0.588 r  spi_slave_inst/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     0.588    spi_slave_inst/p_2_in[5]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[5]/C

Slack:                    inf
  Source:                 i2c_master_inst/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.826%)  route 0.448ns (68.174%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  i2c_master_inst/tMSB_reg[5]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tMSB_reg[5]/Q
                         net (fo=7, routed)           0.448     0.612    spi_slave_inst/DIN[6]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.657 r  spi_slave_inst/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     0.657    spi_slave_inst/p_2_in[6]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[6]/C

Slack:                    inf
  Source:                 i2c_master_inst/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_slave_inst/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.082%)  route 0.563ns (72.918%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE                         0.000     0.000 r  i2c_master_inst/tLSB_reg[7]/C
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_inst/tLSB_reg[7]/Q
                         net (fo=3, routed)           0.563     0.727    spi_slave_inst/DIN[0]
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  spi_slave_inst/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     0.772    spi_slave_inst/p_2_in[0]
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    spi_slave_inst/CLK
    SLICE_X3Y84          FDRE                                         r  spi_slave_inst/shift_register_reg[0]/C

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            spi_slave_inst/cs_n_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.234ns (25.628%)  route 0.680ns (74.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  cs_IBUF_inst/O
                         net (fo=1, routed)           0.680     0.914    spi_slave_inst/cs_IBUF
    SLICE_X0Y87          FDRE                                         r  spi_slave_inst/cs_n_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    spi_slave_inst/CLK
    SLICE_X0Y87          FDRE                                         r  spi_slave_inst/cs_n_sync_reg/C





