# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 10:02:06  February 02, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		stream_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE40F23C7
set_global_assignment -name TOP_LEVEL_ENTITY stream_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:02:06  FEBRUARY 02, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_wb_biu.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_or1k_status_reg.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_jsp_biu.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_or1k_module.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/syncflop.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_crc32.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_jsp_module.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_top.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/bytefifo.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_or1k_biu.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_or1k_defines.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/syncreg.v
set_global_assignment -name VERILOG_FILE ../src/adv_debug_sys/rtl/verilog/adbg_wb_module.v
set_global_assignment -name VERILOG_FILE ../src/altera_virtual_jtag/altera_virtual_jtag.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_clockgen.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_cop.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_crc.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_fifo.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_maccontrol.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_macstatus.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_miim.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_outputcontrol.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_random.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_receivecontrol.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_register.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_registers.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_rxaddrcheck.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_rxcounters.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_rxethmac.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_rxstatem.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_shiftreg.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_spram_256x32.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_top.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_transmitcontrol.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_txcounters.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_txethmac.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_txstatem.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/eth_wishbone.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/ethmac.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/ethmac_defines.v
set_global_assignment -name VERILOG_FILE ../src/ethmac/rtl/verilog/xilinx_dist_ram_16x32.v
set_global_assignment -name VERILOG_FILE ../src/fx3/rtl/verilog/fx3_tx.v
set_global_assignment -name VERILOG_FILE ../src/fx3/rtl/verilog/fx3.v
set_global_assignment -name VERILOG_FILE ../src/jtag_tap/rtl/verilog/tap_top.v
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_branch_prediction.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_bus_if_avalon.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_bus_if_wb32.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cache_lru.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cfgrs.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cpu_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cpu_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cpu_prontoespresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_cpu.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_ctrl_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_ctrl_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_ctrl_prontoespresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_dcache.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_decode_execute_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_decode.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_dmmu.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_execute_alu.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_fetch_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_fetch_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_fetch_prontoespresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_icache.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_immu.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_lsu_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_lsu_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_pic.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_rf_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_rf_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_rf_ram.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_simple_dpram_sclk.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_store_buffer.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_ticktimer.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_true_dpram_sclk.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_wb_mux_cappuccino.v"
set_global_assignment -name VERILOG_FILE "../src/mor1kx-2.2/rtl/verilog/mor1kx_wb_mux_espresso.v"
set_global_assignment -name VERILOG_FILE "../src/fifo-1.0/rtl/verilog/simple_dpram_sclk.v"
set_global_assignment -name VERILOG_FILE "../src/fifo-1.0/rtl/verilog/fifo.v"
set_global_assignment -name VERILOG_FILE "../src/fifo-1.0/rtl/verilog/fifo_fwft_adapter.v"
set_global_assignment -name VERILOG_FILE "../src/fifo-1.0/rtl/verilog/fifo_fwft.v"
set_global_assignment -name VERILOG_FILE "../src/fifo-1.0/rtl/verilog/dual_clock_fifo.v"
set_global_assignment -name VERILOG_FILE "../src/stream_utils-1.0/rtl/verilog/stream_upsizer.v"
set_global_assignment -name VERILOG_FILE "../src/stream_utils-1.0/rtl/verilog/stream_downsizer.v"
set_global_assignment -name VERILOG_FILE "../src/stream_utils-1.0/rtl/verilog/stream_fifo_if.v"
set_global_assignment -name VERILOG_FILE "../src/stream_utils-1.0/rtl/verilog/stream_dual_clock_fifo.v"
set_global_assignment -name VERILOG_FILE "../src/stream_utils-1.0/rtl/verilog/stream_mux.v"
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_reader_cfg.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_reader_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_reader.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_writer_cfg.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_writer_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_writer_fifo.v
set_global_assignment -name VERILOG_FILE ../src/wb_streamer/rtl/verilog/wb_stream_writer.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/test_data_gen.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/usb_packetizer.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/usb_framer.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_fx2.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_intercon.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_cfg.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_tx_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_tx_if.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_rx_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf_rx_if.v
set_global_assignment -name VERILOG_FILE ../src/myriadrf/rtl/verilog/myriadrf.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/raminfr.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_debug_if.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_receiver.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_regs.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_rfifo.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_sync_flops.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_tfifo.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_top.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_transmitter.v
set_global_assignment -name VERILOG_FILE ../src/uart16550/rtl/verilog/uart_wb.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/wb_port_arbiter.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/bufram.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/dpram_altera.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/wb_ddr_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/wb_port.v
set_global_assignment -name VERILOG_FILE ../src/wb_altera_ddr_wrapper/rtl/verilog/ddr_ctrl_wrapper.v
set_global_assignment -name VERILOG_FILE "../src/verilog-arbiter-r1/src/arbiter.v"
set_global_assignment -name VERILOG_FILE "../src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v"
set_global_assignment -name VERILOG_FILE "../src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v"
set_global_assignment -name VERILOG_FILE "../src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v"
set_global_assignment -name VERILOG_FILE "../src/wb_intercon-1.0/rtl/verilog/wb_mux.v"
set_global_assignment -name VERILOG_FILE ../src/wb_ram/rtl/verilog/wb_ram.v
set_global_assignment -name VERILOG_FILE ../src/wb_ram/rtl/verilog/wb_ram_generic.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/myriadrf_pll/myriadrf_pll.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/pll/pll.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_addr_cmd.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_addr_cmd_wrap.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_arbiter.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_buffer.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_buffer_manager.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_burst_gen.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_burst_tracking.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_cmd_gen.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_controller.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_controller_st_top.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_csr.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_dataid_manager.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ddr2_odt_gen.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ddr3_odt_gen.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_decoder.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_decoder_32_syn.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_decoder_64_syn.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_encoder.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_encoder_32_syn.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_encoder_64_syn.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_fifo.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_input_if.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_list.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_lpddr2_addr_cmd.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_mm_st_converter.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_odt_gen.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_rank_timer.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_rdata_path.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_rdwr_data_tmg.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_sideband.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_tbp.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_timing_param.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/alt_mem_ddrx_wdata_path.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_alt_mem_ddrx_controller_top.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_phy_alt_mem_phy.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_phy_alt_mem_phy_seq_wrapper.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_controller_phy.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_ex_lfsr8.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_example_driver.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_example_top.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_phy.v
set_global_assignment -name VERILOG_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_phy_alt_mem_phy_pll.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/lms_mem_wrapper.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/altmemphy_wrapper.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/rst_sync.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/clkgen.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/wb_intercon.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/wb_intercon_dbg.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/mor1kx_dbg_wrapper.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/fx3_iq_packer.v
set_global_assignment -name VERILOG_FILE ../src/stream/rtl/verilog/stream_top.v
set_global_assignment -name VHDL_FILE ../src/stream/ip/ddr2_ctrl/ddr2_ctrl_phy_alt_mem_phy_seq.vhd
set_global_assignment -name SEARCH_PATH ../src/adv_debug_sys/rtl/verilog
set_global_assignment -name SEARCH_PATH ../src/ethmac/rtl/verilog
set_global_assignment -name SEARCH_PATH "../src/mor1kx-2.2/rtl/verilog"
set_global_assignment -name SEARCH_PATH ../src/myriadrf/rtl/verilog
set_global_assignment -name SEARCH_PATH ../src/or1k_bootloaders/
set_global_assignment -name SEARCH_PATH ../src/wb_altera_ddr_wrapper/bench/ddr_ctrl_ip
set_global_assignment -name SEARCH_PATH ../src/verilog_utils/
set_global_assignment -name SEARCH_PATH ../src/wb_common/
set_global_assignment -name SEARCH_PATH ../src/stream/rtl/verilog/include
set_global_assignment -name SEARCH_PATH ../src/stream/rtl/verilog
set_global_assignment -name SEARCH_PATH ../src/stream/ip/ddr2_ctrl
set_global_assignment -name SDC_FILE "data/stream.sdc"
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to sys_clk_pad_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rst_n_pad_i
set_location_assignment PIN_A12 -to sys_clk_pad_i
set_location_assignment PIN_E4 -to rst_n_pad_i
set_instance_assignment -name CLOCK_SETTINGS Clock -to sys_clk_pad_i
set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to uart0_stx_pad_o
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart0_stx_pad_o
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to uart0_srx_pad_i
set_location_assignment PIN_A16 -to uart0_stx_pad_o
set_location_assignment PIN_A15 -to uart0_srx_pad_i
set_instance_assignment -name OUTPUT_ENABLE_DELAY 1 -to mem_dq
set_instance_assignment -name OUTPUT_ENABLE_DELAY 1 -to mem_dqs
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to mem_dq
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to mem_dqs
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_dq
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_dqs
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_odt
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_address
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_bank
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_cs_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_cke
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_dm
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_clk_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem_clk_p
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem_dq
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem_dqs
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_address
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_bank
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_cke
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem_cs_n
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem_dm
set_instance_assignment -name SLEW_RATE 2 -to mem_address
set_instance_assignment -name SLEW_RATE 2 -to mem_dq
set_instance_assignment -name SLEW_RATE 2 -to mem_bank
set_instance_assignment -name SLEW_RATE 2 -to mem_ras_n
set_instance_assignment -name SLEW_RATE 2 -to mem_cas_n
set_instance_assignment -name SLEW_RATE 2 -to mem_we_n
set_instance_assignment -name SLEW_RATE 2 -to mem_cke
set_instance_assignment -name SLEW_RATE 2 -to mem_cs_n
set_instance_assignment -name SLEW_RATE 2 -to mem_dm
set_instance_assignment -name SLEW_RATE 2 -to mem_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW 10MA -to mem_clk_p
set_instance_assignment -name CURRENT_STRENGTH_NEW 10MA -to mem_clk_n
set_instance_assignment -name SLEW_RATE 2 -to mem_clk_p
set_instance_assignment -name SLEW_RATE 2 -to mem_clk_n
set_instance_assignment -name SLEW_RATE 2 -to mem_dqs
set_instance_assignment -name CKN_CK_PAIR ON -from mem_clk_n -to mem_clk_p
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 0 -to mem_dqs[0]
set_location_assignment PIN_U14 -to mem_address[12]
set_location_assignment PIN_U16 -to mem_address[11]
set_location_assignment PIN_AB17 -to mem_address[10]
set_location_assignment PIN_AA20 -to mem_address[9]
set_location_assignment PIN_R16 -to mem_address[8]
set_location_assignment PIN_AA19 -to mem_address[7]
set_location_assignment PIN_U17 -to mem_address[6]
set_location_assignment PIN_AB19 -to mem_address[5]
set_location_assignment PIN_T16 -to mem_address[4]
set_location_assignment PIN_Y17 -to mem_address[3]
set_location_assignment PIN_T14 -to mem_address[2]
set_location_assignment PIN_AA17 -to mem_address[1]
set_location_assignment PIN_U15 -to mem_address[0]
set_location_assignment PIN_T13 -to mem_bank[1]
set_location_assignment PIN_U13 -to mem_bank[0]
set_location_assignment PIN_T10 -to mem_cas_n
set_location_assignment PIN_AB10 -to mem_cke
set_location_assignment PIN_R15 -to mem_clk_n
set_location_assignment PIN_R14 -to mem_clk_p
set_location_assignment PIN_Y8 -to mem_cs_n
set_location_assignment PIN_U12 -to mem_dq[15]
set_location_assignment PIN_AA13 -to mem_dq[14]
set_location_assignment PIN_AB15 -to mem_dq[13]
set_location_assignment PIN_AA14 -to mem_dq[12]
set_location_assignment PIN_AB14 -to mem_dq[11]
set_location_assignment PIN_AA15 -to mem_dq[10]
set_location_assignment PIN_AB13 -to mem_dq[9]
set_location_assignment PIN_W13 -to mem_dq[8]
set_location_assignment PIN_V15 -to mem_dq[7]
set_location_assignment PIN_AB16 -to mem_dq[6]
set_location_assignment PIN_W17 -to mem_dq[5]
set_location_assignment PIN_T15 -to mem_dq[4]
set_location_assignment PIN_AB18 -to mem_dq[3]
set_location_assignment PIN_AB20 -to mem_dq[2]
set_location_assignment PIN_V14 -to mem_dq[1]
set_location_assignment PIN_W15 -to mem_dq[0]
set_location_assignment PIN_AA10 -to mem_dm[1]
set_location_assignment PIN_AA16 -to mem_dm[0]
set_location_assignment PIN_Y13 -to mem_dqs[1]
set_location_assignment PIN_V13 -to mem_dqs[0]
set_location_assignment PIN_T12 -to mem_odt
set_location_assignment PIN_T11 -to mem_ras_n
set_location_assignment PIN_T9 -to mem_we_n
set_instance_assignment -name OUTPUT_ENABLE_DELAY 1 -to mem1_dq
set_instance_assignment -name OUTPUT_ENABLE_DELAY 1 -to mem1_dqs
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to mem1_dq
set_instance_assignment -name CLOCK_TO_OUTPUT_DELAY 1 -to mem1_dqs
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to mem1_*
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem1_dq
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem1_dqs
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_address
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_bank
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_cke
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to mem1_cs_n
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to mem1_dm
set_instance_assignment -name SLEW_RATE 2 -to mem1_address
set_instance_assignment -name SLEW_RATE 2 -to mem1_dq
set_instance_assignment -name SLEW_RATE 2 -to mem1_bank
set_instance_assignment -name SLEW_RATE 2 -to mem1_ras_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_cas_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_we_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_cke
set_instance_assignment -name SLEW_RATE 2 -to mem1_cs_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_dm
set_instance_assignment -name SLEW_RATE 2 -to mem1_odt
set_instance_assignment -name CURRENT_STRENGTH_NEW 10MA -to mem1_clk_p
set_instance_assignment -name CURRENT_STRENGTH_NEW 10MA -to mem1_clk_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_clk_p
set_instance_assignment -name SLEW_RATE 2 -to mem1_clk_n
set_instance_assignment -name SLEW_RATE 2 -to mem1_dqs
set_instance_assignment -name CKN_CK_PAIR ON -from mem1_clk_n -to mem1_clk_p
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dq[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dm[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dm[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dqs[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to mem1_dqs[0]
set_location_assignment PIN_T8 -to mem1_address[12]
set_location_assignment PIN_W2 -to mem1_address[11]
set_location_assignment PIN_Y6 -to mem1_address[10]
set_location_assignment PIN_V7 -to mem1_address[9]
set_location_assignment PIN_Y1 -to mem1_address[8]
set_location_assignment PIN_AB5 -to mem1_address[7]
set_location_assignment PIN_Y2 -to mem1_address[6]
set_location_assignment PIN_AB3 -to mem1_address[5]
set_location_assignment PIN_AA1 -to mem1_address[4]
set_location_assignment PIN_V6 -to mem1_address[3]
set_location_assignment PIN_Y3 -to mem1_address[2]
set_location_assignment PIN_AA3 -to mem1_address[1]
set_location_assignment PIN_W1 -to mem1_address[0]
set_location_assignment PIN_V3 -to mem1_bank[1]
set_location_assignment PIN_V4 -to mem1_bank[0]
set_location_assignment PIN_T4 -to mem1_cas_n
set_location_assignment PIN_R7 -to mem1_cke
set_location_assignment PIN_U8 -to mem1_clk_n
set_location_assignment PIN_U7 -to mem1_clk_p
set_location_assignment PIN_R6 -to mem1_cs_n
set_location_assignment PIN_AA4 -to mem1_dq[15]
set_location_assignment PIN_U9 -to mem1_dq[14]
set_location_assignment PIN_Y7 -to mem1_dq[13]
set_location_assignment PIN_W8 -to mem1_dq[12]
set_location_assignment PIN_V8 -to mem1_dq[11]
set_location_assignment PIN_W7 -to mem1_dq[10]
set_location_assignment PIN_AA5 -to mem1_dq[9]
set_location_assignment PIN_W6 -to mem1_dq[8]
set_location_assignment PIN_Y10 -to mem1_dq[7]
set_location_assignment PIN_AA8 -to mem1_dq[6]
set_location_assignment PIN_W10 -to mem1_dq[5]
set_location_assignment PIN_V11 -to mem1_dq[4]
set_location_assignment PIN_AA9 -to mem1_dq[3]
set_location_assignment PIN_AB7 -to mem1_dq[2]
set_location_assignment PIN_AB8 -to mem1_dq[1]
set_location_assignment PIN_U10 -to mem1_dq[0]
set_location_assignment PIN_V5 -to mem1_dm[1]
set_location_assignment PIN_AA7 -to mem1_dm[0]
set_location_assignment PIN_V10 -to mem1_dqs[1]
set_location_assignment PIN_AB9 -to mem1_dqs[0]
set_location_assignment PIN_P6 -to mem1_odt
set_location_assignment PIN_T5 -to mem1_ras_n
set_location_assignment PIN_T7 -to mem1_we_n
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to eth0_*
set_location_assignment PIN_G22 -to eth0_tx_clk
set_location_assignment PIN_P22 -to eth0_tx_data[3]
set_location_assignment PIN_P21 -to eth0_tx_data[2]
set_location_assignment PIN_N21 -to eth0_tx_data[1]
set_location_assignment PIN_N22 -to eth0_tx_data[0]
set_location_assignment PIN_T18 -to eth0_tx_en
set_location_assignment PIN_T17 -to eth0_tx_er
set_location_assignment PIN_T21 -to eth0_rx_clk
set_location_assignment PIN_W22 -to eth0_rx_data[3]
set_location_assignment PIN_W21 -to eth0_rx_data[2]
set_location_assignment PIN_Y22 -to eth0_rx_data[1]
set_location_assignment PIN_Y21 -to eth0_rx_data[0]
set_location_assignment PIN_AA21 -to eth0_dv
set_location_assignment PIN_U19 -to eth0_rx_er
set_location_assignment PIN_W20 -to eth0_col
set_location_assignment PIN_U20 -to eth0_crs
set_location_assignment PIN_J5 -to eth0_mdc_pad_o
set_location_assignment PIN_J6 -to eth0_md_pad_io
set_location_assignment PIN_G14 -to fx3_spi_cs
set_location_assignment PIN_G15 -to fx3_spi_miso
set_location_assignment PIN_G16 -to fx3_spi_mosi
set_location_assignment PIN_F11 -to fx3_spi_sck
set_location_assignment PIN_H14 -to fx3_gpio42
set_location_assignment PIN_H15 -to fx3_gpio43
set_location_assignment PIN_R2 -to fx3_dq_o[15]
set_location_assignment PIN_R1 -to fx3_dq_o[14]
set_location_assignment PIN_V2 -to fx3_dq_o[13]
set_location_assignment PIN_V1 -to fx3_dq_o[12]
set_location_assignment PIN_U2 -to fx3_dq_o[11]
set_location_assignment PIN_U1 -to fx3_dq_o[10]
set_location_assignment PIN_R5 -to fx3_dq_o[9]
set_location_assignment PIN_T3 -to fx3_dq_o[8]
set_location_assignment PIN_P4 -to fx3_dq_o[7]
set_location_assignment PIN_P5 -to fx3_dq_o[6]
set_location_assignment PIN_N2 -to fx3_dq_o[5]
set_location_assignment PIN_P2 -to fx3_dq_o[4]
set_location_assignment PIN_P1 -to fx3_dq_o[3]
set_location_assignment PIN_M1 -to fx3_dq_o[2]
set_location_assignment PIN_N1 -to fx3_dq_o[1]
set_location_assignment PIN_P3 -to fx3_dq_o[0]
set_location_assignment PIN_M2 -to fx3_pclk_o
set_location_assignment PIN_L7 -to fx3_slcs_n_o
set_location_assignment PIN_M4 -to fx3_slwr_n_o
set_location_assignment PIN_M8 -to fx3_sloe_n_o
set_location_assignment PIN_M7 -to fx3_slrd_n_o
set_location_assignment PIN_P7 -to fx3_flagb_i
set_location_assignment PIN_L6 -to fx3_pktend_n_o
set_location_assignment PIN_N7 -to fx3_fifo_addr_o[1]
set_location_assignment PIN_N5 -to fx3_fifo_addr_o[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_fifo_addr_o[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_fifo_addr_o[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_dq_o*
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_flaga_i
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_flagb_i
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_pclk_o
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_pktend_n_o
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_slcs_n_o
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_sloe_n_o
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_slrd_n_o
set_instance_assignment -name IO_STANDARD "1.8 V" -to fx3_slwr_n_o
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to fx3_spi_*
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to fx3_gpio*
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to lms_txen
set_location_assignment PIN_E12 -to lms_reset
set_location_assignment PIN_F9 -to lms_spi_cs
set_location_assignment PIN_H10 -to lms_spi_miso
set_location_assignment PIN_H11 -to lms_spi_mosi
set_location_assignment PIN_G9 -to lms_spi_sck
set_location_assignment PIN_D7 -to lms_tx_clk_o
set_location_assignment PIN_C10 -to lms_txen_o
set_location_assignment PIN_E6 -to lms_rx_clk_o
set_location_assignment PIN_G7 -to lms_rxen_o
set_location_assignment PIN_E10 -to lms_rxiqsel_i
set_location_assignment PIN_D10 -to lms_rxd_i[11]
set_location_assignment PIN_C7 -to lms_rxd_i[10]
set_location_assignment PIN_F10 -to lms_rxd_i[9]
set_location_assignment PIN_A10 -to lms_rxd_i[8]
set_location_assignment PIN_B9 -to lms_rxd_i[7]
set_location_assignment PIN_A9 -to lms_rxd_i[6]
set_location_assignment PIN_A8 -to lms_rxd_i[5]
set_location_assignment PIN_C8 -to lms_rxd_i[4]
set_location_assignment PIN_B8 -to lms_rxd_i[3]
set_location_assignment PIN_F8 -to lms_rxd_i[2]
set_location_assignment PIN_A7 -to lms_rxd_i[1]
set_location_assignment PIN_B7 -to lms_rxd_i[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to lms_*
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top