{"position": "Senior Analog Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Analog Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Zapopan Area, Mexico IO Design Validation of Servers/Workstations CPU and chipsets at a system level, signal integrity as well as circuit characterization. \n \n- Specialized in Electrical Validation of High Speed Serial and Parallel IOs, focused on link integrity and signal integrity and system validation to meet intel and industry quality requirements \n \n- Lead meetings and task forces for issue resolution with teams from different geo locations. \n \n- Electrical Validation Methodology expert with experience on DFx development and definition to meet product requirements  \n \n- Highly qualified on compliance test measurements for serial interfaces as: SAS, SATA, PCIe2/3, USB2/3, DDR2/3 etc. \n \n- Project debug and technical lead for server PCHs and SoCs with proactive attitude \n \n- Highly skilled on usage of high end measurement equipment as: Oscilloscopes, BERTs, VNA, TDRs, etc \n \n- Highly capable of working under pressure \n \n- Results oriented, have led several teams to meet the aggressive time to market schedules \n \n- Lead test boards product development for circuit characterization and debug of the state of the art Senior Analog Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Zapopan Area, Mexico IO Design Validation of Servers/Workstations CPU and chipsets at a system level, signal integrity as well as circuit characterization. \n \n- Specialized in Electrical Validation of High Speed Serial and Parallel IOs, focused on link integrity and signal integrity and system validation to meet intel and industry quality requirements \n \n- Lead meetings and task forces for issue resolution with teams from different geo locations. \n \n- Electrical Validation Methodology expert with experience on DFx development and definition to meet product requirements  \n \n- Highly qualified on compliance test measurements for serial interfaces as: SAS, SATA, PCIe2/3, USB2/3, DDR2/3 etc. \n \n- Project debug and technical lead for server PCHs and SoCs with proactive attitude \n \n- Highly skilled on usage of high end measurement equipment as: Oscilloscopes, BERTs, VNA, TDRs, etc \n \n- Highly capable of working under pressure \n \n- Results oriented, have led several teams to meet the aggressive time to market schedules \n \n- Lead test boards product development for circuit characterization and debug of the state of the art Senior Analog Engineer Intel Corporation March 2004  \u2013 Present (11 years 6 months) Zapopan Area, Mexico IO Design Validation of Servers/Workstations CPU and chipsets at a system level, signal integrity as well as circuit characterization. \n \n- Specialized in Electrical Validation of High Speed Serial and Parallel IOs, focused on link integrity and signal integrity and system validation to meet intel and industry quality requirements \n \n- Lead meetings and task forces for issue resolution with teams from different geo locations. \n \n- Electrical Validation Methodology expert with experience on DFx development and definition to meet product requirements  \n \n- Highly qualified on compliance test measurements for serial interfaces as: SAS, SATA, PCIe2/3, USB2/3, DDR2/3 etc. \n \n- Project debug and technical lead for server PCHs and SoCs with proactive attitude \n \n- Highly skilled on usage of high end measurement equipment as: Oscilloscopes, BERTs, VNA, TDRs, etc \n \n- Highly capable of working under pressure \n \n- Results oriented, have led several teams to meet the aggressive time to market schedules \n \n- Lead test boards product development for circuit characterization and debug of the state of the art Skills Signal Integrity Debugging Oscilloscope Semiconductors Analog Testing CMOS SoC DFT Hardware Architecture Test Engineering Electronics Electrical Engineering Matlab Python SPICE Analog Circuit Design SATA PCIe Spectrum Analyzer Orcad Test Equipment USB C Logic Analyzer PLL Integrated Circuit... Pspice VLSI Circuit Design X86 DDR Network Analyzer DDR3 Computer Architecture Intel Mixed Signal Processors EDA IC RF See 26+ \u00a0 \u00a0 See less Skills  Signal Integrity Debugging Oscilloscope Semiconductors Analog Testing CMOS SoC DFT Hardware Architecture Test Engineering Electronics Electrical Engineering Matlab Python SPICE Analog Circuit Design SATA PCIe Spectrum Analyzer Orcad Test Equipment USB C Logic Analyzer PLL Integrated Circuit... Pspice VLSI Circuit Design X86 DDR Network Analyzer DDR3 Computer Architecture Intel Mixed Signal Processors EDA IC RF See 26+ \u00a0 \u00a0 See less Signal Integrity Debugging Oscilloscope Semiconductors Analog Testing CMOS SoC DFT Hardware Architecture Test Engineering Electronics Electrical Engineering Matlab Python SPICE Analog Circuit Design SATA PCIe Spectrum Analyzer Orcad Test Equipment USB C Logic Analyzer PLL Integrated Circuit... Pspice VLSI Circuit Design X86 DDR Network Analyzer DDR3 Computer Architecture Intel Mixed Signal Processors EDA IC RF See 26+ \u00a0 \u00a0 See less Signal Integrity Debugging Oscilloscope Semiconductors Analog Testing CMOS SoC DFT Hardware Architecture Test Engineering Electronics Electrical Engineering Matlab Python SPICE Analog Circuit Design SATA PCIe Spectrum Analyzer Orcad Test Equipment USB C Logic Analyzer PLL Integrated Circuit... Pspice VLSI Circuit Design X86 DDR Network Analyzer DDR3 Computer Architecture Intel Mixed Signal Processors EDA IC RF See 26+ \u00a0 \u00a0 See less Education CINVESTAV Master of Science in Electric Engineering,  Electronic Design , Analog Electronic Design 2001  \u2013 2003 Instituto Tecnologico de Culiacan Bachelor , Electronics and Telecommunications 1996  \u2013 2000 CINVESTAV Master of Science in Electric Engineering,  Electronic Design , Analog Electronic Design 2001  \u2013 2003 CINVESTAV Master of Science in Electric Engineering,  Electronic Design , Analog Electronic Design 2001  \u2013 2003 CINVESTAV Master of Science in Electric Engineering,  Electronic Design , Analog Electronic Design 2001  \u2013 2003 Instituto Tecnologico de Culiacan Bachelor , Electronics and Telecommunications 1996  \u2013 2000 Instituto Tecnologico de Culiacan Bachelor , Electronics and Telecommunications 1996  \u2013 2000 Instituto Tecnologico de Culiacan Bachelor , Electronics and Telecommunications 1996  \u2013 2000 ", "Summary Explore and develop advanced, innovative solutions to modern IC design challenges through research and collaboration. \n \nDesign analog/mixed-signal circuits for a forward-thinking company that produces cutting-edge ASICs. \n \nBring fresh ideas and creativity to industry, while gaining considerable knowledge from experienced designers. Specialties:Analog/Mixed-signal IC design, Board-level design (including microcontrollers), \nCadence (Spectre/Virtuoso/Encounter), \nMentor Graphics (Calibre), \nSynopsis (DC/Hercules), \nMATLAB/Simulink, \nMathematica, \nSWITCAP, \n \nC, \nMATLAB, \nSPICE, \nAVR assembly, \nVHDL, \nSKILL (OCEAN scripts), \nLaTeX, \nperl, \nPHP, MySQL, HTML, \n \nRunning marathons, \nPlaying piano, \nKermit the Frog impersonation Summary Explore and develop advanced, innovative solutions to modern IC design challenges through research and collaboration. \n \nDesign analog/mixed-signal circuits for a forward-thinking company that produces cutting-edge ASICs. \n \nBring fresh ideas and creativity to industry, while gaining considerable knowledge from experienced designers. Specialties:Analog/Mixed-signal IC design, Board-level design (including microcontrollers), \nCadence (Spectre/Virtuoso/Encounter), \nMentor Graphics (Calibre), \nSynopsis (DC/Hercules), \nMATLAB/Simulink, \nMathematica, \nSWITCAP, \n \nC, \nMATLAB, \nSPICE, \nAVR assembly, \nVHDL, \nSKILL (OCEAN scripts), \nLaTeX, \nperl, \nPHP, MySQL, HTML, \n \nRunning marathons, \nPlaying piano, \nKermit the Frog impersonation Explore and develop advanced, innovative solutions to modern IC design challenges through research and collaboration. \n \nDesign analog/mixed-signal circuits for a forward-thinking company that produces cutting-edge ASICs. \n \nBring fresh ideas and creativity to industry, while gaining considerable knowledge from experienced designers. Specialties:Analog/Mixed-signal IC design, Board-level design (including microcontrollers), \nCadence (Spectre/Virtuoso/Encounter), \nMentor Graphics (Calibre), \nSynopsis (DC/Hercules), \nMATLAB/Simulink, \nMathematica, \nSWITCAP, \n \nC, \nMATLAB, \nSPICE, \nAVR assembly, \nVHDL, \nSKILL (OCEAN scripts), \nLaTeX, \nperl, \nPHP, MySQL, HTML, \n \nRunning marathons, \nPlaying piano, \nKermit the Frog impersonation Explore and develop advanced, innovative solutions to modern IC design challenges through research and collaboration. \n \nDesign analog/mixed-signal circuits for a forward-thinking company that produces cutting-edge ASICs. \n \nBring fresh ideas and creativity to industry, while gaining considerable knowledge from experienced designers. Specialties:Analog/Mixed-signal IC design, Board-level design (including microcontrollers), \nCadence (Spectre/Virtuoso/Encounter), \nMentor Graphics (Calibre), \nSynopsis (DC/Hercules), \nMATLAB/Simulink, \nMathematica, \nSWITCAP, \n \nC, \nMATLAB, \nSPICE, \nAVR assembly, \nVHDL, \nSKILL (OCEAN scripts), \nLaTeX, \nperl, \nPHP, MySQL, HTML, \n \nRunning marathons, \nPlaying piano, \nKermit the Frog impersonation Experience Senior Analog Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Developing I/O for future processor generations. PhD Student Oregon State University September 2006  \u2013  October 2010  (4 years 2 months) HFD Intern Tektronix June 2005  \u2013  September 2006  (1 year 4 months) This was a summer intern position that I had to 2 summers. Senior Analog Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Developing I/O for future processor generations. Senior Analog Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Developing I/O for future processor generations. PhD Student Oregon State University September 2006  \u2013  October 2010  (4 years 2 months) PhD Student Oregon State University September 2006  \u2013  October 2010  (4 years 2 months) HFD Intern Tektronix June 2005  \u2013  September 2006  (1 year 4 months) This was a summer intern position that I had to 2 summers. HFD Intern Tektronix June 2005  \u2013  September 2006  (1 year 4 months) This was a summer intern position that I had to 2 summers. Skills Matlab Integrated Circuit... ASIC VHDL ModelSim SPICE Cadence Analog Perl Mixed Signal Microcontrollers C Cadence Virtuoso Skills  Matlab Integrated Circuit... ASIC VHDL ModelSim SPICE Cadence Analog Perl Mixed Signal Microcontrollers C Cadence Virtuoso Matlab Integrated Circuit... ASIC VHDL ModelSim SPICE Cadence Analog Perl Mixed Signal Microcontrollers C Cadence Virtuoso Matlab Integrated Circuit... ASIC VHDL ModelSim SPICE Cadence Analog Perl Mixed Signal Microcontrollers C Cadence Virtuoso Education Oregon State University 2002  \u2013 2010 Oregon State University 2002  \u2013 2010 Oregon State University 2002  \u2013 2010 Oregon State University 2002  \u2013 2010 Honors & Awards Additional Honors & Awards SRC GRC Graduate Fellowship \nawarded Fall 2009 - present \n \nICECS 2009 Best Paper \nawarded December 2009 \n \nADI Outstanding Student Designer \nawarded Winter 2009 \n \nAFRL Fellowship \nawarded Winter 2008 \n \nAeA Intel Fellowship \nawarded Fall 2006 - Spring 2008 \n \nLaurel Scholarship \nawarded Fall 2006 - Spring 2007 \n \nOSU Presidential Scholar \nawarded Fall 2002 - Spring 2006 Additional Honors & Awards SRC GRC Graduate Fellowship \nawarded Fall 2009 - present \n \nICECS 2009 Best Paper \nawarded December 2009 \n \nADI Outstanding Student Designer \nawarded Winter 2009 \n \nAFRL Fellowship \nawarded Winter 2008 \n \nAeA Intel Fellowship \nawarded Fall 2006 - Spring 2008 \n \nLaurel Scholarship \nawarded Fall 2006 - Spring 2007 \n \nOSU Presidential Scholar \nawarded Fall 2002 - Spring 2006 Additional Honors & Awards SRC GRC Graduate Fellowship \nawarded Fall 2009 - present \n \nICECS 2009 Best Paper \nawarded December 2009 \n \nADI Outstanding Student Designer \nawarded Winter 2009 \n \nAFRL Fellowship \nawarded Winter 2008 \n \nAeA Intel Fellowship \nawarded Fall 2006 - Spring 2008 \n \nLaurel Scholarship \nawarded Fall 2006 - Spring 2007 \n \nOSU Presidential Scholar \nawarded Fall 2002 - Spring 2006 Additional Honors & Awards SRC GRC Graduate Fellowship \nawarded Fall 2009 - present \n \nICECS 2009 Best Paper \nawarded December 2009 \n \nADI Outstanding Student Designer \nawarded Winter 2009 \n \nAFRL Fellowship \nawarded Winter 2008 \n \nAeA Intel Fellowship \nawarded Fall 2006 - Spring 2008 \n \nLaurel Scholarship \nawarded Fall 2006 - Spring 2007 \n \nOSU Presidential Scholar \nawarded Fall 2002 - Spring 2006 ", "Summary Electrical Validation. \nDebug and testing Summary Electrical Validation. \nDebug and testing Electrical Validation. \nDebug and testing Electrical Validation. \nDebug and testing Experience Senior Analog Engineer Intel Corporation November 2006  \u2013 Present (8 years 10 months) Guadalajara Area, Mexico Electrical Validation Lead Design Engineer CTS April 2006  \u2013  November 2006  (8 months) Guadalajara Area, Mexico Intel Server Platform Design Engineer. Design Engineer CINVESTAV, Guadalajara April 2005  \u2013  April 2006  (1 year 1 month) Guadalajara Area, Mexico Proyect development, design of electronic circuits, schematic capture, PCB layout. Telecommunications Technician Comisi\u00f3n Federal de Electricidad January 2002  \u2013  June 2002  (6 months) Durango Area, Mexico CFE Telecommunication network maintenance Senior Analog Engineer Intel Corporation November 2006  \u2013 Present (8 years 10 months) Guadalajara Area, Mexico Electrical Validation Lead Senior Analog Engineer Intel Corporation November 2006  \u2013 Present (8 years 10 months) Guadalajara Area, Mexico Electrical Validation Lead Design Engineer CTS April 2006  \u2013  November 2006  (8 months) Guadalajara Area, Mexico Intel Server Platform Design Engineer. Design Engineer CTS April 2006  \u2013  November 2006  (8 months) Guadalajara Area, Mexico Intel Server Platform Design Engineer. Design Engineer CINVESTAV, Guadalajara April 2005  \u2013  April 2006  (1 year 1 month) Guadalajara Area, Mexico Proyect development, design of electronic circuits, schematic capture, PCB layout. Design Engineer CINVESTAV, Guadalajara April 2005  \u2013  April 2006  (1 year 1 month) Guadalajara Area, Mexico Proyect development, design of electronic circuits, schematic capture, PCB layout. Telecommunications Technician Comisi\u00f3n Federal de Electricidad January 2002  \u2013  June 2002  (6 months) Durango Area, Mexico CFE Telecommunication network maintenance Telecommunications Technician Comisi\u00f3n Federal de Electricidad January 2002  \u2013  June 2002  (6 months) Durango Area, Mexico CFE Telecommunication network maintenance Skills Analog Debugging Testing Microcontrollers Semiconductors Electronics Hardware Architecture PCB Design IC Skills  Analog Debugging Testing Microcontrollers Semiconductors Electronics Hardware Architecture PCB Design IC Analog Debugging Testing Microcontrollers Semiconductors Electronics Hardware Architecture PCB Design IC Analog Debugging Testing Microcontrollers Semiconductors Electronics Hardware Architecture PCB Design IC Education Cinvestav Guadalajara Master of Science (MS),  Electrical and Electronics Engineering , Electronics Design 2002  \u2013 2005 ITD Bachelor's degree,  Electrical and Electronics Engineering 1997  \u2013 2002 Cinvestav Guadalajara Master of Science (MS),  Electrical and Electronics Engineering , Electronics Design 2002  \u2013 2005 Cinvestav Guadalajara Master of Science (MS),  Electrical and Electronics Engineering , Electronics Design 2002  \u2013 2005 Cinvestav Guadalajara Master of Science (MS),  Electrical and Electronics Engineering , Electronics Design 2002  \u2013 2005 ITD Bachelor's degree,  Electrical and Electronics Engineering 1997  \u2013 2002 ITD Bachelor's degree,  Electrical and Electronics Engineering 1997  \u2013 2002 ITD Bachelor's degree,  Electrical and Electronics Engineering 1997  \u2013 2002 ", "Experience Senior Analog Engineer Intel Corporation April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Wrote, maintained, and supported Power Delivery Workbench; application for the automation of Integrated Frequency Domain Impedance Meter (IFDIM) measurements and Integrated Voltage Regulator bandwidth measurements. Enabled application for wide variety of Intel products across all segments (desktop, server, SOC) and power domains (core, graphics, system agent). Provided training for IFDIM measurements to other groups within Intel which included both US and international partners and required real time support for over 70 users. Converted internal software version to Intel Impedance Spectrum tool for use by external customers (OEMs including Dell and Apple).  \n \nCreated and supported an internal tool called Component Cost Browser; application used to upload, edit, and track current, future, and historic electrical component cost data for all of Intel's HVM package passive components (e.g. resistors, capacitors). Also created and maintained the back-end SQL database which stored the cost data. Graphing capabilities in the tool allowed for trend analyses to be performed. Underlying database was also accessed through another tool that allowed product designers to have up-to-date cost information for design cost optimization. \n \nPerformed electrical modeling for Fully Integrated Voltage Regulator (FIVR) inductor designs to determine viability and scalability to future process nodes. Designed test vehicles with multiple electrical test structures for use in validation of electrical models of FIVR inductors for 22 and 14 nm products.  \n \nPerformed Metrology Capability Analyses for newly developed lab metrologies to study and improve the overall metrology performance. This required examining and working to eliminate operator to operator and day to day measurement variations by adding automation and improving formal written procedures. Analog Engineer Intel Corporation June 2008  \u2013  April 2010  (1 year 11 months) Chandler, AZ Performed capacitor depopulation studies on electronic packages to validate effectiveness of components and optimize for cost. Performed studies on many different products and used with performance test data to determine optimal population of components on product. These studies resulted in more than $5M in cost savings. \n \nDeveloped modeling methodology for calculating resistance and inductance for package substrate inductors using Ansys HFSS. Taught class of 50+ engineers and validated modeling with lab measurements using test vehicles.  \n \nCreated and maintained website for packaging electrical group that contained links to all documented methodologies, presentations, and automation tools.  \n \nCreated a .dll that was added to all applications created by the electrical group which tracked tool usage, managed upgrades, allowed user notification, tracked tool versions, and compiled bug lists by recording data in a database which was managed through the group\u2019s website. Packaging Engineer Intel Corporation June 2001  \u2013  June 2008  (7 years 1 month) Chandler, AZ Design Engineer / Integrator for Package Test Vehicles used for design rule validation and assembly line certification. Worked with internal and external customers to gather inputs for the test vehicles. Substrate package technologies included: folded polyimide substrates with stacked die, BT substrates with stacked die and FCBGA 3. \n \nSubstrate Design Integrator for 22nm package pathfinding. Coordinated product design requirements and manufacturing capability to generate rules that met cost and yield targets. Performed electrical analysis of power delivery network. Worked with product designers to influence layout to optimize for manufacturing yield and cost which saved $300M. \n \nOwned Package Design Rules for Polyimide and BT based substrates which included stacked die chip scale packages and stacked packages. Documents showed designers cost and performance tradeoffs from using advanced design rules. \n \nTrained engineers in Philippines, Malaysia, and China on substrate design rules and test vehicle design by organizing training material and schedules in addition to teaching a class on the various package technologies. \n \nManaged group responsible for all small form factor package design rules, test vehicles, and validation activities. Package types; memory, application and communication processors, polyimide, BT, QFN, and mixed flip chip and wire bond. \n \nChair for Substrate Design Integration Coordination Meeting that coordinated efforts among all substrate design rule owners, communicated design rule automation requests, and documented best-known methods. \n \nChair of Design Rule Working Group that coordinated design rule releases, communications, documentation consistency, and capability roadmaps that ensured product design demands were matched with manufacturing capability.  Silicon Assembly Integration Engineer Intel Corporation June 1999  \u2013  June 2001  (2 years 1 month) Chandler, AZ Owned Silicon Design Rules for Assembly, Sort / Test & Reliability for Intel's 0.09, 0.13, 0.18, and 0.25 micron process nodes.  \n \nDesign Engineer / Integrator for silicon assembly testchips which were used for validation of package and substrate design rules and assembly line certification (0.09, 0.13, 0.18, and 0.25 micron process nodes).  \n \nChair of Silicon Technology Coordination Meeting. Key projects included: design, fabrication, and validation of silicon assembly testchips, publishing silicon assembly design rules, resolution of fab / assembly interaction issues.  Process Environmental Engineer Intern Intel Corporation May 1998  \u2013  August 1998  (4 months) Chandler, AZ Worked in the C4-Litho-Etch Department.  \n \nGathered process information on flipchip and incorporated it into a model which predicted chemical usage and emissions.  \n \nWrote a white paper that resulted in a 38% reduction in Volatile Organic Compound (VOC) emissions at Fab 12 and was also implemented across the other fabs. Process Environmental Engineer Co-op Intel Corporation June 1997  \u2013  January 1998  (8 months) Chandler, AZ Worked in the Fab Materials Organization.  \n \nPerformed tool validations by comparing computer model data to actual emissions from tools.  \n \nGathered and analyzed data of hazardous emissions and chemical usage to construct a Strategic Long Range Plan. Teaching Assistant Arizona State University August 1996  \u2013  May 1997  (10 months) Tempe, AZ Trained students on lab equipment including scanning electron, scanning probe, and optical microscopes. Research Experience Undergraduate (REU) Arizona State University June 1996  \u2013  August 1996  (3 months) Tempe, AZ Learned to operate lab equipment including scanning electron, scanning probe, and optical microscopes. Presented teaching modules to class and faculty. Senior Analog Engineer Intel Corporation April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Wrote, maintained, and supported Power Delivery Workbench; application for the automation of Integrated Frequency Domain Impedance Meter (IFDIM) measurements and Integrated Voltage Regulator bandwidth measurements. Enabled application for wide variety of Intel products across all segments (desktop, server, SOC) and power domains (core, graphics, system agent). Provided training for IFDIM measurements to other groups within Intel which included both US and international partners and required real time support for over 70 users. Converted internal software version to Intel Impedance Spectrum tool for use by external customers (OEMs including Dell and Apple).  \n \nCreated and supported an internal tool called Component Cost Browser; application used to upload, edit, and track current, future, and historic electrical component cost data for all of Intel's HVM package passive components (e.g. resistors, capacitors). Also created and maintained the back-end SQL database which stored the cost data. Graphing capabilities in the tool allowed for trend analyses to be performed. Underlying database was also accessed through another tool that allowed product designers to have up-to-date cost information for design cost optimization. \n \nPerformed electrical modeling for Fully Integrated Voltage Regulator (FIVR) inductor designs to determine viability and scalability to future process nodes. Designed test vehicles with multiple electrical test structures for use in validation of electrical models of FIVR inductors for 22 and 14 nm products.  \n \nPerformed Metrology Capability Analyses for newly developed lab metrologies to study and improve the overall metrology performance. This required examining and working to eliminate operator to operator and day to day measurement variations by adding automation and improving formal written procedures. Senior Analog Engineer Intel Corporation April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Wrote, maintained, and supported Power Delivery Workbench; application for the automation of Integrated Frequency Domain Impedance Meter (IFDIM) measurements and Integrated Voltage Regulator bandwidth measurements. Enabled application for wide variety of Intel products across all segments (desktop, server, SOC) and power domains (core, graphics, system agent). Provided training for IFDIM measurements to other groups within Intel which included both US and international partners and required real time support for over 70 users. Converted internal software version to Intel Impedance Spectrum tool for use by external customers (OEMs including Dell and Apple).  \n \nCreated and supported an internal tool called Component Cost Browser; application used to upload, edit, and track current, future, and historic electrical component cost data for all of Intel's HVM package passive components (e.g. resistors, capacitors). Also created and maintained the back-end SQL database which stored the cost data. Graphing capabilities in the tool allowed for trend analyses to be performed. Underlying database was also accessed through another tool that allowed product designers to have up-to-date cost information for design cost optimization. \n \nPerformed electrical modeling for Fully Integrated Voltage Regulator (FIVR) inductor designs to determine viability and scalability to future process nodes. Designed test vehicles with multiple electrical test structures for use in validation of electrical models of FIVR inductors for 22 and 14 nm products.  \n \nPerformed Metrology Capability Analyses for newly developed lab metrologies to study and improve the overall metrology performance. This required examining and working to eliminate operator to operator and day to day measurement variations by adding automation and improving formal written procedures. Analog Engineer Intel Corporation June 2008  \u2013  April 2010  (1 year 11 months) Chandler, AZ Performed capacitor depopulation studies on electronic packages to validate effectiveness of components and optimize for cost. Performed studies on many different products and used with performance test data to determine optimal population of components on product. These studies resulted in more than $5M in cost savings. \n \nDeveloped modeling methodology for calculating resistance and inductance for package substrate inductors using Ansys HFSS. Taught class of 50+ engineers and validated modeling with lab measurements using test vehicles.  \n \nCreated and maintained website for packaging electrical group that contained links to all documented methodologies, presentations, and automation tools.  \n \nCreated a .dll that was added to all applications created by the electrical group which tracked tool usage, managed upgrades, allowed user notification, tracked tool versions, and compiled bug lists by recording data in a database which was managed through the group\u2019s website. Analog Engineer Intel Corporation June 2008  \u2013  April 2010  (1 year 11 months) Chandler, AZ Performed capacitor depopulation studies on electronic packages to validate effectiveness of components and optimize for cost. Performed studies on many different products and used with performance test data to determine optimal population of components on product. These studies resulted in more than $5M in cost savings. \n \nDeveloped modeling methodology for calculating resistance and inductance for package substrate inductors using Ansys HFSS. Taught class of 50+ engineers and validated modeling with lab measurements using test vehicles.  \n \nCreated and maintained website for packaging electrical group that contained links to all documented methodologies, presentations, and automation tools.  \n \nCreated a .dll that was added to all applications created by the electrical group which tracked tool usage, managed upgrades, allowed user notification, tracked tool versions, and compiled bug lists by recording data in a database which was managed through the group\u2019s website. Packaging Engineer Intel Corporation June 2001  \u2013  June 2008  (7 years 1 month) Chandler, AZ Design Engineer / Integrator for Package Test Vehicles used for design rule validation and assembly line certification. Worked with internal and external customers to gather inputs for the test vehicles. Substrate package technologies included: folded polyimide substrates with stacked die, BT substrates with stacked die and FCBGA 3. \n \nSubstrate Design Integrator for 22nm package pathfinding. Coordinated product design requirements and manufacturing capability to generate rules that met cost and yield targets. Performed electrical analysis of power delivery network. Worked with product designers to influence layout to optimize for manufacturing yield and cost which saved $300M. \n \nOwned Package Design Rules for Polyimide and BT based substrates which included stacked die chip scale packages and stacked packages. Documents showed designers cost and performance tradeoffs from using advanced design rules. \n \nTrained engineers in Philippines, Malaysia, and China on substrate design rules and test vehicle design by organizing training material and schedules in addition to teaching a class on the various package technologies. \n \nManaged group responsible for all small form factor package design rules, test vehicles, and validation activities. Package types; memory, application and communication processors, polyimide, BT, QFN, and mixed flip chip and wire bond. \n \nChair for Substrate Design Integration Coordination Meeting that coordinated efforts among all substrate design rule owners, communicated design rule automation requests, and documented best-known methods. \n \nChair of Design Rule Working Group that coordinated design rule releases, communications, documentation consistency, and capability roadmaps that ensured product design demands were matched with manufacturing capability.  Packaging Engineer Intel Corporation June 2001  \u2013  June 2008  (7 years 1 month) Chandler, AZ Design Engineer / Integrator for Package Test Vehicles used for design rule validation and assembly line certification. Worked with internal and external customers to gather inputs for the test vehicles. Substrate package technologies included: folded polyimide substrates with stacked die, BT substrates with stacked die and FCBGA 3. \n \nSubstrate Design Integrator for 22nm package pathfinding. Coordinated product design requirements and manufacturing capability to generate rules that met cost and yield targets. Performed electrical analysis of power delivery network. Worked with product designers to influence layout to optimize for manufacturing yield and cost which saved $300M. \n \nOwned Package Design Rules for Polyimide and BT based substrates which included stacked die chip scale packages and stacked packages. Documents showed designers cost and performance tradeoffs from using advanced design rules. \n \nTrained engineers in Philippines, Malaysia, and China on substrate design rules and test vehicle design by organizing training material and schedules in addition to teaching a class on the various package technologies. \n \nManaged group responsible for all small form factor package design rules, test vehicles, and validation activities. Package types; memory, application and communication processors, polyimide, BT, QFN, and mixed flip chip and wire bond. \n \nChair for Substrate Design Integration Coordination Meeting that coordinated efforts among all substrate design rule owners, communicated design rule automation requests, and documented best-known methods. \n \nChair of Design Rule Working Group that coordinated design rule releases, communications, documentation consistency, and capability roadmaps that ensured product design demands were matched with manufacturing capability.  Silicon Assembly Integration Engineer Intel Corporation June 1999  \u2013  June 2001  (2 years 1 month) Chandler, AZ Owned Silicon Design Rules for Assembly, Sort / Test & Reliability for Intel's 0.09, 0.13, 0.18, and 0.25 micron process nodes.  \n \nDesign Engineer / Integrator for silicon assembly testchips which were used for validation of package and substrate design rules and assembly line certification (0.09, 0.13, 0.18, and 0.25 micron process nodes).  \n \nChair of Silicon Technology Coordination Meeting. Key projects included: design, fabrication, and validation of silicon assembly testchips, publishing silicon assembly design rules, resolution of fab / assembly interaction issues.  Silicon Assembly Integration Engineer Intel Corporation June 1999  \u2013  June 2001  (2 years 1 month) Chandler, AZ Owned Silicon Design Rules for Assembly, Sort / Test & Reliability for Intel's 0.09, 0.13, 0.18, and 0.25 micron process nodes.  \n \nDesign Engineer / Integrator for silicon assembly testchips which were used for validation of package and substrate design rules and assembly line certification (0.09, 0.13, 0.18, and 0.25 micron process nodes).  \n \nChair of Silicon Technology Coordination Meeting. Key projects included: design, fabrication, and validation of silicon assembly testchips, publishing silicon assembly design rules, resolution of fab / assembly interaction issues.  Process Environmental Engineer Intern Intel Corporation May 1998  \u2013  August 1998  (4 months) Chandler, AZ Worked in the C4-Litho-Etch Department.  \n \nGathered process information on flipchip and incorporated it into a model which predicted chemical usage and emissions.  \n \nWrote a white paper that resulted in a 38% reduction in Volatile Organic Compound (VOC) emissions at Fab 12 and was also implemented across the other fabs. Process Environmental Engineer Intern Intel Corporation May 1998  \u2013  August 1998  (4 months) Chandler, AZ Worked in the C4-Litho-Etch Department.  \n \nGathered process information on flipchip and incorporated it into a model which predicted chemical usage and emissions.  \n \nWrote a white paper that resulted in a 38% reduction in Volatile Organic Compound (VOC) emissions at Fab 12 and was also implemented across the other fabs. Process Environmental Engineer Co-op Intel Corporation June 1997  \u2013  January 1998  (8 months) Chandler, AZ Worked in the Fab Materials Organization.  \n \nPerformed tool validations by comparing computer model data to actual emissions from tools.  \n \nGathered and analyzed data of hazardous emissions and chemical usage to construct a Strategic Long Range Plan. Process Environmental Engineer Co-op Intel Corporation June 1997  \u2013  January 1998  (8 months) Chandler, AZ Worked in the Fab Materials Organization.  \n \nPerformed tool validations by comparing computer model data to actual emissions from tools.  \n \nGathered and analyzed data of hazardous emissions and chemical usage to construct a Strategic Long Range Plan. Teaching Assistant Arizona State University August 1996  \u2013  May 1997  (10 months) Tempe, AZ Trained students on lab equipment including scanning electron, scanning probe, and optical microscopes. Teaching Assistant Arizona State University August 1996  \u2013  May 1997  (10 months) Tempe, AZ Trained students on lab equipment including scanning electron, scanning probe, and optical microscopes. Research Experience Undergraduate (REU) Arizona State University June 1996  \u2013  August 1996  (3 months) Tempe, AZ Learned to operate lab equipment including scanning electron, scanning probe, and optical microscopes. Presented teaching modules to class and faculty. Research Experience Undergraduate (REU) Arizona State University June 1996  \u2013  August 1996  (3 months) Tempe, AZ Learned to operate lab equipment including scanning electron, scanning probe, and optical microscopes. Presented teaching modules to class and faculty. Languages English English English Skills Electronics Packaging Software Development Visual Basic .NET Design Specifications Semiconductors IC Simulations ANSYS PCB Design EDA Laboratory Automation Laboratory Skills Validation Matlab Power Delivery Python Databases Microsoft Visual Studio ASP.NET Training & Development Management ASIC Metrology Analog Silicon Testing C See 12+ \u00a0 \u00a0 See less Skills  Electronics Packaging Software Development Visual Basic .NET Design Specifications Semiconductors IC Simulations ANSYS PCB Design EDA Laboratory Automation Laboratory Skills Validation Matlab Power Delivery Python Databases Microsoft Visual Studio ASP.NET Training & Development Management ASIC Metrology Analog Silicon Testing C See 12+ \u00a0 \u00a0 See less Electronics Packaging Software Development Visual Basic .NET Design Specifications Semiconductors IC Simulations ANSYS PCB Design EDA Laboratory Automation Laboratory Skills Validation Matlab Power Delivery Python Databases Microsoft Visual Studio ASP.NET Training & Development Management ASIC Metrology Analog Silicon Testing C See 12+ \u00a0 \u00a0 See less Electronics Packaging Software Development Visual Basic .NET Design Specifications Semiconductors IC Simulations ANSYS PCB Design EDA Laboratory Automation Laboratory Skills Validation Matlab Power Delivery Python Databases Microsoft Visual Studio ASP.NET Training & Development Management ASIC Metrology Analog Silicon Testing C See 12+ \u00a0 \u00a0 See less Education Arizona State University Master\u2019s Degree,  Electrical Engineering 1999  \u2013 2004 Completed 36 of 55 course hours while working full-time. Arizona State University Bachelor\u2019s Degree,  Chemical Engineering , Summa Cum Laude, Dean's List 1999 Activities and Societies:\u00a0 American Institute of Chemical Engineers ,  Golden Key National Honor Society; Phi Kappa Phi Arizona State University Master\u2019s Degree,  Electrical Engineering 1999  \u2013 2004 Completed 36 of 55 course hours while working full-time. Arizona State University Master\u2019s Degree,  Electrical Engineering 1999  \u2013 2004 Completed 36 of 55 course hours while working full-time. Arizona State University Master\u2019s Degree,  Electrical Engineering 1999  \u2013 2004 Completed 36 of 55 course hours while working full-time. Arizona State University Bachelor\u2019s Degree,  Chemical Engineering , Summa Cum Laude, Dean's List 1999 Activities and Societies:\u00a0 American Institute of Chemical Engineers ,  Golden Key National Honor Society; Phi Kappa Phi Arizona State University Bachelor\u2019s Degree,  Chemical Engineering , Summa Cum Laude, Dean's List 1999 Activities and Societies:\u00a0 American Institute of Chemical Engineers ,  Golden Key National Honor Society; Phi Kappa Phi Arizona State University Bachelor\u2019s Degree,  Chemical Engineering , Summa Cum Laude, Dean's List 1999 Activities and Societies:\u00a0 American Institute of Chemical Engineers ,  Golden Key National Honor Society; Phi Kappa Phi ", "Experience Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Analog Engineer Intel Corporation January 2012  \u2013 Present (3 years 8 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Senior Package Design and Analysis Engineer Intel Corporation September 2005  \u2013  December 2011  (6 years 4 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Grad Research Assistant University of Illinois at Urbana-Champaign August 2002  \u2013  May 2005  (2 years 10 months) Skills Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Skills  Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Signal Integrity Power Delivery Ansoft HFSS Matlab Ansoft Q3D Ansoft Q2D HSpice Agilent ADS Visual Basic .NET GPIB Programming ANSYS Analog Circuit Design SPICE VLSI Analog Circuit Design Simulations Algorithms Semiconductors See 4+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Gazi Anadolu Lisesi University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 University of Illinois at Urbana-Champaign MS,  Electrical Engineering 2002  \u2013 2004 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Bilkent University BS,  Electrical and Electronics Engineering 1997  \u2013 2002 Gazi Anadolu Lisesi Gazi Anadolu Lisesi Gazi Anadolu Lisesi ", "Experience Senior Analog Engineer Intel Corporation January 2004  \u2013 Present (11 years 8 months) Zapopan Area, Mexico I participate in post-silicon validation of exciting new embedded silicon products like Chipsets, CPUs, etc. In this position, I am working in a small team to develop and execute test plans, debug embedded platforms and find silicon bugs. I am responsible for the development of test content and determination of root cause for issues found during execution and working to help determine appropriate test coverage, as well as resolving customer-identified issues as they occur. Actually trained for USB3.1 gen 2 10Gb/s validation and testing. Senior Analog Engineer Intel Corporation January 2004  \u2013 Present (11 years 8 months) Zapopan Area, Mexico I participate in post-silicon validation of exciting new embedded silicon products like Chipsets, CPUs, etc. In this position, I am working in a small team to develop and execute test plans, debug embedded platforms and find silicon bugs. I am responsible for the development of test content and determination of root cause for issues found during execution and working to help determine appropriate test coverage, as well as resolving customer-identified issues as they occur. Actually trained for USB3.1 gen 2 10Gb/s validation and testing. Senior Analog Engineer Intel Corporation January 2004  \u2013 Present (11 years 8 months) Zapopan Area, Mexico I participate in post-silicon validation of exciting new embedded silicon products like Chipsets, CPUs, etc. In this position, I am working in a small team to develop and execute test plans, debug embedded platforms and find silicon bugs. I am responsible for the development of test content and determination of root cause for issues found during execution and working to help determine appropriate test coverage, as well as resolving customer-identified issues as they occur. Actually trained for USB3.1 gen 2 10Gb/s validation and testing. Skills Signal Integrity USB3.0 SATA USB2.0 Laboratory Equipment Electronics USB Testing Microcontrollers Processors Power Electronics Skills  Signal Integrity USB3.0 SATA USB2.0 Laboratory Equipment Electronics USB Testing Microcontrollers Processors Power Electronics Signal Integrity USB3.0 SATA USB2.0 Laboratory Equipment Electronics USB Testing Microcontrollers Processors Power Electronics Signal Integrity USB3.0 SATA USB2.0 Laboratory Equipment Electronics USB Testing Microcontrollers Processors Power Electronics Education CINVESTAV MS. Degree, Electrical and Electronics Engineering,  Involved in two programs , Electronic Design and Electrical Power Systems , Master Science 1997  \u2013 1999 Instituto Tecnologico de Morelia Bachelor's degree,  Electronics Engineering 1992  \u2013 1997 When I was a student, I participated in national contest of creativity with DC/AC three phase converter for Induction Motors using microcontrollers and Power Electronics (first place in local and statal stage, only participating in the national stage).  \nPresented and published in three national congress this project (ELECTRO, Instituto Tecnologico de Aguascalientes and UMSNH (1996). CINVESTAV MS. Degree, Electrical and Electronics Engineering,  Involved in two programs , Electronic Design and Electrical Power Systems , Master Science 1997  \u2013 1999 CINVESTAV MS. Degree, Electrical and Electronics Engineering,  Involved in two programs , Electronic Design and Electrical Power Systems , Master Science 1997  \u2013 1999 CINVESTAV MS. Degree, Electrical and Electronics Engineering,  Involved in two programs , Electronic Design and Electrical Power Systems , Master Science 1997  \u2013 1999 Instituto Tecnologico de Morelia Bachelor's degree,  Electronics Engineering 1992  \u2013 1997 When I was a student, I participated in national contest of creativity with DC/AC three phase converter for Induction Motors using microcontrollers and Power Electronics (first place in local and statal stage, only participating in the national stage).  \nPresented and published in three national congress this project (ELECTRO, Instituto Tecnologico de Aguascalientes and UMSNH (1996). Instituto Tecnologico de Morelia Bachelor's degree,  Electronics Engineering 1992  \u2013 1997 When I was a student, I participated in national contest of creativity with DC/AC three phase converter for Induction Motors using microcontrollers and Power Electronics (first place in local and statal stage, only participating in the national stage).  \nPresented and published in three national congress this project (ELECTRO, Instituto Tecnologico de Aguascalientes and UMSNH (1996). Instituto Tecnologico de Morelia Bachelor's degree,  Electronics Engineering 1992  \u2013 1997 When I was a student, I participated in national contest of creativity with DC/AC three phase converter for Induction Motors using microcontrollers and Power Electronics (first place in local and statal stage, only participating in the national stage).  \nPresented and published in three national congress this project (ELECTRO, Instituto Tecnologico de Aguascalientes and UMSNH (1996). ", "Summary DDR PHY micro-architect for various DRAM technologies.  \nNew silicon bring-up. \nDDR electrical debug/validation/post-silicon execution. \nMemory initialization reference code (BIOS) architect. \nManage virtual team of memory post-silicon & firmware engineers for Intel SoCs across micro-server, tablet and phone segments. Summary DDR PHY micro-architect for various DRAM technologies.  \nNew silicon bring-up. \nDDR electrical debug/validation/post-silicon execution. \nMemory initialization reference code (BIOS) architect. \nManage virtual team of memory post-silicon & firmware engineers for Intel SoCs across micro-server, tablet and phone segments. DDR PHY micro-architect for various DRAM technologies.  \nNew silicon bring-up. \nDDR electrical debug/validation/post-silicon execution. \nMemory initialization reference code (BIOS) architect. \nManage virtual team of memory post-silicon & firmware engineers for Intel SoCs across micro-server, tablet and phone segments. DDR PHY micro-architect for various DRAM technologies.  \nNew silicon bring-up. \nDDR electrical debug/validation/post-silicon execution. \nMemory initialization reference code (BIOS) architect. \nManage virtual team of memory post-silicon & firmware engineers for Intel SoCs across micro-server, tablet and phone segments. Experience Senior Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area Staff Analog Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Senior Analog Engineer Intel Corporation December 2005  \u2013  March 2010  (4 years 4 months) Summer Intern Micron Technology May 2004  \u2013  August 2004  (4 months) San Jose, CA Involved in the mixed-signal design verification of Micron\u2019s CMOS Image Sensor based Digital Still Camera chip. Duties included writing test-benches for behavioral analog circuit models; setting up and running analog circuit simulations; comparing circuit and behavioral simulations; and improving behavioral analog circuit models. Senior Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area Senior Staff Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area Staff Analog Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Staff Analog Engineer Intel Corporation April 2010  \u2013  March 2013  (3 years) Senior Analog Engineer Intel Corporation December 2005  \u2013  March 2010  (4 years 4 months) Senior Analog Engineer Intel Corporation December 2005  \u2013  March 2010  (4 years 4 months) Summer Intern Micron Technology May 2004  \u2013  August 2004  (4 months) San Jose, CA Involved in the mixed-signal design verification of Micron\u2019s CMOS Image Sensor based Digital Still Camera chip. Duties included writing test-benches for behavioral analog circuit models; setting up and running analog circuit simulations; comparing circuit and behavioral simulations; and improving behavioral analog circuit models. Summer Intern Micron Technology May 2004  \u2013  August 2004  (4 months) San Jose, CA Involved in the mixed-signal design verification of Micron\u2019s CMOS Image Sensor based Digital Still Camera chip. Duties included writing test-benches for behavioral analog circuit models; setting up and running analog circuit simulations; comparing circuit and behavioral simulations; and improving behavioral analog circuit models. Skills ASIC SoC CMOS Mixed Signal Analog IC DDR IO Design DDRPHY Arch DRAM technologies Post-Si Analog Circuit Design Memory Reference Code Simulations Electrical Engineering VLSI Cadence Virtuoso DFT SPICE Silicon Circuit Design Firmware See 6+ \u00a0 \u00a0 See less Skills  ASIC SoC CMOS Mixed Signal Analog IC DDR IO Design DDRPHY Arch DRAM technologies Post-Si Analog Circuit Design Memory Reference Code Simulations Electrical Engineering VLSI Cadence Virtuoso DFT SPICE Silicon Circuit Design Firmware See 6+ \u00a0 \u00a0 See less ASIC SoC CMOS Mixed Signal Analog IC DDR IO Design DDRPHY Arch DRAM technologies Post-Si Analog Circuit Design Memory Reference Code Simulations Electrical Engineering VLSI Cadence Virtuoso DFT SPICE Silicon Circuit Design Firmware See 6+ \u00a0 \u00a0 See less ASIC SoC CMOS Mixed Signal Analog IC DDR IO Design DDRPHY Arch DRAM technologies Post-Si Analog Circuit Design Memory Reference Code Simulations Electrical Engineering VLSI Cadence Virtuoso DFT SPICE Silicon Circuit Design Firmware See 6+ \u00a0 \u00a0 See less Education Rensselaer Polytechnic Institute Ph.D,  Electrical Engineering 2003  \u2013 2005 Rensselaer Polytechnic Institute MS,  Electrical Engineering 2001  \u2013 2002 University of Madras Bachelor of Engg,  Electrical & Electronics 1997  \u2013 2001 Rensselaer Polytechnic Institute Ph.D,  Electrical Engineering 2003  \u2013 2005 Rensselaer Polytechnic Institute Ph.D,  Electrical Engineering 2003  \u2013 2005 Rensselaer Polytechnic Institute Ph.D,  Electrical Engineering 2003  \u2013 2005 Rensselaer Polytechnic Institute MS,  Electrical Engineering 2001  \u2013 2002 Rensselaer Polytechnic Institute MS,  Electrical Engineering 2001  \u2013 2002 Rensselaer Polytechnic Institute MS,  Electrical Engineering 2001  \u2013 2002 University of Madras Bachelor of Engg,  Electrical & Electronics 1997  \u2013 2001 University of Madras Bachelor of Engg,  Electrical & Electronics 1997  \u2013 2001 University of Madras Bachelor of Engg,  Electrical & Electronics 1997  \u2013 2001 ", "Experience Senior Analog Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Research Assistant Professor Arizona State University May 2009  \u2013  July 2013  (4 years 3 months) Senior RF/Antenna engineer Motorola July 2006  \u2013  January 2009  (2 years 7 months) Design of multi Gbps radios in the mmw band. \nR&D focused on applications of nanotechnology, more specifically CNTs. Postdoctoral Research Associate Arizona State University January 2006  \u2013  July 2006  (7 months) Researched novel antennas using time domain pulses. \nStarted investigation on new FDTD stencils for minimal spatial dispersion. Senior Analog Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Senior Analog Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Research Assistant Professor Arizona State University May 2009  \u2013  July 2013  (4 years 3 months) Research Assistant Professor Arizona State University May 2009  \u2013  July 2013  (4 years 3 months) Senior RF/Antenna engineer Motorola July 2006  \u2013  January 2009  (2 years 7 months) Design of multi Gbps radios in the mmw band. \nR&D focused on applications of nanotechnology, more specifically CNTs. Senior RF/Antenna engineer Motorola July 2006  \u2013  January 2009  (2 years 7 months) Design of multi Gbps radios in the mmw band. \nR&D focused on applications of nanotechnology, more specifically CNTs. Postdoctoral Research Associate Arizona State University January 2006  \u2013  July 2006  (7 months) Researched novel antennas using time domain pulses. \nStarted investigation on new FDTD stencils for minimal spatial dispersion. Postdoctoral Research Associate Arizona State University January 2006  \u2013  July 2006  (7 months) Researched novel antennas using time domain pulses. \nStarted investigation on new FDTD stencils for minimal spatial dispersion. Skills Electromagnetics Antennas Nanotechnology R&D Simulations RF Sensors Analog Circuit Design Circuit Design Analog Skills  Electromagnetics Antennas Nanotechnology R&D Simulations RF Sensors Analog Circuit Design Circuit Design Analog Electromagnetics Antennas Nanotechnology R&D Simulations RF Sensors Analog Circuit Design Circuit Design Analog Electromagnetics Antennas Nanotechnology R&D Simulations RF Sensors Analog Circuit Design Circuit Design Analog Education Arizona State University Ph.D,  Electrical Engineer 2003  \u2013 2005 Arizona State University M.S.,  Electrical Engineer 2001  \u2013 2002 Military School of Engineering (EMI) Licentiate,  Electronics Engineer 1993  \u2013 1997 Arizona State University Ph.D,  Electrical Engineer 2003  \u2013 2005 Arizona State University Ph.D,  Electrical Engineer 2003  \u2013 2005 Arizona State University Ph.D,  Electrical Engineer 2003  \u2013 2005 Arizona State University M.S.,  Electrical Engineer 2001  \u2013 2002 Arizona State University M.S.,  Electrical Engineer 2001  \u2013 2002 Arizona State University M.S.,  Electrical Engineer 2001  \u2013 2002 Military School of Engineering (EMI) Licentiate,  Electronics Engineer 1993  \u2013 1997 Military School of Engineering (EMI) Licentiate,  Electronics Engineer 1993  \u2013 1997 Military School of Engineering (EMI) Licentiate,  Electronics Engineer 1993  \u2013 1997 ", "Summary Equipment/Manufacturing/Sustaining engineer with 17 years of experiences and strong background in Biotechnology Array Manufacturing, Semiconductor equipment, and solar technology. \n \nA driven, yet personable professional with a reputation for successfully identifying and solving root causes. Forward thinking, broadly experienced, adaptable to changing environments and difficult challenges. \n \n\u2022 Provides technical support in manufacturing issues, schedules Preventive Maintenances, implements training for new equipment and procedures, creates engineer change order (ECO) and updates to procedures, Department Operating Procedure (DOP), designs process improvement models to manufacturing equipment. \n \n\u2022 Performs Acceptance Test Procedure (ATP) at vendor site, implements IQ/OQ/PQ validations and manage equipment vendors and operation to resolve compliance issues. Specialties:\u2022 Possesses extensive experience in troubleshooting, installing, monitoring, sustaining, validation and improving manufacturing equipment and processes. \n \n\u2022 Drive continuous improvement programs to improve equipment process and manufacture performance. \n \n\u2022 Builds and refurbishes Ion Implanters, including installation within United States and Asia. Summary Equipment/Manufacturing/Sustaining engineer with 17 years of experiences and strong background in Biotechnology Array Manufacturing, Semiconductor equipment, and solar technology. \n \nA driven, yet personable professional with a reputation for successfully identifying and solving root causes. Forward thinking, broadly experienced, adaptable to changing environments and difficult challenges. \n \n\u2022 Provides technical support in manufacturing issues, schedules Preventive Maintenances, implements training for new equipment and procedures, creates engineer change order (ECO) and updates to procedures, Department Operating Procedure (DOP), designs process improvement models to manufacturing equipment. \n \n\u2022 Performs Acceptance Test Procedure (ATP) at vendor site, implements IQ/OQ/PQ validations and manage equipment vendors and operation to resolve compliance issues. Specialties:\u2022 Possesses extensive experience in troubleshooting, installing, monitoring, sustaining, validation and improving manufacturing equipment and processes. \n \n\u2022 Drive continuous improvement programs to improve equipment process and manufacture performance. \n \n\u2022 Builds and refurbishes Ion Implanters, including installation within United States and Asia. Equipment/Manufacturing/Sustaining engineer with 17 years of experiences and strong background in Biotechnology Array Manufacturing, Semiconductor equipment, and solar technology. \n \nA driven, yet personable professional with a reputation for successfully identifying and solving root causes. Forward thinking, broadly experienced, adaptable to changing environments and difficult challenges. \n \n\u2022 Provides technical support in manufacturing issues, schedules Preventive Maintenances, implements training for new equipment and procedures, creates engineer change order (ECO) and updates to procedures, Department Operating Procedure (DOP), designs process improvement models to manufacturing equipment. \n \n\u2022 Performs Acceptance Test Procedure (ATP) at vendor site, implements IQ/OQ/PQ validations and manage equipment vendors and operation to resolve compliance issues. Specialties:\u2022 Possesses extensive experience in troubleshooting, installing, monitoring, sustaining, validation and improving manufacturing equipment and processes. \n \n\u2022 Drive continuous improvement programs to improve equipment process and manufacture performance. \n \n\u2022 Builds and refurbishes Ion Implanters, including installation within United States and Asia. Equipment/Manufacturing/Sustaining engineer with 17 years of experiences and strong background in Biotechnology Array Manufacturing, Semiconductor equipment, and solar technology. \n \nA driven, yet personable professional with a reputation for successfully identifying and solving root causes. Forward thinking, broadly experienced, adaptable to changing environments and difficult challenges. \n \n\u2022 Provides technical support in manufacturing issues, schedules Preventive Maintenances, implements training for new equipment and procedures, creates engineer change order (ECO) and updates to procedures, Department Operating Procedure (DOP), designs process improvement models to manufacturing equipment. \n \n\u2022 Performs Acceptance Test Procedure (ATP) at vendor site, implements IQ/OQ/PQ validations and manage equipment vendors and operation to resolve compliance issues. Specialties:\u2022 Possesses extensive experience in troubleshooting, installing, monitoring, sustaining, validation and improving manufacturing equipment and processes. \n \n\u2022 Drive continuous improvement programs to improve equipment process and manufacture performance. \n \n\u2022 Builds and refurbishes Ion Implanters, including installation within United States and Asia. Experience Lab Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara - Setup platforms and engage with SI-EV validation on mobile communication reference validation platform (RVP) and form-factor design (FFD). \n- Manages lab related vendor relationships, including creating purchase orders and assisting with budget management. \n- Implements processes and introduces new ways to help lab function more efficiently. \n- Maintains equipment as appropriate: manages service contracts and carries out routine maintenance. Handles all troubleshooting for equipment and coordinates with vendors accordingly. Senior Analog Engineer Intel Corporation July 2013  \u2013  July 2014  (1 year 1 month) Santa Clara Participate in the validation of RF modules and high speed I/O signaling in Intel's tablet reference validation platform (RVP) and form-factor reference design (FFRD) to enable OEM/ODMs.  \n- Work with Intel SoC circuit, firmware and platform teams to define validation requirements for RF and platform high speed I/O signaling.  \n- Characterize wireless and signaling qualification validation plan, drive validation data collection and analysis. \n- Deliver platform high speed I/O post-silicon electrical validation measurement. \n- Manage SI/RF lab equipment and purchase orders. Thermal & Mechanical Lab Validation Intel Corporation November 2012  \u2013  July 2013  (9 months) Santa Clara, Ca - Technologies supporting system integrity. \n- System intelligent tear-down to understand mechanical/electrical structure.  \n- Set up open/close chassis system and verify system healthiness.  \n- Includes board replacement, BIOS/OS/peripherals installation and upgrade.  \n- Installation of different OS such as IOS, Linux, Android or Window, and perform functional tests to ensure system is ready for validation.  \n- Execute test plan, gather, and review test data.  \n- Perform inventory and lab support. Senior Equipment Support Engineer Sun Fuel Technologies Inc. March 2012  \u2013  September 2012  (7 months) San Jose, Ca Team leader and serves as the focal point for technical support to customers and resolution of equipment issues on Ion Implanters. \n\u2022 Ability to work independently, plan and manage schedules and activities to successfully meet required timelines. \n\u00ad - Verify and upgrade software version to End Station. \n\u00ad - Troubleshoot problems relating to electrical, mechanical, pneumatic, vacuum and performing necessary repairs. \n\u00ad - Provide repair techniques and procedures to train engineers for upgrading vacuum exchange arms on Nova 10-80 KV and Nova 10-160 KV. \n\u2022 Drive imaging and duplication utilities by using Acronis True Image or Symantec Ghost. \n\u2022 Diagnoses and troubleshoots problems with PCs, laptops, software, communications devices, and network connections. Senior Equipment Engineer Solyndra March 2011  \u2013  August 2011  (6 months) Takes ownership of Backend Encapsulation line for Zone 10 - Optical Coupling Agent fill, Zone 12 - 2nd U-Cup Seal Station and Zone 13 - Welding and Testing Station. Troubleshoot and solve problems on processes of mechanically complex, high precision, high volume automated Encapsulation equipment. Sustain and improve the yield of solar panel manufacturing in a fast-paced, demanding start up work environment. \n\u00ad- Supported and drove continuous improvement for the Backend Encapsulation of the automation Systems from Zone 1 to Zone 15.  \n\u00ad- Worked with mechanical engineer to modify new pusher pins geometry for accurate mating between pusher pin and u-cup, which resulting with the u-cup insertion flush to the snout of the Endcap. Improved the yield to 99% on the welding. \n\u00ad- Provided calibration and alignment procedures and trained maintenance groups to maintain equipment uptime.  \n\u00ad- Worked with process engineer to baseline and optimize the laser recipe. \n\u00ad- Optimized weld vision alignment algorithm to eliminate no vision failure. \n\u00ad- Provided fault recovery flowchart diagrams and fault solutions from Zone 8 to Zone 13 to assist maintenance technicians with troubleshooting. \n\u00ad- Supported Operations to improve overall equipment reliability and availability. Senior Staff Equipment Engineer Affymetrix April 2000  \u2013  February 2011  (10 years 11 months) Provided support in all aspects in production to documentation, assembly, troubleshooting, process/product validation and protocols, data collection, and analysis. \n- Provided technical support for both front-end and backend equipment. These equipment included Photolithography Sigma Aligner, DNA Synthesizer, K&S 980 Dicer and Disco DFD 6240, Automated Packing and Inspection System Micron 5003, Universal System Wetbench with robot handlers, CEE 100CB Spin Coater and Hot Plate, Ultra-Tech Mask Cleaner and Wafer Washer, Ultrafab Spin Rise Dryer, UV curing station, Asymtek 504 and DispenseMate fluid dispenser, Zebra and Apollo labelers, Emplex and Accuseal heat sealers.  \n- Supported Array Manufacturing operation in order to reduce cost, improved process, and product quality. \n- Installed new equipment, performed IQ/OQ/PQ validation for new equipment and processes.  \n- Provided training for operators, technicians and engineers on new equipment.  \n- Drove all activities to ensure that the new equipment was delivered on time, built to specification, properly installed in the factory, and efficiently placed into production. \n- Documented and implemented DOP for Operation methodology.  \n- Scheduled maintenance and calibration on all production tools to meet National Institute of Standards and Technology (NIST). \n- Drove continuous improvement programs to improve equipment process and manufacturing performance, maximized the Mean Time Between Failures (MTBF) and Operation Uptime. \n- Defined equipment and spare parts specifications and maintained spare parts inventories using Kanban system.  \n- Collaborated with core team members from R&D to transfer products and new equipment to manufacturing in Singapore. \n- Assisted R&D in new product introductions and development of new equipment. \n- Managed and led the Materials and Logistic group in a Kaizen team to implement Lean Manufacturing principles in Shipping/Receiving, Kitting, and Material\u2019s Inventory. Ion Impant Engineer Milpitas Ion Implant Inc. December 1996  \u2013  April 2000  (3 years 5 months) Installed and de-installed Varian (CF4,CF5/CF3000), Nova 10-80kV/10-160kV/10-180kV and Candescent 2Mev Ion Implanter. Setup, tested and troubleshooted various electircal, mechanical, vacuum and high voltage problems on these systems. Designed vacuum systems and electrical schematics to monitor toxic gases alarm, evacution alarm and fire alarm. Also, did contract field service to install and de-install Ion Implanters in the United States and outside of the country. Equipment Maintenance Techlink Equipment and Technology June 1993  \u2013  December 1996  (3 years 7 months) Rebuilt Ion Implantation systems including Nova 10-80kV/10-160kV and Varian CF 3000. Worked on all major repairs involved with mechanical, electrical, pneumatic and vacuum systems. Lab Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara - Setup platforms and engage with SI-EV validation on mobile communication reference validation platform (RVP) and form-factor design (FFD). \n- Manages lab related vendor relationships, including creating purchase orders and assisting with budget management. \n- Implements processes and introduces new ways to help lab function more efficiently. \n- Maintains equipment as appropriate: manages service contracts and carries out routine maintenance. Handles all troubleshooting for equipment and coordinates with vendors accordingly. Lab Manager Intel Corporation July 2014  \u2013 Present (1 year 2 months) Santa Clara - Setup platforms and engage with SI-EV validation on mobile communication reference validation platform (RVP) and form-factor design (FFD). \n- Manages lab related vendor relationships, including creating purchase orders and assisting with budget management. \n- Implements processes and introduces new ways to help lab function more efficiently. \n- Maintains equipment as appropriate: manages service contracts and carries out routine maintenance. Handles all troubleshooting for equipment and coordinates with vendors accordingly. Senior Analog Engineer Intel Corporation July 2013  \u2013  July 2014  (1 year 1 month) Santa Clara Participate in the validation of RF modules and high speed I/O signaling in Intel's tablet reference validation platform (RVP) and form-factor reference design (FFRD) to enable OEM/ODMs.  \n- Work with Intel SoC circuit, firmware and platform teams to define validation requirements for RF and platform high speed I/O signaling.  \n- Characterize wireless and signaling qualification validation plan, drive validation data collection and analysis. \n- Deliver platform high speed I/O post-silicon electrical validation measurement. \n- Manage SI/RF lab equipment and purchase orders. Senior Analog Engineer Intel Corporation July 2013  \u2013  July 2014  (1 year 1 month) Santa Clara Participate in the validation of RF modules and high speed I/O signaling in Intel's tablet reference validation platform (RVP) and form-factor reference design (FFRD) to enable OEM/ODMs.  \n- Work with Intel SoC circuit, firmware and platform teams to define validation requirements for RF and platform high speed I/O signaling.  \n- Characterize wireless and signaling qualification validation plan, drive validation data collection and analysis. \n- Deliver platform high speed I/O post-silicon electrical validation measurement. \n- Manage SI/RF lab equipment and purchase orders. Thermal & Mechanical Lab Validation Intel Corporation November 2012  \u2013  July 2013  (9 months) Santa Clara, Ca - Technologies supporting system integrity. \n- System intelligent tear-down to understand mechanical/electrical structure.  \n- Set up open/close chassis system and verify system healthiness.  \n- Includes board replacement, BIOS/OS/peripherals installation and upgrade.  \n- Installation of different OS such as IOS, Linux, Android or Window, and perform functional tests to ensure system is ready for validation.  \n- Execute test plan, gather, and review test data.  \n- Perform inventory and lab support. Thermal & Mechanical Lab Validation Intel Corporation November 2012  \u2013  July 2013  (9 months) Santa Clara, Ca - Technologies supporting system integrity. \n- System intelligent tear-down to understand mechanical/electrical structure.  \n- Set up open/close chassis system and verify system healthiness.  \n- Includes board replacement, BIOS/OS/peripherals installation and upgrade.  \n- Installation of different OS such as IOS, Linux, Android or Window, and perform functional tests to ensure system is ready for validation.  \n- Execute test plan, gather, and review test data.  \n- Perform inventory and lab support. Senior Equipment Support Engineer Sun Fuel Technologies Inc. March 2012  \u2013  September 2012  (7 months) San Jose, Ca Team leader and serves as the focal point for technical support to customers and resolution of equipment issues on Ion Implanters. \n\u2022 Ability to work independently, plan and manage schedules and activities to successfully meet required timelines. \n\u00ad - Verify and upgrade software version to End Station. \n\u00ad - Troubleshoot problems relating to electrical, mechanical, pneumatic, vacuum and performing necessary repairs. \n\u00ad - Provide repair techniques and procedures to train engineers for upgrading vacuum exchange arms on Nova 10-80 KV and Nova 10-160 KV. \n\u2022 Drive imaging and duplication utilities by using Acronis True Image or Symantec Ghost. \n\u2022 Diagnoses and troubleshoots problems with PCs, laptops, software, communications devices, and network connections. Senior Equipment Support Engineer Sun Fuel Technologies Inc. March 2012  \u2013  September 2012  (7 months) San Jose, Ca Team leader and serves as the focal point for technical support to customers and resolution of equipment issues on Ion Implanters. \n\u2022 Ability to work independently, plan and manage schedules and activities to successfully meet required timelines. \n\u00ad - Verify and upgrade software version to End Station. \n\u00ad - Troubleshoot problems relating to electrical, mechanical, pneumatic, vacuum and performing necessary repairs. \n\u00ad - Provide repair techniques and procedures to train engineers for upgrading vacuum exchange arms on Nova 10-80 KV and Nova 10-160 KV. \n\u2022 Drive imaging and duplication utilities by using Acronis True Image or Symantec Ghost. \n\u2022 Diagnoses and troubleshoots problems with PCs, laptops, software, communications devices, and network connections. Senior Equipment Engineer Solyndra March 2011  \u2013  August 2011  (6 months) Takes ownership of Backend Encapsulation line for Zone 10 - Optical Coupling Agent fill, Zone 12 - 2nd U-Cup Seal Station and Zone 13 - Welding and Testing Station. Troubleshoot and solve problems on processes of mechanically complex, high precision, high volume automated Encapsulation equipment. Sustain and improve the yield of solar panel manufacturing in a fast-paced, demanding start up work environment. \n\u00ad- Supported and drove continuous improvement for the Backend Encapsulation of the automation Systems from Zone 1 to Zone 15.  \n\u00ad- Worked with mechanical engineer to modify new pusher pins geometry for accurate mating between pusher pin and u-cup, which resulting with the u-cup insertion flush to the snout of the Endcap. Improved the yield to 99% on the welding. \n\u00ad- Provided calibration and alignment procedures and trained maintenance groups to maintain equipment uptime.  \n\u00ad- Worked with process engineer to baseline and optimize the laser recipe. \n\u00ad- Optimized weld vision alignment algorithm to eliminate no vision failure. \n\u00ad- Provided fault recovery flowchart diagrams and fault solutions from Zone 8 to Zone 13 to assist maintenance technicians with troubleshooting. \n\u00ad- Supported Operations to improve overall equipment reliability and availability. Senior Equipment Engineer Solyndra March 2011  \u2013  August 2011  (6 months) Takes ownership of Backend Encapsulation line for Zone 10 - Optical Coupling Agent fill, Zone 12 - 2nd U-Cup Seal Station and Zone 13 - Welding and Testing Station. Troubleshoot and solve problems on processes of mechanically complex, high precision, high volume automated Encapsulation equipment. Sustain and improve the yield of solar panel manufacturing in a fast-paced, demanding start up work environment. \n\u00ad- Supported and drove continuous improvement for the Backend Encapsulation of the automation Systems from Zone 1 to Zone 15.  \n\u00ad- Worked with mechanical engineer to modify new pusher pins geometry for accurate mating between pusher pin and u-cup, which resulting with the u-cup insertion flush to the snout of the Endcap. Improved the yield to 99% on the welding. \n\u00ad- Provided calibration and alignment procedures and trained maintenance groups to maintain equipment uptime.  \n\u00ad- Worked with process engineer to baseline and optimize the laser recipe. \n\u00ad- Optimized weld vision alignment algorithm to eliminate no vision failure. \n\u00ad- Provided fault recovery flowchart diagrams and fault solutions from Zone 8 to Zone 13 to assist maintenance technicians with troubleshooting. \n\u00ad- Supported Operations to improve overall equipment reliability and availability. Senior Staff Equipment Engineer Affymetrix April 2000  \u2013  February 2011  (10 years 11 months) Provided support in all aspects in production to documentation, assembly, troubleshooting, process/product validation and protocols, data collection, and analysis. \n- Provided technical support for both front-end and backend equipment. These equipment included Photolithography Sigma Aligner, DNA Synthesizer, K&S 980 Dicer and Disco DFD 6240, Automated Packing and Inspection System Micron 5003, Universal System Wetbench with robot handlers, CEE 100CB Spin Coater and Hot Plate, Ultra-Tech Mask Cleaner and Wafer Washer, Ultrafab Spin Rise Dryer, UV curing station, Asymtek 504 and DispenseMate fluid dispenser, Zebra and Apollo labelers, Emplex and Accuseal heat sealers.  \n- Supported Array Manufacturing operation in order to reduce cost, improved process, and product quality. \n- Installed new equipment, performed IQ/OQ/PQ validation for new equipment and processes.  \n- Provided training for operators, technicians and engineers on new equipment.  \n- Drove all activities to ensure that the new equipment was delivered on time, built to specification, properly installed in the factory, and efficiently placed into production. \n- Documented and implemented DOP for Operation methodology.  \n- Scheduled maintenance and calibration on all production tools to meet National Institute of Standards and Technology (NIST). \n- Drove continuous improvement programs to improve equipment process and manufacturing performance, maximized the Mean Time Between Failures (MTBF) and Operation Uptime. \n- Defined equipment and spare parts specifications and maintained spare parts inventories using Kanban system.  \n- Collaborated with core team members from R&D to transfer products and new equipment to manufacturing in Singapore. \n- Assisted R&D in new product introductions and development of new equipment. \n- Managed and led the Materials and Logistic group in a Kaizen team to implement Lean Manufacturing principles in Shipping/Receiving, Kitting, and Material\u2019s Inventory. Senior Staff Equipment Engineer Affymetrix April 2000  \u2013  February 2011  (10 years 11 months) Provided support in all aspects in production to documentation, assembly, troubleshooting, process/product validation and protocols, data collection, and analysis. \n- Provided technical support for both front-end and backend equipment. These equipment included Photolithography Sigma Aligner, DNA Synthesizer, K&S 980 Dicer and Disco DFD 6240, Automated Packing and Inspection System Micron 5003, Universal System Wetbench with robot handlers, CEE 100CB Spin Coater and Hot Plate, Ultra-Tech Mask Cleaner and Wafer Washer, Ultrafab Spin Rise Dryer, UV curing station, Asymtek 504 and DispenseMate fluid dispenser, Zebra and Apollo labelers, Emplex and Accuseal heat sealers.  \n- Supported Array Manufacturing operation in order to reduce cost, improved process, and product quality. \n- Installed new equipment, performed IQ/OQ/PQ validation for new equipment and processes.  \n- Provided training for operators, technicians and engineers on new equipment.  \n- Drove all activities to ensure that the new equipment was delivered on time, built to specification, properly installed in the factory, and efficiently placed into production. \n- Documented and implemented DOP for Operation methodology.  \n- Scheduled maintenance and calibration on all production tools to meet National Institute of Standards and Technology (NIST). \n- Drove continuous improvement programs to improve equipment process and manufacturing performance, maximized the Mean Time Between Failures (MTBF) and Operation Uptime. \n- Defined equipment and spare parts specifications and maintained spare parts inventories using Kanban system.  \n- Collaborated with core team members from R&D to transfer products and new equipment to manufacturing in Singapore. \n- Assisted R&D in new product introductions and development of new equipment. \n- Managed and led the Materials and Logistic group in a Kaizen team to implement Lean Manufacturing principles in Shipping/Receiving, Kitting, and Material\u2019s Inventory. Ion Impant Engineer Milpitas Ion Implant Inc. December 1996  \u2013  April 2000  (3 years 5 months) Installed and de-installed Varian (CF4,CF5/CF3000), Nova 10-80kV/10-160kV/10-180kV and Candescent 2Mev Ion Implanter. Setup, tested and troubleshooted various electircal, mechanical, vacuum and high voltage problems on these systems. Designed vacuum systems and electrical schematics to monitor toxic gases alarm, evacution alarm and fire alarm. Also, did contract field service to install and de-install Ion Implanters in the United States and outside of the country. Ion Impant Engineer Milpitas Ion Implant Inc. December 1996  \u2013  April 2000  (3 years 5 months) Installed and de-installed Varian (CF4,CF5/CF3000), Nova 10-80kV/10-160kV/10-180kV and Candescent 2Mev Ion Implanter. Setup, tested and troubleshooted various electircal, mechanical, vacuum and high voltage problems on these systems. Designed vacuum systems and electrical schematics to monitor toxic gases alarm, evacution alarm and fire alarm. Also, did contract field service to install and de-install Ion Implanters in the United States and outside of the country. Equipment Maintenance Techlink Equipment and Technology June 1993  \u2013  December 1996  (3 years 7 months) Rebuilt Ion Implantation systems including Nova 10-80kV/10-160kV and Varian CF 3000. Worked on all major repairs involved with mechanical, electrical, pneumatic and vacuum systems. Equipment Maintenance Techlink Equipment and Technology June 1993  \u2013  December 1996  (3 years 7 months) Rebuilt Ion Implantation systems including Nova 10-80kV/10-160kV and Varian CF 3000. Worked on all major repairs involved with mechanical, electrical, pneumatic and vacuum systems. Skills Acronis True Image AutoCAD Automation Biotechnology Bios cGMP practices Cross-functional Team... Continuous Improvement DOE DOS commands EEPROM Electronics Encapsulation Engineering Equipment Installation Ion Implantation Iso 9000 JD Edwards Lean Manufacturing Manufacturing Mechanical Aptitude Packaging Photolithography PROMIS Pneumatics Problem Solving Process Improvement Quality System Robotics Root Cause Analysis Router Configuration Semiconductors Solar Industry Solidworks SPC Supervisory Management Sustainability Technology Transfer Troubleshooting Vacuum Validation See 26+ \u00a0 \u00a0 See less Skills  Acronis True Image AutoCAD Automation Biotechnology Bios cGMP practices Cross-functional Team... Continuous Improvement DOE DOS commands EEPROM Electronics Encapsulation Engineering Equipment Installation Ion Implantation Iso 9000 JD Edwards Lean Manufacturing Manufacturing Mechanical Aptitude Packaging Photolithography PROMIS Pneumatics Problem Solving Process Improvement Quality System Robotics Root Cause Analysis Router Configuration Semiconductors Solar Industry Solidworks SPC Supervisory Management Sustainability Technology Transfer Troubleshooting Vacuum Validation See 26+ \u00a0 \u00a0 See less Acronis True Image AutoCAD Automation Biotechnology Bios cGMP practices Cross-functional Team... Continuous Improvement DOE DOS commands EEPROM Electronics Encapsulation Engineering Equipment Installation Ion Implantation Iso 9000 JD Edwards Lean Manufacturing Manufacturing Mechanical Aptitude Packaging Photolithography PROMIS Pneumatics Problem Solving Process Improvement Quality System Robotics Root Cause Analysis Router Configuration Semiconductors Solar Industry Solidworks SPC Supervisory Management Sustainability Technology Transfer Troubleshooting Vacuum Validation See 26+ \u00a0 \u00a0 See less Acronis True Image AutoCAD Automation Biotechnology Bios cGMP practices Cross-functional Team... Continuous Improvement DOE DOS commands EEPROM Electronics Encapsulation Engineering Equipment Installation Ion Implantation Iso 9000 JD Edwards Lean Manufacturing Manufacturing Mechanical Aptitude Packaging Photolithography PROMIS Pneumatics Problem Solving Process Improvement Quality System Robotics Root Cause Analysis Router Configuration Semiconductors Solar Industry Solidworks SPC Supervisory Management Sustainability Technology Transfer Troubleshooting Vacuum Validation See 26+ \u00a0 \u00a0 See less Education San Jose State University BS,  Industrial Technology 1989  \u2013 1994 San Jose State University San Jose State University BS,  Industrial Technology 1989  \u2013 1994 San Jose State University BS,  Industrial Technology 1989  \u2013 1994 San Jose State University BS,  Industrial Technology 1989  \u2013 1994 San Jose State University San Jose State University San Jose State University Honors & Awards Additional Honors & Awards 2004 - Award for contribution to Affymetrix' intellectual property and future success through the submission of invention disclosure. \n2006 - The Way Ahead Award: Leadership of Kaizen Team Material and Logistics Group. \n2006 - The Way Ahead Award: Excellence on HT IVT Rescue Team. \nAppreciation for valuable contribution to Affymetrix' project goals \n- GCAS 2005 \n- HI IVT Expression Plates 2007 \n- Gene Atlas System 2010 Additional Honors & Awards 2004 - Award for contribution to Affymetrix' intellectual property and future success through the submission of invention disclosure. \n2006 - The Way Ahead Award: Leadership of Kaizen Team Material and Logistics Group. \n2006 - The Way Ahead Award: Excellence on HT IVT Rescue Team. \nAppreciation for valuable contribution to Affymetrix' project goals \n- GCAS 2005 \n- HI IVT Expression Plates 2007 \n- Gene Atlas System 2010 Additional Honors & Awards 2004 - Award for contribution to Affymetrix' intellectual property and future success through the submission of invention disclosure. \n2006 - The Way Ahead Award: Leadership of Kaizen Team Material and Logistics Group. \n2006 - The Way Ahead Award: Excellence on HT IVT Rescue Team. \nAppreciation for valuable contribution to Affymetrix' project goals \n- GCAS 2005 \n- HI IVT Expression Plates 2007 \n- Gene Atlas System 2010 Additional Honors & Awards 2004 - Award for contribution to Affymetrix' intellectual property and future success through the submission of invention disclosure. \n2006 - The Way Ahead Award: Leadership of Kaizen Team Material and Logistics Group. \n2006 - The Way Ahead Award: Excellence on HT IVT Rescue Team. \nAppreciation for valuable contribution to Affymetrix' project goals \n- GCAS 2005 \n- HI IVT Expression Plates 2007 \n- Gene Atlas System 2010 ", "Experience Senior Analog Engineer Intel Corporation Senior Analog Engineer Intel Corporation Senior Analog Engineer Intel Corporation ", "Summary - 9+ Years experience in Analog design  \n- Domain Expertise in Power Management analog designs like Low Drop out regulators(Off-chip & On-chip), Bandgap references, global current bias circuits,oscillators, Charge pumps. \n- Exp in high speed interface TX design, clock path design, duty cycle correction circuits & various analog circuits in PHY. \n- Experience in block level designs of SARADCs, DACs. \n- Expertise in high voltage design of analog circuits. \n- Experience in analog design in wide range of process technologies from 250nm,180nm to 16nm \n- Good experience in IP top level & Chip level verification and silicon validation and debug. \n- Good at cadence Virtuoso AMS/spectre environment tools Summary - 9+ Years experience in Analog design  \n- Domain Expertise in Power Management analog designs like Low Drop out regulators(Off-chip & On-chip), Bandgap references, global current bias circuits,oscillators, Charge pumps. \n- Exp in high speed interface TX design, clock path design, duty cycle correction circuits & various analog circuits in PHY. \n- Experience in block level designs of SARADCs, DACs. \n- Expertise in high voltage design of analog circuits. \n- Experience in analog design in wide range of process technologies from 250nm,180nm to 16nm \n- Good experience in IP top level & Chip level verification and silicon validation and debug. \n- Good at cadence Virtuoso AMS/spectre environment tools - 9+ Years experience in Analog design  \n- Domain Expertise in Power Management analog designs like Low Drop out regulators(Off-chip & On-chip), Bandgap references, global current bias circuits,oscillators, Charge pumps. \n- Exp in high speed interface TX design, clock path design, duty cycle correction circuits & various analog circuits in PHY. \n- Experience in block level designs of SARADCs, DACs. \n- Expertise in high voltage design of analog circuits. \n- Experience in analog design in wide range of process technologies from 250nm,180nm to 16nm \n- Good experience in IP top level & Chip level verification and silicon validation and debug. \n- Good at cadence Virtuoso AMS/spectre environment tools - 9+ Years experience in Analog design  \n- Domain Expertise in Power Management analog designs like Low Drop out regulators(Off-chip & On-chip), Bandgap references, global current bias circuits,oscillators, Charge pumps. \n- Exp in high speed interface TX design, clock path design, duty cycle correction circuits & various analog circuits in PHY. \n- Experience in block level designs of SARADCs, DACs. \n- Expertise in high voltage design of analog circuits. \n- Experience in analog design in wide range of process technologies from 250nm,180nm to 16nm \n- Good experience in IP top level & Chip level verification and silicon validation and debug. \n- Good at cadence Virtuoso AMS/spectre environment tools Experience Senior Analog Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Sr.Analog Mixed signal design Engineer LSI, an Avago Technologies Company April 2013  \u2013  June 2014  (1 year 3 months) Bangalore, India - Designed low voltage, low quiescent current, ultra fast settling load response, programmable bandwidth, capacitor less LDOs for on-chip SOC applications. \n- Worked on low power, high efficiency switched capacitor converters for low voltage, high efficiency in SOC applications. Sr.Analog Mixed signal Design Engineer Intersil May 2012  \u2013  February 2013  (10 months) Bangalore, India - Designed high voltage regulator(Includes Bandagap) (5-60V Supply)with programmable output range, that can support up to 5mA load current with wide range of offchips capacitor. \n- Involved in various block level designs in multiple projects Sr.Analog Mixed signal Design Engineer Intersil April 2010  \u2013  May 2012  (2 years 2 months) Hyderabad Area, India - Involved in design of 14-16 bit SARADC stand alone chip  \n- EEPROM IP development in various flavors (1K, 256-bit) from definitions to silicon validation. \n- Good experience in high voltage amplifier designs, charge pumps, sense amplifiers in memory design. Analog Mixed signal Design Engineer Intersil September 2007  \u2013  March 2010  (2 years 7 months) Hyderabad Area, India - Designed high performance analog sub blocks for SERDES chip for Printer applications for Xerox \n- Designs include Bandgaps, reference current generation circuits, Oscillator, POR circuits and Voltage regulators for transmitter in SERDES ASIC Engineer(Analog Design) QualCore Logic July 2005  \u2013  September 2007  (2 years 3 months) Hyderabad Area, India - Designed low power, low voltage Bandgaps, current references and LDOs for PLLs and DLLs in multiple process nodes serving various customers. \n- Porting and verifications of PLL designs from multiple process nodes TSMC 180,135nm to 60nm. \n- Designed power supply monitor circuits Senior Analog Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Senior Analog Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bangalore Sr.Analog Mixed signal design Engineer LSI, an Avago Technologies Company April 2013  \u2013  June 2014  (1 year 3 months) Bangalore, India - Designed low voltage, low quiescent current, ultra fast settling load response, programmable bandwidth, capacitor less LDOs for on-chip SOC applications. \n- Worked on low power, high efficiency switched capacitor converters for low voltage, high efficiency in SOC applications. Sr.Analog Mixed signal design Engineer LSI, an Avago Technologies Company April 2013  \u2013  June 2014  (1 year 3 months) Bangalore, India - Designed low voltage, low quiescent current, ultra fast settling load response, programmable bandwidth, capacitor less LDOs for on-chip SOC applications. \n- Worked on low power, high efficiency switched capacitor converters for low voltage, high efficiency in SOC applications. Sr.Analog Mixed signal Design Engineer Intersil May 2012  \u2013  February 2013  (10 months) Bangalore, India - Designed high voltage regulator(Includes Bandagap) (5-60V Supply)with programmable output range, that can support up to 5mA load current with wide range of offchips capacitor. \n- Involved in various block level designs in multiple projects Sr.Analog Mixed signal Design Engineer Intersil May 2012  \u2013  February 2013  (10 months) Bangalore, India - Designed high voltage regulator(Includes Bandagap) (5-60V Supply)with programmable output range, that can support up to 5mA load current with wide range of offchips capacitor. \n- Involved in various block level designs in multiple projects Sr.Analog Mixed signal Design Engineer Intersil April 2010  \u2013  May 2012  (2 years 2 months) Hyderabad Area, India - Involved in design of 14-16 bit SARADC stand alone chip  \n- EEPROM IP development in various flavors (1K, 256-bit) from definitions to silicon validation. \n- Good experience in high voltage amplifier designs, charge pumps, sense amplifiers in memory design. Sr.Analog Mixed signal Design Engineer Intersil April 2010  \u2013  May 2012  (2 years 2 months) Hyderabad Area, India - Involved in design of 14-16 bit SARADC stand alone chip  \n- EEPROM IP development in various flavors (1K, 256-bit) from definitions to silicon validation. \n- Good experience in high voltage amplifier designs, charge pumps, sense amplifiers in memory design. Analog Mixed signal Design Engineer Intersil September 2007  \u2013  March 2010  (2 years 7 months) Hyderabad Area, India - Designed high performance analog sub blocks for SERDES chip for Printer applications for Xerox \n- Designs include Bandgaps, reference current generation circuits, Oscillator, POR circuits and Voltage regulators for transmitter in SERDES Analog Mixed signal Design Engineer Intersil September 2007  \u2013  March 2010  (2 years 7 months) Hyderabad Area, India - Designed high performance analog sub blocks for SERDES chip for Printer applications for Xerox \n- Designs include Bandgaps, reference current generation circuits, Oscillator, POR circuits and Voltage regulators for transmitter in SERDES ASIC Engineer(Analog Design) QualCore Logic July 2005  \u2013  September 2007  (2 years 3 months) Hyderabad Area, India - Designed low power, low voltage Bandgaps, current references and LDOs for PLLs and DLLs in multiple process nodes serving various customers. \n- Porting and verifications of PLL designs from multiple process nodes TSMC 180,135nm to 60nm. \n- Designed power supply monitor circuits ASIC Engineer(Analog Design) QualCore Logic July 2005  \u2013  September 2007  (2 years 3 months) Hyderabad Area, India - Designed low power, low voltage Bandgaps, current references and LDOs for PLLs and DLLs in multiple process nodes serving various customers. \n- Porting and verifications of PLL designs from multiple process nodes TSMC 180,135nm to 60nm. \n- Designed power supply monitor circuits Languages English Telugu English Telugu English Telugu Skills Mixed Signal LVS CMOS ASIC Analog Circuit Design IC PLL VLSI DRC Static Timing Analysis Low-power Design Logic Synthesis ATPG Timing Closure SoC RTL design Power Management Analog Physical Design Cadence Virtuoso Floorplanning EDA Spectre See 8+ \u00a0 \u00a0 See less Skills  Mixed Signal LVS CMOS ASIC Analog Circuit Design IC PLL VLSI DRC Static Timing Analysis Low-power Design Logic Synthesis ATPG Timing Closure SoC RTL design Power Management Analog Physical Design Cadence Virtuoso Floorplanning EDA Spectre See 8+ \u00a0 \u00a0 See less Mixed Signal LVS CMOS ASIC Analog Circuit Design IC PLL VLSI DRC Static Timing Analysis Low-power Design Logic Synthesis ATPG Timing Closure SoC RTL design Power Management Analog Physical Design Cadence Virtuoso Floorplanning EDA Spectre See 8+ \u00a0 \u00a0 See less Mixed Signal LVS CMOS ASIC Analog Circuit Design IC PLL VLSI DRC Static Timing Analysis Low-power Design Logic Synthesis ATPG Timing Closure SoC RTL design Power Management Analog Physical Design Cadence Virtuoso Floorplanning EDA Spectre See 8+ \u00a0 \u00a0 See less Education Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech),  Electronics and Communications Engineering 2001  \u2013 2005 Received Best student Award Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech),  Electronics and Communications Engineering 2001  \u2013 2005 Received Best student Award Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech),  Electronics and Communications Engineering 2001  \u2013 2005 Received Best student Award Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech),  Electronics and Communications Engineering 2001  \u2013 2005 Received Best student Award ", "Experience Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Senior Principal Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Principal Engineer Intel Corporation April 2005  \u2013  March 2014  (9 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Senior Staff Engineer Intel Corporation April 2003  \u2013  March 2005  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Staff Analog Engineer Intel Corporation April 2001  \u2013  March 2003  (2 years) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Analog Engineer Intel Corporation April 2000  \u2013  March 2001  (1 year) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Senior Design Engineer Intel Corporation March 1999  \u2013  March 2000  (1 year 1 month) Santa Clara, CA Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Hardware Lead Engineer Intel Corporation January 1997  \u2013  March 1999  (2 years 3 months) Hillsboro, OR Skills Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Skills  Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Signal Integrity PCIe I/O Processors Analog Design Microprocessors Jitter High Speed Design Analog Intel PCB design Electronics Packaging Electromagnetic... Electromagnetics Simulation DOE Simulations SoC IC Circuit Design Analog Circuit Design Semiconductors CMOS Mixed Signal EDA Design of Experiments Low-power Design PLL Power Management SPICE PCB Design See 16+ \u00a0 \u00a0 See less Education The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical Engineering 1993  \u2013 1996 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 Seoul National University BS, MS,  Electrical Engineering 1985  \u2013 1990 ", "Experience Senior Analog Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Signal Integrity Engineer PMC-Sierra November 2006  \u2013  October 2011  (5 years) Signal Integrity & Packaging Engineer AMD March 2006  \u2013  October 2006  (8 months) Signal Integrity Engineer Intel May 2003  \u2013  February 2006  (2 years 10 months) Senior Analog Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Senior Analog Engineer Intel Corporation October 2011  \u2013 Present (3 years 11 months) Signal Integrity Engineer PMC-Sierra November 2006  \u2013  October 2011  (5 years) Signal Integrity Engineer PMC-Sierra November 2006  \u2013  October 2011  (5 years) Signal Integrity & Packaging Engineer AMD March 2006  \u2013  October 2006  (8 months) Signal Integrity & Packaging Engineer AMD March 2006  \u2013  October 2006  (8 months) Signal Integrity Engineer Intel May 2003  \u2013  February 2006  (2 years 10 months) Signal Integrity Engineer Intel May 2003  \u2013  February 2006  (2 years 10 months) Skills Signal Integrity Simulations SERDES IC Mixed Signal ASIC Agilent ADS EDA Silicon Analog Hardware Architecture SoC CMOS SPICE Skills  Signal Integrity Simulations SERDES IC Mixed Signal ASIC Agilent ADS EDA Silicon Analog Hardware Architecture SoC CMOS SPICE Signal Integrity Simulations SERDES IC Mixed Signal ASIC Agilent ADS EDA Silicon Analog Hardware Architecture SoC CMOS SPICE Signal Integrity Simulations SERDES IC Mixed Signal ASIC Agilent ADS EDA Silicon Analog Hardware Architecture SoC CMOS SPICE Education Shanghai Jiao Tong University Master of Science,  Electrical Engineering 2000  \u2013 2003 Shanghai Jiao Tong University Master of Science,  Electrical Engineering 2000  \u2013 2003 Shanghai Jiao Tong University Master of Science,  Electrical Engineering 2000  \u2013 2003 Shanghai Jiao Tong University Master of Science,  Electrical Engineering 2000  \u2013 2003 ", "Experience Senior Analog Engineer intel Corporation Senior Analog Engineer intel Corporation Senior Analog Engineer intel Corporation Education The University of Texas at Arlington 2001  \u2013 2003 The University of Texas at Arlington Masters 1998  \u2013 2000 The University of Texas at Arlington Master of Science 1998  \u2013 2000 The University of Texas at Arlington 2001  \u2013 2003 The University of Texas at Arlington 2001  \u2013 2003 The University of Texas at Arlington 2001  \u2013 2003 The University of Texas at Arlington Masters 1998  \u2013 2000 The University of Texas at Arlington Masters 1998  \u2013 2000 The University of Texas at Arlington Masters 1998  \u2013 2000 The University of Texas at Arlington Master of Science 1998  \u2013 2000 The University of Texas at Arlington Master of Science 1998  \u2013 2000 The University of Texas at Arlington Master of Science 1998  \u2013 2000 ", "Experience Senior Analog engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) NORAM HW Support Team Manager INSIDE Secure January 2012  \u2013  June 2014  (2 years 6 months) REDWOOD CITY California Team management, project development and Customer Program management. Lead the efforts of building an NFC pre-cert lab from the ground-up. Put in place a dedicated team to support Inside Secure customers to integrate NFC solution into phones, tablets and laptops: NFC integration and tuning, NFC pre-certifications (ISO, EMV, NFC-FORUM) and mass production follow-up. Authoring product datasheets and application notes. Hardware support technical leader INSIDE SECURE January 2009  \u2013  January 2012  (3 years 1 month) Paris Area, France In charge of the hardware support for the NFC BL. Supporting mobile phone manufacturers for the integration of Inside NFC chipset: schematics, layout, antenna, NFC tuning, NFC pre-certifications (ISO, EMV, NFC FORUM), interoperability with SIM cards, readers and impact on other RF functions on the phone. Identify product issues, report them and help R&D and engineering team to debug the issues. Also responsible for authoring application notes. RF Engineer Sagem Mobiles February 2006  \u2013  January 2009  (3 years) Paris Area, France In charge of all the RF hardware development (GSM, EDGE, GPS, WIFI, BT and FM) of 3 GPRS-EDGE mobile phones during the full product development cycle: part of a team of 4 engineers for the my700X and P\u20199521 products. RF team leader for a high-tech Porsche Design mobile phone P\u20199522. \n\u2022\tDesign of RF architecture (circuit design and layout supervision). \n\u2022\tCharacterization of the RF components (filters, LNA, power amplifiers\u2026). \n\u2022\tQualification and troubleshooting of the RF solutions (GSM, EDGE, GPS, WIFI, BT and FM) in conducted and radiated modes (i.e. spurious, sensitivity-loss, S.A.R., antenna improvement and adaptation...).  \n\u2022\tProduction test plan specification and production follow-up. \n\u2022\tFollow-up of the certification process (GCF/FCC...). Technical internship in the microwaves department of the corporate research centre EADS Munchen (Germany) February 2005  \u2013  August 2005  (7 months) Munchen Germany Technical internship in the microwaves department of the corporate research centre. Optimization of the manufacturing process of RF-MEMS switches with signal frequencies up to 40GHz in the clean-room, and HF characterization. Technical internship in the Centre of Excellence for symbol generation DIEHL AVIONIC SYSTEM Frankfurt (Germany) May 2004  \u2013  August 2004  (4 months) Frankfurt Area, Germany Technical internship in the Centre of Excellence for symbol generation department. Improved the VHDL modules of the Gigabaud Link Checker card, a test board for AIRBUS A380 processing card. Technical internship in the Joint Radar Sensors department THALES NAVAL NEDERLAND September 2002  \u2013  November 2002  (3 months) Enschede Area, Netherlands Studied the linearity of a circuit composed of limiters, 14 bit Analog to Digital Converters and filters. Senior Analog engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Senior Analog engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) NORAM HW Support Team Manager INSIDE Secure January 2012  \u2013  June 2014  (2 years 6 months) REDWOOD CITY California Team management, project development and Customer Program management. Lead the efforts of building an NFC pre-cert lab from the ground-up. Put in place a dedicated team to support Inside Secure customers to integrate NFC solution into phones, tablets and laptops: NFC integration and tuning, NFC pre-certifications (ISO, EMV, NFC-FORUM) and mass production follow-up. Authoring product datasheets and application notes. NORAM HW Support Team Manager INSIDE Secure January 2012  \u2013  June 2014  (2 years 6 months) REDWOOD CITY California Team management, project development and Customer Program management. Lead the efforts of building an NFC pre-cert lab from the ground-up. Put in place a dedicated team to support Inside Secure customers to integrate NFC solution into phones, tablets and laptops: NFC integration and tuning, NFC pre-certifications (ISO, EMV, NFC-FORUM) and mass production follow-up. Authoring product datasheets and application notes. Hardware support technical leader INSIDE SECURE January 2009  \u2013  January 2012  (3 years 1 month) Paris Area, France In charge of the hardware support for the NFC BL. Supporting mobile phone manufacturers for the integration of Inside NFC chipset: schematics, layout, antenna, NFC tuning, NFC pre-certifications (ISO, EMV, NFC FORUM), interoperability with SIM cards, readers and impact on other RF functions on the phone. Identify product issues, report them and help R&D and engineering team to debug the issues. Also responsible for authoring application notes. Hardware support technical leader INSIDE SECURE January 2009  \u2013  January 2012  (3 years 1 month) Paris Area, France In charge of the hardware support for the NFC BL. Supporting mobile phone manufacturers for the integration of Inside NFC chipset: schematics, layout, antenna, NFC tuning, NFC pre-certifications (ISO, EMV, NFC FORUM), interoperability with SIM cards, readers and impact on other RF functions on the phone. Identify product issues, report them and help R&D and engineering team to debug the issues. Also responsible for authoring application notes. RF Engineer Sagem Mobiles February 2006  \u2013  January 2009  (3 years) Paris Area, France In charge of all the RF hardware development (GSM, EDGE, GPS, WIFI, BT and FM) of 3 GPRS-EDGE mobile phones during the full product development cycle: part of a team of 4 engineers for the my700X and P\u20199521 products. RF team leader for a high-tech Porsche Design mobile phone P\u20199522. \n\u2022\tDesign of RF architecture (circuit design and layout supervision). \n\u2022\tCharacterization of the RF components (filters, LNA, power amplifiers\u2026). \n\u2022\tQualification and troubleshooting of the RF solutions (GSM, EDGE, GPS, WIFI, BT and FM) in conducted and radiated modes (i.e. spurious, sensitivity-loss, S.A.R., antenna improvement and adaptation...).  \n\u2022\tProduction test plan specification and production follow-up. \n\u2022\tFollow-up of the certification process (GCF/FCC...). RF Engineer Sagem Mobiles February 2006  \u2013  January 2009  (3 years) Paris Area, France In charge of all the RF hardware development (GSM, EDGE, GPS, WIFI, BT and FM) of 3 GPRS-EDGE mobile phones during the full product development cycle: part of a team of 4 engineers for the my700X and P\u20199521 products. RF team leader for a high-tech Porsche Design mobile phone P\u20199522. \n\u2022\tDesign of RF architecture (circuit design and layout supervision). \n\u2022\tCharacterization of the RF components (filters, LNA, power amplifiers\u2026). \n\u2022\tQualification and troubleshooting of the RF solutions (GSM, EDGE, GPS, WIFI, BT and FM) in conducted and radiated modes (i.e. spurious, sensitivity-loss, S.A.R., antenna improvement and adaptation...).  \n\u2022\tProduction test plan specification and production follow-up. \n\u2022\tFollow-up of the certification process (GCF/FCC...). Technical internship in the microwaves department of the corporate research centre EADS Munchen (Germany) February 2005  \u2013  August 2005  (7 months) Munchen Germany Technical internship in the microwaves department of the corporate research centre. Optimization of the manufacturing process of RF-MEMS switches with signal frequencies up to 40GHz in the clean-room, and HF characterization. Technical internship in the microwaves department of the corporate research centre EADS Munchen (Germany) February 2005  \u2013  August 2005  (7 months) Munchen Germany Technical internship in the microwaves department of the corporate research centre. Optimization of the manufacturing process of RF-MEMS switches with signal frequencies up to 40GHz in the clean-room, and HF characterization. Technical internship in the Centre of Excellence for symbol generation DIEHL AVIONIC SYSTEM Frankfurt (Germany) May 2004  \u2013  August 2004  (4 months) Frankfurt Area, Germany Technical internship in the Centre of Excellence for symbol generation department. Improved the VHDL modules of the Gigabaud Link Checker card, a test board for AIRBUS A380 processing card. Technical internship in the Centre of Excellence for symbol generation DIEHL AVIONIC SYSTEM Frankfurt (Germany) May 2004  \u2013  August 2004  (4 months) Frankfurt Area, Germany Technical internship in the Centre of Excellence for symbol generation department. Improved the VHDL modules of the Gigabaud Link Checker card, a test board for AIRBUS A380 processing card. Technical internship in the Joint Radar Sensors department THALES NAVAL NEDERLAND September 2002  \u2013  November 2002  (3 months) Enschede Area, Netherlands Studied the linearity of a circuit composed of limiters, 14 bit Analog to Digital Converters and filters. Technical internship in the Joint Radar Sensors department THALES NAVAL NEDERLAND September 2002  \u2013  November 2002  (3 months) Enschede Area, Netherlands Studied the linearity of a circuit composed of limiters, 14 bit Analog to Digital Converters and filters. Skills GSM RF Mobile Communications Electronics Telecommunications NFC Mobile Devices Wireless Analog Hardware Hardware Design WiFi PCB design Mobile EDGE Hardware Architecture Debugging Testing Integration Circuit Design Antennas Bluetooth Edge Semiconductors IC RFID+ Project Management See 12+ \u00a0 \u00a0 See less Skills  GSM RF Mobile Communications Electronics Telecommunications NFC Mobile Devices Wireless Analog Hardware Hardware Design WiFi PCB design Mobile EDGE Hardware Architecture Debugging Testing Integration Circuit Design Antennas Bluetooth Edge Semiconductors IC RFID+ Project Management See 12+ \u00a0 \u00a0 See less GSM RF Mobile Communications Electronics Telecommunications NFC Mobile Devices Wireless Analog Hardware Hardware Design WiFi PCB design Mobile EDGE Hardware Architecture Debugging Testing Integration Circuit Design Antennas Bluetooth Edge Semiconductors IC RFID+ Project Management See 12+ \u00a0 \u00a0 See less GSM RF Mobile Communications Electronics Telecommunications NFC Mobile Devices Wireless Analog Hardware Hardware Design WiFi PCB design Mobile EDGE Hardware Architecture Debugging Testing Integration Circuit Design Antennas Bluetooth Edge Semiconductors IC RFID+ Project Management See 12+ \u00a0 \u00a0 See less Education Ecole sup\u00e9rieure d'Ing\u00e9nieurs en Electrotechnique et Electronique MSc,  Electronic Engineering 2000  \u2013 2005 Activities and Societies:\u00a0 ESIEE PARIS (Ecole Sup\u00e9rieure d\u2019Ing\u00e9nieurs en Electronique et Electrotechnique) ,  93162 Noisy-Le-Grand ,  France. A five-year engineering school leading to the equivalent of an MSc in Electronic Engineering. Specialized in telecommunications (studying radio/high frequency electronics ,  digital communications ,  signal processing and applications in digital communications ,  telecommunication networks). Ecole sup\u00e9rieure d'Ing\u00e9nieurs en Electrotechnique et Electronique MSc,  Electronic Engineering 2000  \u2013 2005 Activities and Societies:\u00a0 ESIEE PARIS (Ecole Sup\u00e9rieure d\u2019Ing\u00e9nieurs en Electronique et Electrotechnique) ,  93162 Noisy-Le-Grand ,  France. A five-year engineering school leading to the equivalent of an MSc in Electronic Engineering. Specialized in telecommunications (studying radio/high frequency electronics ,  digital communications ,  signal processing and applications in digital communications ,  telecommunication networks). Ecole sup\u00e9rieure d'Ing\u00e9nieurs en Electrotechnique et Electronique MSc,  Electronic Engineering 2000  \u2013 2005 Activities and Societies:\u00a0 ESIEE PARIS (Ecole Sup\u00e9rieure d\u2019Ing\u00e9nieurs en Electronique et Electrotechnique) ,  93162 Noisy-Le-Grand ,  France. A five-year engineering school leading to the equivalent of an MSc in Electronic Engineering. Specialized in telecommunications (studying radio/high frequency electronics ,  digital communications ,  signal processing and applications in digital communications ,  telecommunication networks). Ecole sup\u00e9rieure d'Ing\u00e9nieurs en Electrotechnique et Electronique MSc,  Electronic Engineering 2000  \u2013 2005 Activities and Societies:\u00a0 ESIEE PARIS (Ecole Sup\u00e9rieure d\u2019Ing\u00e9nieurs en Electronique et Electrotechnique) ,  93162 Noisy-Le-Grand ,  France. A five-year engineering school leading to the equivalent of an MSc in Electronic Engineering. Specialized in telecommunications (studying radio/high frequency electronics ,  digital communications ,  signal processing and applications in digital communications ,  telecommunication networks). ", "Experience Senior Mixed Signal Design Engineer AMD December 2014  \u2013 Present (9 months) Sunnyvale, CA Contractor working on Kingston GDDR5 Tx driver with TSMC16+FF process. \nResponsible to delivery GDDR5 Tx driver from pre-layout through post layout to tape out with no silicon bug. \nCreated validation test benches for pre layout and post layout circuit analysis and characterization using Cadence Virtuoso Design Environment. \nRunning electro migration, self-heat, and IR drop analysis using Apache Totem to validate the robustness of layout design. \nReviewed and assisted mask designer with critical signal routing and matching needed for high speed design. \nCreated Perl script to interact with Synopsys'\u200b Custom WaveView to compute accumulated jitter, duty cycle, data eye information such as width and height, etc. for multiple corners'\u200b result. \nCreated Cadence's Ocean scripts to characterize circuit data such as duty cycle, slope, Tx driver impedance, etc. Senior Analog Engineer Intel Corporation May 2000  \u2013  March 2014  (13 years 11 months) Folsom, California Over ten years in PLL EBB owner role for various interfaces within Intel chipsets and SoC CPUs: system host clocking, front side bus clocking, graphic/display clocking, DDR clocking, and PCI-E clocking. \n \nLeaded the PLL EBB / clocking team on Intel 65nm and 45nm test and production chipsets from design to validation, post silicon electrical validation. Foresee and provided hooks within PLL EBBs to support DDR3 over clocking to 1.6GHz of X38 and X48 chipsets. \n \nReceived three Department Impact Awards for delivery PLL EBB / clocking solution without silicon bug for several Intel chipsets and SoC CPUs. \n \nPerformed architecture definition, circuit design, Verilog modeling, supervised / supported custom layout, supported pre / post silicon verification activities. \n \nInteracted with package and board designers to define clock and signal routing specification that meet the jitter, crosstalk, shielding requirement for PLL EBBs. \n \nDelivered PLL EBBs including special dividers, synch logic, clock distribution, and post silicon debug hooks for various Intel chipsets: 845G, 865G, ICH6, P965, G965, GM965, P31, P35, G31, G35, Q33, Q35, X38, X48, and SoC CPUs: D500, E6x0, D2xxx, CE4100, CE4200. \n \nDeveloped automation flows to improve the design quality and productivity from design, to validation, and electrical verification phases. Presented automated jitter data collection flow that can speed up the process by 6 times in Intel\u2019s DTTC (Design and Test Technology Conference) 2007 and 2010. Designed tester hooks and defined test plan for high volume product testing. \n \nWorked with SoC DDR clock architect to defined DDR clocking and clock distribution from DDR PLL EBB through DLLs to various parts of DDR interface for 14nm SoC CPU. \n \nWorked in Intel 14nm SoC CPU core clock distribution team on clock skew and jitter budget for clock distribution network. Part of clock team to do tech readiness, full chip clock routing specification, and define clock skew / jitter budget for Intel 10nm SoC CPU. Senior Mixed Signal Design Engineer AMD December 2014  \u2013 Present (9 months) Sunnyvale, CA Contractor working on Kingston GDDR5 Tx driver with TSMC16+FF process. \nResponsible to delivery GDDR5 Tx driver from pre-layout through post layout to tape out with no silicon bug. \nCreated validation test benches for pre layout and post layout circuit analysis and characterization using Cadence Virtuoso Design Environment. \nRunning electro migration, self-heat, and IR drop analysis using Apache Totem to validate the robustness of layout design. \nReviewed and assisted mask designer with critical signal routing and matching needed for high speed design. \nCreated Perl script to interact with Synopsys'\u200b Custom WaveView to compute accumulated jitter, duty cycle, data eye information such as width and height, etc. for multiple corners'\u200b result. \nCreated Cadence's Ocean scripts to characterize circuit data such as duty cycle, slope, Tx driver impedance, etc. Senior Mixed Signal Design Engineer AMD December 2014  \u2013 Present (9 months) Sunnyvale, CA Contractor working on Kingston GDDR5 Tx driver with TSMC16+FF process. \nResponsible to delivery GDDR5 Tx driver from pre-layout through post layout to tape out with no silicon bug. \nCreated validation test benches for pre layout and post layout circuit analysis and characterization using Cadence Virtuoso Design Environment. \nRunning electro migration, self-heat, and IR drop analysis using Apache Totem to validate the robustness of layout design. \nReviewed and assisted mask designer with critical signal routing and matching needed for high speed design. \nCreated Perl script to interact with Synopsys'\u200b Custom WaveView to compute accumulated jitter, duty cycle, data eye information such as width and height, etc. for multiple corners'\u200b result. \nCreated Cadence's Ocean scripts to characterize circuit data such as duty cycle, slope, Tx driver impedance, etc. Senior Analog Engineer Intel Corporation May 2000  \u2013  March 2014  (13 years 11 months) Folsom, California Over ten years in PLL EBB owner role for various interfaces within Intel chipsets and SoC CPUs: system host clocking, front side bus clocking, graphic/display clocking, DDR clocking, and PCI-E clocking. \n \nLeaded the PLL EBB / clocking team on Intel 65nm and 45nm test and production chipsets from design to validation, post silicon electrical validation. Foresee and provided hooks within PLL EBBs to support DDR3 over clocking to 1.6GHz of X38 and X48 chipsets. \n \nReceived three Department Impact Awards for delivery PLL EBB / clocking solution without silicon bug for several Intel chipsets and SoC CPUs. \n \nPerformed architecture definition, circuit design, Verilog modeling, supervised / supported custom layout, supported pre / post silicon verification activities. \n \nInteracted with package and board designers to define clock and signal routing specification that meet the jitter, crosstalk, shielding requirement for PLL EBBs. \n \nDelivered PLL EBBs including special dividers, synch logic, clock distribution, and post silicon debug hooks for various Intel chipsets: 845G, 865G, ICH6, P965, G965, GM965, P31, P35, G31, G35, Q33, Q35, X38, X48, and SoC CPUs: D500, E6x0, D2xxx, CE4100, CE4200. \n \nDeveloped automation flows to improve the design quality and productivity from design, to validation, and electrical verification phases. Presented automated jitter data collection flow that can speed up the process by 6 times in Intel\u2019s DTTC (Design and Test Technology Conference) 2007 and 2010. Designed tester hooks and defined test plan for high volume product testing. \n \nWorked with SoC DDR clock architect to defined DDR clocking and clock distribution from DDR PLL EBB through DLLs to various parts of DDR interface for 14nm SoC CPU. \n \nWorked in Intel 14nm SoC CPU core clock distribution team on clock skew and jitter budget for clock distribution network. Part of clock team to do tech readiness, full chip clock routing specification, and define clock skew / jitter budget for Intel 10nm SoC CPU. Senior Analog Engineer Intel Corporation May 2000  \u2013  March 2014  (13 years 11 months) Folsom, California Over ten years in PLL EBB owner role for various interfaces within Intel chipsets and SoC CPUs: system host clocking, front side bus clocking, graphic/display clocking, DDR clocking, and PCI-E clocking. \n \nLeaded the PLL EBB / clocking team on Intel 65nm and 45nm test and production chipsets from design to validation, post silicon electrical validation. Foresee and provided hooks within PLL EBBs to support DDR3 over clocking to 1.6GHz of X38 and X48 chipsets. \n \nReceived three Department Impact Awards for delivery PLL EBB / clocking solution without silicon bug for several Intel chipsets and SoC CPUs. \n \nPerformed architecture definition, circuit design, Verilog modeling, supervised / supported custom layout, supported pre / post silicon verification activities. \n \nInteracted with package and board designers to define clock and signal routing specification that meet the jitter, crosstalk, shielding requirement for PLL EBBs. \n \nDelivered PLL EBBs including special dividers, synch logic, clock distribution, and post silicon debug hooks for various Intel chipsets: 845G, 865G, ICH6, P965, G965, GM965, P31, P35, G31, G35, Q33, Q35, X38, X48, and SoC CPUs: D500, E6x0, D2xxx, CE4100, CE4200. \n \nDeveloped automation flows to improve the design quality and productivity from design, to validation, and electrical verification phases. Presented automated jitter data collection flow that can speed up the process by 6 times in Intel\u2019s DTTC (Design and Test Technology Conference) 2007 and 2010. Designed tester hooks and defined test plan for high volume product testing. \n \nWorked with SoC DDR clock architect to defined DDR clocking and clock distribution from DDR PLL EBB through DLLs to various parts of DDR interface for 14nm SoC CPU. \n \nWorked in Intel 14nm SoC CPU core clock distribution team on clock skew and jitter budget for clock distribution network. Part of clock team to do tech readiness, full chip clock routing specification, and define clock skew / jitter budget for Intel 10nm SoC CPU. Languages Vietnamese Vietnamese Vietnamese Skills SoC Analog Circuit Design Mixed Signal CMOS Clock Distribution Clocking PLL EBB DDR PLL Verilog Silicon Validation Cadence Virtuoso... Cadence ADE Low Power Design Linux Perl Script Visual Basic for... Microsoft Office Microsoft Visio Customer Service English Windows Research AutoCAD Low-power Design Custom WaveView GDDR5 Perl See 13+ \u00a0 \u00a0 See less Skills  SoC Analog Circuit Design Mixed Signal CMOS Clock Distribution Clocking PLL EBB DDR PLL Verilog Silicon Validation Cadence Virtuoso... Cadence ADE Low Power Design Linux Perl Script Visual Basic for... Microsoft Office Microsoft Visio Customer Service English Windows Research AutoCAD Low-power Design Custom WaveView GDDR5 Perl See 13+ \u00a0 \u00a0 See less SoC Analog Circuit Design Mixed Signal CMOS Clock Distribution Clocking PLL EBB DDR PLL Verilog Silicon Validation Cadence Virtuoso... Cadence ADE Low Power Design Linux Perl Script Visual Basic for... Microsoft Office Microsoft Visio Customer Service English Windows Research AutoCAD Low-power Design Custom WaveView GDDR5 Perl See 13+ \u00a0 \u00a0 See less SoC Analog Circuit Design Mixed Signal CMOS Clock Distribution Clocking PLL EBB DDR PLL Verilog Silicon Validation Cadence Virtuoso... Cadence ADE Low Power Design Linux Perl Script Visual Basic for... Microsoft Office Microsoft Visio Customer Service English Windows Research AutoCAD Low-power Design Custom WaveView GDDR5 Perl See 13+ \u00a0 \u00a0 See less Education University of California, San Diego Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 1999 University of California, San Diego Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 1999 University of California, San Diego Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 1999 University of California, San Diego Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 1999 Honors & Awards Department Impact Award Intel Corporation September 2006 For operational excellence driving Broadwater and Crestline Pre-Silicon Circuits validation process leading to a successful Post Si with minimal ckt bugs. Department Impact Award Intel Corporation December 2006 For Technical Excellence in Delivering Robust PLL Cores and Flawless Clock Architecture Solutions to Support P1263 GMCH Products including Broadwater, Crestline, and Bearlake Programs. Department Impact Award Intel Corporation December 2008 In recognition for outstanding delivery of PLL architecture, EBB, and leftcell IPs to meet clocking requirements of COE66 products (Pineview, Sodaville, & Lincroft) Department Impact Award Intel Corporation September 2006 For operational excellence driving Broadwater and Crestline Pre-Silicon Circuits validation process leading to a successful Post Si with minimal ckt bugs. Department Impact Award Intel Corporation September 2006 For operational excellence driving Broadwater and Crestline Pre-Silicon Circuits validation process leading to a successful Post Si with minimal ckt bugs. Department Impact Award Intel Corporation September 2006 For operational excellence driving Broadwater and Crestline Pre-Silicon Circuits validation process leading to a successful Post Si with minimal ckt bugs. Department Impact Award Intel Corporation December 2006 For Technical Excellence in Delivering Robust PLL Cores and Flawless Clock Architecture Solutions to Support P1263 GMCH Products including Broadwater, Crestline, and Bearlake Programs. Department Impact Award Intel Corporation December 2006 For Technical Excellence in Delivering Robust PLL Cores and Flawless Clock Architecture Solutions to Support P1263 GMCH Products including Broadwater, Crestline, and Bearlake Programs. Department Impact Award Intel Corporation December 2006 For Technical Excellence in Delivering Robust PLL Cores and Flawless Clock Architecture Solutions to Support P1263 GMCH Products including Broadwater, Crestline, and Bearlake Programs. Department Impact Award Intel Corporation December 2008 In recognition for outstanding delivery of PLL architecture, EBB, and leftcell IPs to meet clocking requirements of COE66 products (Pineview, Sodaville, & Lincroft) Department Impact Award Intel Corporation December 2008 In recognition for outstanding delivery of PLL architecture, EBB, and leftcell IPs to meet clocking requirements of COE66 products (Pineview, Sodaville, & Lincroft) Department Impact Award Intel Corporation December 2008 In recognition for outstanding delivery of PLL architecture, EBB, and leftcell IPs to meet clocking requirements of COE66 products (Pineview, Sodaville, & Lincroft) ", "Summary Master Of Science in Electrical Engineering with VLSI and Computer Architecture majors at University Of Southern California.  \nSenior Analog engineer with Signal Integrity, validation and bench marking experience at Intel.  \nWeb Applications testing experience at Tata Consultancy Services Ltd. \n \nSpecialties: Computer Architecture, C/C++, X86 Assembly,Verilog/VHDL,Digital VLSI/ASIC Design,Hspice, Power SI, Cadence, Unix/Linux, S parameters, Frequency domain analysis, Equalization \n \nHigh Speed buses: DP/eDP, HDMI, USB, PCIe \n Summary Master Of Science in Electrical Engineering with VLSI and Computer Architecture majors at University Of Southern California.  \nSenior Analog engineer with Signal Integrity, validation and bench marking experience at Intel.  \nWeb Applications testing experience at Tata Consultancy Services Ltd. \n \nSpecialties: Computer Architecture, C/C++, X86 Assembly,Verilog/VHDL,Digital VLSI/ASIC Design,Hspice, Power SI, Cadence, Unix/Linux, S parameters, Frequency domain analysis, Equalization \n \nHigh Speed buses: DP/eDP, HDMI, USB, PCIe \n Master Of Science in Electrical Engineering with VLSI and Computer Architecture majors at University Of Southern California.  \nSenior Analog engineer with Signal Integrity, validation and bench marking experience at Intel.  \nWeb Applications testing experience at Tata Consultancy Services Ltd. \n \nSpecialties: Computer Architecture, C/C++, X86 Assembly,Verilog/VHDL,Digital VLSI/ASIC Design,Hspice, Power SI, Cadence, Unix/Linux, S parameters, Frequency domain analysis, Equalization \n \nHigh Speed buses: DP/eDP, HDMI, USB, PCIe \n Master Of Science in Electrical Engineering with VLSI and Computer Architecture majors at University Of Southern California.  \nSenior Analog engineer with Signal Integrity, validation and bench marking experience at Intel.  \nWeb Applications testing experience at Tata Consultancy Services Ltd. \n \nSpecialties: Computer Architecture, C/C++, X86 Assembly,Verilog/VHDL,Digital VLSI/ASIC Design,Hspice, Power SI, Cadence, Unix/Linux, S parameters, Frequency domain analysis, Equalization \n \nHigh Speed buses: DP/eDP, HDMI, USB, PCIe \n Experience Senior Analog Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) United States Signal Integrity engineering and spec development for next generation high speed differential buses. \n Memory Architecture Intern - Benchmarking and bottleneck analysis Intel Corporation January 2009  \u2013  May 2009  (5 months) Intel Corporation(Memory Architecture Intern) Jan '09 -May 2009  \n \nGraduate Intern focusing on bottleneck analysis in the memory hierarchy. Data collection and competitive bench marking on various cutting edge platforms with comparable secondary storage. Logic and SATA analyzers for trace analysis. Microsoft performance tools like XPERF and XBOOTMGR helped in automation of operations to enable data collection.  \n \nResponsibilities also include relevant C/C++ development work applicable to drivers. Platform Validation Engineer Intel June 2008  \u2013  August 2008  (3 months) Validation of cache coherence. Porting C/C++ and X86 based assembly tests for a new generation processor to a different environment with the help of Unix, associated API and GNU compiler. Assistant Systems Engineer (Trainee) Tata Consultancy Services July 2006  \u2013  July 2007  (1 year 1 month) Worked as Assistant Systems Engineer at Project for GE Support Central. Developed test case documents for module related enhancements (web applications). Performed error debugging, black box testing of the enhancements and quality assessment of the same. Senior Analog Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) United States Signal Integrity engineering and spec development for next generation high speed differential buses. \n Senior Analog Engineer Intel Corporation August 2009  \u2013 Present (6 years 1 month) United States Signal Integrity engineering and spec development for next generation high speed differential buses. \n Memory Architecture Intern - Benchmarking and bottleneck analysis Intel Corporation January 2009  \u2013  May 2009  (5 months) Intel Corporation(Memory Architecture Intern) Jan '09 -May 2009  \n \nGraduate Intern focusing on bottleneck analysis in the memory hierarchy. Data collection and competitive bench marking on various cutting edge platforms with comparable secondary storage. Logic and SATA analyzers for trace analysis. Microsoft performance tools like XPERF and XBOOTMGR helped in automation of operations to enable data collection.  \n \nResponsibilities also include relevant C/C++ development work applicable to drivers. Memory Architecture Intern - Benchmarking and bottleneck analysis Intel Corporation January 2009  \u2013  May 2009  (5 months) Intel Corporation(Memory Architecture Intern) Jan '09 -May 2009  \n \nGraduate Intern focusing on bottleneck analysis in the memory hierarchy. Data collection and competitive bench marking on various cutting edge platforms with comparable secondary storage. Logic and SATA analyzers for trace analysis. Microsoft performance tools like XPERF and XBOOTMGR helped in automation of operations to enable data collection.  \n \nResponsibilities also include relevant C/C++ development work applicable to drivers. Platform Validation Engineer Intel June 2008  \u2013  August 2008  (3 months) Validation of cache coherence. Porting C/C++ and X86 based assembly tests for a new generation processor to a different environment with the help of Unix, associated API and GNU compiler. Platform Validation Engineer Intel June 2008  \u2013  August 2008  (3 months) Validation of cache coherence. Porting C/C++ and X86 based assembly tests for a new generation processor to a different environment with the help of Unix, associated API and GNU compiler. Assistant Systems Engineer (Trainee) Tata Consultancy Services July 2006  \u2013  July 2007  (1 year 1 month) Worked as Assistant Systems Engineer at Project for GE Support Central. Developed test case documents for module related enhancements (web applications). Performed error debugging, black box testing of the enhancements and quality assessment of the same. Assistant Systems Engineer (Trainee) Tata Consultancy Services July 2006  \u2013  July 2007  (1 year 1 month) Worked as Assistant Systems Engineer at Project for GE Support Central. Developed test case documents for module related enhancements (web applications). Performed error debugging, black box testing of the enhancements and quality assessment of the same. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency Malayalam Limited working proficiency Marathi Limited working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency Malayalam Limited working proficiency Marathi Limited working proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency Malayalam Limited working proficiency Marathi Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Limited working proficiency Skills Debugging Computer Architecture Device Drivers C VLSI Unix Manufacturing Engineering Verilog Quality Assurance X86 ASIC SoC VHDL SystemVerilog x86 Assembly Cadence Virtuoso RTL design ModelSim FPGA C++ Testing Analog Linux Matlab Semiconductors Electronics Simulations Cadence Allegro See 14+ \u00a0 \u00a0 See less Skills  Debugging Computer Architecture Device Drivers C VLSI Unix Manufacturing Engineering Verilog Quality Assurance X86 ASIC SoC VHDL SystemVerilog x86 Assembly Cadence Virtuoso RTL design ModelSim FPGA C++ Testing Analog Linux Matlab Semiconductors Electronics Simulations Cadence Allegro See 14+ \u00a0 \u00a0 See less Debugging Computer Architecture Device Drivers C VLSI Unix Manufacturing Engineering Verilog Quality Assurance X86 ASIC SoC VHDL SystemVerilog x86 Assembly Cadence Virtuoso RTL design ModelSim FPGA C++ Testing Analog Linux Matlab Semiconductors Electronics Simulations Cadence Allegro See 14+ \u00a0 \u00a0 See less Debugging Computer Architecture Device Drivers C VLSI Unix Manufacturing Engineering Verilog Quality Assurance X86 ASIC SoC VHDL SystemVerilog x86 Assembly Cadence Virtuoso RTL design ModelSim FPGA C++ Testing Analog Linux Matlab Semiconductors Electronics Simulations Cadence Allegro See 14+ \u00a0 \u00a0 See less Education University of Southern California Master's degree,  Electrical and Electronics Engineering , 3.5 2007  \u2013 2008 Computer Architecture, High Speed Digital Design University of Mumbai B.E,  Electronics 2002  \u2013 2006 University of Southern California Master's degree,  Electrical and Electronics Engineering , 3.5 2007  \u2013 2008 Computer Architecture, High Speed Digital Design University of Southern California Master's degree,  Electrical and Electronics Engineering , 3.5 2007  \u2013 2008 Computer Architecture, High Speed Digital Design University of Southern California Master's degree,  Electrical and Electronics Engineering , 3.5 2007  \u2013 2008 Computer Architecture, High Speed Digital Design University of Mumbai B.E,  Electronics 2002  \u2013 2006 University of Mumbai B.E,  Electronics 2002  \u2013 2006 University of Mumbai B.E,  Electronics 2002  \u2013 2006 ", "Summary Extensive experience in a wide variety of interconnected semiconductor engineering roles including process development, device characterization, analog circuit design and High speed signaling and architecture definition. Acquired extensive insight through practice and problem solving into semiconductor technology workings and industry dynamics.  \n \nTreasured goal to be an hands-on expert influencing future semiconductor products and technologies. Desire to take on responsibilities in directing and co-ordinating products from conception, through design and high volume manufacturing. Specialties:Analog circuit design, High speed signaling and jitter budgets, clocking, semiconductor device characterization, Analog Mixed Signal simulation methodologies, memory interfaces and architectures, Electro-Static Discharge protection and strategies. Summary Extensive experience in a wide variety of interconnected semiconductor engineering roles including process development, device characterization, analog circuit design and High speed signaling and architecture definition. Acquired extensive insight through practice and problem solving into semiconductor technology workings and industry dynamics.  \n \nTreasured goal to be an hands-on expert influencing future semiconductor products and technologies. Desire to take on responsibilities in directing and co-ordinating products from conception, through design and high volume manufacturing. Specialties:Analog circuit design, High speed signaling and jitter budgets, clocking, semiconductor device characterization, Analog Mixed Signal simulation methodologies, memory interfaces and architectures, Electro-Static Discharge protection and strategies. Extensive experience in a wide variety of interconnected semiconductor engineering roles including process development, device characterization, analog circuit design and High speed signaling and architecture definition. Acquired extensive insight through practice and problem solving into semiconductor technology workings and industry dynamics.  \n \nTreasured goal to be an hands-on expert influencing future semiconductor products and technologies. Desire to take on responsibilities in directing and co-ordinating products from conception, through design and high volume manufacturing. Specialties:Analog circuit design, High speed signaling and jitter budgets, clocking, semiconductor device characterization, Analog Mixed Signal simulation methodologies, memory interfaces and architectures, Electro-Static Discharge protection and strategies. Extensive experience in a wide variety of interconnected semiconductor engineering roles including process development, device characterization, analog circuit design and High speed signaling and architecture definition. Acquired extensive insight through practice and problem solving into semiconductor technology workings and industry dynamics.  \n \nTreasured goal to be an hands-on expert influencing future semiconductor products and technologies. Desire to take on responsibilities in directing and co-ordinating products from conception, through design and high volume manufacturing. Specialties:Analog circuit design, High speed signaling and jitter budgets, clocking, semiconductor device characterization, Analog Mixed Signal simulation methodologies, memory interfaces and architectures, Electro-Static Discharge protection and strategies. Experience Sr Staff Engineer Inphi Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Staff Design Engineer Intel Corporation April 2010  \u2013  August 2014  (4 years 5 months) Senior Analog Engineer Intel Corporation April 2006  \u2013  April 2010  (4 years 1 month) Analog Design Engineer Intel Corporation June 2004  \u2013  April 2006  (1 year 11 months) IC Device Engineer International Rectifier July 2000  \u2013  May 2004  (3 years 11 months) Sr Staff Engineer Inphi Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Sr Staff Engineer Inphi Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Staff Design Engineer Intel Corporation April 2010  \u2013  August 2014  (4 years 5 months) Staff Design Engineer Intel Corporation April 2010  \u2013  August 2014  (4 years 5 months) Senior Analog Engineer Intel Corporation April 2006  \u2013  April 2010  (4 years 1 month) Senior Analog Engineer Intel Corporation April 2006  \u2013  April 2010  (4 years 1 month) Analog Design Engineer Intel Corporation June 2004  \u2013  April 2006  (1 year 11 months) Analog Design Engineer Intel Corporation June 2004  \u2013  April 2006  (1 year 11 months) IC Device Engineer International Rectifier July 2000  \u2013  May 2004  (3 years 11 months) IC Device Engineer International Rectifier July 2000  \u2013  May 2004  (3 years 11 months) Skills Mixed Signal Semiconductors IC Analog Circuit Design Circuit Design CMOS Analog Simulations PCIe Skills  Mixed Signal Semiconductors IC Analog Circuit Design Circuit Design CMOS Analog Simulations PCIe Mixed Signal Semiconductors IC Analog Circuit Design Circuit Design CMOS Analog Simulations PCIe Mixed Signal Semiconductors IC Analog Circuit Design Circuit Design CMOS Analog Simulations PCIe Education University of California, Irvine MS 2002  \u2013 2004 Iowa State University MS 1998  \u2013 2000 Indian Institute of Technology, Kanpur Bachelor of Technology (BTech) 1994  \u2013 1998 University of California, Irvine MS 2002  \u2013 2004 University of California, Irvine MS 2002  \u2013 2004 University of California, Irvine MS 2002  \u2013 2004 Iowa State University MS 1998  \u2013 2000 Iowa State University MS 1998  \u2013 2000 Iowa State University MS 1998  \u2013 2000 Indian Institute of Technology, Kanpur Bachelor of Technology (BTech) 1994  \u2013 1998 Indian Institute of Technology, Kanpur Bachelor of Technology (BTech) 1994  \u2013 1998 Indian Institute of Technology, Kanpur Bachelor of Technology (BTech) 1994  \u2013 1998 ", "Summary I am passionate about cutting-edge technology and enjoy working in IO/analog validation, particularly debugging and root causing issues. I consider myself as a self-driven person, but I am also open enough to take advice and direction from the more experienced and knowledgeable; always looking for continuous improvement in my technical and interpersonal skills. Highly motivated by challenges and changing the status-quo. Summary I am passionate about cutting-edge technology and enjoy working in IO/analog validation, particularly debugging and root causing issues. I consider myself as a self-driven person, but I am also open enough to take advice and direction from the more experienced and knowledgeable; always looking for continuous improvement in my technical and interpersonal skills. Highly motivated by challenges and changing the status-quo. I am passionate about cutting-edge technology and enjoy working in IO/analog validation, particularly debugging and root causing issues. I consider myself as a self-driven person, but I am also open enough to take advice and direction from the more experienced and knowledgeable; always looking for continuous improvement in my technical and interpersonal skills. Highly motivated by challenges and changing the status-quo. I am passionate about cutting-edge technology and enjoy working in IO/analog validation, particularly debugging and root causing issues. I consider myself as a self-driven person, but I am also open enough to take advice and direction from the more experienced and knowledgeable; always looking for continuous improvement in my technical and interpersonal skills. Highly motivated by challenges and changing the status-quo. Experience Analog Validation Engineer - Interface Lead Intel Corporation June 2008  \u2013 Present (7 years 3 months) Guadalajara Area, Mexico Post-Silicon Electrical Validation of high speed I/O and channel interconnect for memory interfaces. \nPosition requires understanding of Analog Circuits, Training Algorithms, Signal Integrity, Platform-Silicon interactions, as well as statistical knowledge for results analysis, problem detection, problem solving and decision making. Analog Validation Engineer - Interface Lead Intel Corporation June 2008  \u2013 Present (7 years 3 months) Guadalajara Area, Mexico Post-Silicon Electrical Validation of high speed I/O and channel interconnect for memory interfaces. \nPosition requires understanding of Analog Circuits, Training Algorithms, Signal Integrity, Platform-Silicon interactions, as well as statistical knowledge for results analysis, problem detection, problem solving and decision making. Analog Validation Engineer - Interface Lead Intel Corporation June 2008  \u2013 Present (7 years 3 months) Guadalajara Area, Mexico Post-Silicon Electrical Validation of high speed I/O and channel interconnect for memory interfaces. \nPosition requires understanding of Analog Circuits, Training Algorithms, Signal Integrity, Platform-Silicon interactions, as well as statistical knowledge for results analysis, problem detection, problem solving and decision making. Languages English Professional working proficiency Spanish Native or bilingual proficiency English Professional working proficiency Spanish Native or bilingual proficiency English Professional working proficiency Spanish Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills Silicon Validation Validation Analog Circuits Debugging Signal Integrity Computer Hardware Computer Architecture Written & Oral... Team Management Technical Presentations DDR DDR3 Oscilloscope SoC Interpersonal... Oral & Written... Embedded Systems C Analog Electronics Semiconductors Project Planning Electrical Engineering RAM DRAM See 10+ \u00a0 \u00a0 See less Skills  Silicon Validation Validation Analog Circuits Debugging Signal Integrity Computer Hardware Computer Architecture Written & Oral... Team Management Technical Presentations DDR DDR3 Oscilloscope SoC Interpersonal... Oral & Written... Embedded Systems C Analog Electronics Semiconductors Project Planning Electrical Engineering RAM DRAM See 10+ \u00a0 \u00a0 See less Silicon Validation Validation Analog Circuits Debugging Signal Integrity Computer Hardware Computer Architecture Written & Oral... Team Management Technical Presentations DDR DDR3 Oscilloscope SoC Interpersonal... Oral & Written... Embedded Systems C Analog Electronics Semiconductors Project Planning Electrical Engineering RAM DRAM See 10+ \u00a0 \u00a0 See less Silicon Validation Validation Analog Circuits Debugging Signal Integrity Computer Hardware Computer Architecture Written & Oral... Team Management Technical Presentations DDR DDR3 Oscilloscope SoC Interpersonal... Oral & Written... Embedded Systems C Analog Electronics Semiconductors Project Planning Electrical Engineering RAM DRAM See 10+ \u00a0 \u00a0 See less Education Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2008 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2008 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2008 Instituto Tecnol\u00f3gico y de Estudios Superiores de Occidente, A.C. Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2008 "]}