// Seed: 133669639
module module_1 (
    input tri id_0
    , id_7,
    input wor id_1,
    output tri0 module_0,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    input  uwire id_2
    , id_4, id_5
);
  wire id_6 = id_1 <= id_1;
  always #1 begin
    $display(id_2, id_4 * id_4 * 1);
    id_4 = #id_7 1;
    id_7 <= 1'b0;
  end
  module_0(
      id_2, id_2, id_0, id_0, id_2, id_2
  );
endmodule
