#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 28 21:39:58 2022
# Process ID: 28100
# Current directory: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1
# Command line: vivado.exe -log arm_axi_read_item_and_tid_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_axi_read_item_and_tid_0_0.tcl
# Log file: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.vds
# Journal file: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source arm_axi_read_item_and_tid_0_0.tcl -notrace
Command: synth_design -top arm_axi_read_item_and_tid_0_0 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25172 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID with formal parameter declaration list [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID with formal parameter declaration list [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 433.992 ; gain = 115.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm_axi_read_item_and_tid_0_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/synth/arm_axi_read_item_and_tid_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_read_item_and_tid_v1_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0.v:4]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ITEMNUM bound to: 1559 - type: integer 
	Parameter MINUTIL bound to: 1000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:4]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ITEMNUM bound to: 1559 - type: integer 
	Parameter MINUTIL bound to: 1000 - type: integer 
	Parameter WAIT bound to: 2'b00 
	Parameter CALCULATE bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 4 - type: integer 
	Parameter bit_num bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:91]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:95]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:97]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:235]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:48]
INFO: [Synth 8-256] done synthesizing module 'axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID' (1#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_read_item_and_tid_v1_0' (2#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'arm_axi_read_item_and_tid_0_0' (3#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/synth/arm_axi_read_item_and_tid_0_0.v:57]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.395 ; gain = 146.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.395 ; gain = 146.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 915.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "item_now" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_1_in" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tidn_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/p_1_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/output_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/output_last" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/tidn_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/8796/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:207]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[3]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[2]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[1]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[0]' (FDE) to 'inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[2]' (FDE) to 'inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[3]) is unused and will be removed from module arm_axi_read_item_and_tid_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/keep_reg[1]) is unused and will be removed from module arm_axi_read_item_and_tid_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+
|Module Name                   | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives                       | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+
|arm_axi_read_item_and_tid_0_0 | inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/twu_reg | Implied   | 2 K x 32             | RAM16X1D x 64  RAM128X1D x 384   | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 915.203 ; gain = 596.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+
|Module Name                   | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives                       | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+
|arm_axi_read_item_and_tid_0_0 | inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/twu_reg | Implied   | 2 K x 32             | RAM16X1D x 64  RAM128X1D x 384   | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/fifo_full_flag_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    22|
|2     |LUT1      |    21|
|3     |LUT2      |    11|
|4     |LUT3      |     5|
|5     |LUT4      |    20|
|6     |LUT5      |     4|
|7     |LUT6      |   361|
|8     |MUXF7     |    64|
|9     |RAM128X1D |   384|
|10    |RAM16X1D  |    64|
|11    |FDRE      |   124|
|12    |FDSE      |    16|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                              |Module                                       |Cells |
+------+------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                   |                                             |  1096|
|2     |  inst                                                |axi_read_item_and_tid_v1_0                   |  1096|
|3     |    axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst |axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID |  1096|
+------+------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 940.359 ; gain = 621.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 940.359 ; gain = 171.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 940.359 ; gain = 621.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'arm_axi_read_item_and_tid_0_0' is not ideal for floorplanning, since the cellview 'axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 448 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 384 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 950.090 ; gain = 641.402
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/arm_axi_read_item_and_tid_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_axi_read_item_and_tid_0_0_utilization_synth.rpt -pb arm_axi_read_item_and_tid_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 950.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 21:40:43 2022...
