// Seed: 4010676681
module module_0;
  always @(1)
    if (1) id_1 <= id_1;
    else begin
      return 1 - id_1;
    end
  assign id_1 = 1;
  wire id_2;
  supply0 id_3 = 1;
  assign id_3 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1
    , id_15,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    output wor id_6,
    output tri id_7,
    input uwire id_8,
    output wand id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13
);
  always @(posedge 1) if (id_0) id_1 = id_4;
  xor (id_1, id_10, id_11, id_12, id_15, id_16, id_2, id_3, id_4, id_8);
  wire id_16;
  module_0();
endmodule
