'Revision', 'Part', 'Chapter', 'Section', 'Type', 'Reqt_Num', 'Sentence'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '1', 'use and meaning of the bits and bit fields of this register shall be as specified in Table  .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-16.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '2', 'bits and bit fields of this register shall be as specified in Table 3-17.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '3', 'shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '2', 'fields of these registers shall be as specified in Table 3-18.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '3', 'The use and meaning of the bits and bit fields of these registers shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-22.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-23.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'fields of this register shall be as specified in Table 3-24.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '2', 'The use and meaning of the bits and bit fields of this register shall be as specified in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '1', 'A device that receives a reset-port command shall perform the following:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '4', ') transitions to the SILENT state within one link-response timeout period, the port shall behave as if it has received a reset-port request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '1', 'A processing element shall support transmitting a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '2', 'processing element shall support receiving a loop-timing request when the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '1', 'The following polynomial shall be used to generate the 24-bit CRC for Control Symbol 64:  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '4', 'Note that the alignment field shall be    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions', 'REQUIREMENT', '1', 'Far Link Partner: The processing element that must be accessed over the Structurally Asymmetric Link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '4', 'When links are operating with Control Symbol 24 or Control Symbol 48, a loop-response shall consist of a single Timestamp control symbol transmitted in response to a loop-timing request (   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '5', 'When links are operating with Control Symbol 64, a loop-response shall consist of a single Control Symbol 64 Loop-Response control symbol format defined in    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '6', 'current value of the Timestamp Generator shall be captured in the Port n Timestamp  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '7', 'loop-response control symbol shall be captured in the    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '8', 'A processing element shall support receiving a loop-response when the Timestamp    .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '9', 'A processing element shall  .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run', 'REQUIREMENT', '2', 'The specifications for the long-reach channel shall be the same as those specified for the 10GBASE-KR channel in Annex 69A of the IEEE Standard 802.3-2008[   .'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE', 'Recommendation', '2', 'It is also recommended that the transmitter outputs should meet the requirements for â€˜Differential peak-to-peak output voltage (max.'
