<stg><name>solution</name>


<trans_list>

<trans id="538" from="1" to="2">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="2" to="2">
<condition id="219">
<or_exp><and_exp><literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="3">
<condition id="221">
<or_exp><and_exp><literal name="tmp_148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="3" to="4">
<condition id="222">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="3" to="58">
<condition id="234">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="3" to="13">
<condition id="236">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="4" to="5">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="5" to="6">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="6" to="7">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="7" to="8">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="8" to="9">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="9" to="10">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="10" to="11">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="11" to="12">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="12" to="3">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="13" to="14">
<condition id="237">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="13" to="16">
<condition id="249">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="14" to="15">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="15" to="13">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="16" to="17">
<condition id="250">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="16" to="18">
<condition id="251">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="17" to="16">
<condition id="254">
<or_exp><and_exp><literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="17" to="58">
<condition id="255">
<or_exp><and_exp><literal name="tmp_184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="18" to="19">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="19" to="20">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="20" to="21">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="21" to="22">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="22" to="23">
<condition id="261">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="22" to="58">
<condition id="262">
<or_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="23" to="24">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="24" to="25">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="25" to="26">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="26" to="27">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="27" to="28">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="28" to="29">
<condition id="271">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="28" to="33">
<condition id="270">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="29" to="30">
<condition id="273">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="29" to="32">
<condition id="274">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="30" to="31">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="31" to="31">
<condition id="278">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="31" to="32">
<condition id="279">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="1"/>
</and_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp><and_exp><literal name="tmp_199" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp><and_exp><literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="31" to="58">
<condition id="283">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="32" to="34">
<condition id="287">
<or_exp><and_exp><literal name="busy_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="32" to="56">
<condition id="286">
<or_exp><and_exp><literal name="busy_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="33" to="32">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="34" to="35">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="35" to="36">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="36" to="37">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="37" to="38">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="38" to="39">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="39" to="40">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="40" to="41">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="41" to="42">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="42" to="43">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="43" to="44">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="44" to="45">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="45" to="46">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="46" to="47">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="47" to="48">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="48" to="49">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="49" to="50">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="50" to="51">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="51" to="52">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="52" to="56">
<condition id="307">
<or_exp><and_exp><literal name="tmp_227" val="0"/>
</and_exp><and_exp><literal name="tmp_229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="52" to="53">
<condition id="309">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="53" to="54">
<condition id="311">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="53" to="56">
<condition id="312">
<or_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="54" to="56">
<condition id="314">
<or_exp><and_exp><literal name="tmp_254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="54" to="55">
<condition id="316">
<or_exp><and_exp><literal name="tmp_254" val="0"/>
<literal name="tmp_233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="54" to="57">
<condition id="315">
<or_exp><and_exp><literal name="tmp_254" val="0"/>
<literal name="tmp_233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="55" to="56">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="56" to="57">
<condition id="319">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="56" to="27">
<condition id="322">
<or_exp><and_exp><literal name="busy_4" val="1"/>
</and_exp><and_exp><literal name="tmp_227" val="0"/>
</and_exp><and_exp><literal name="tmp_229" val="1"/>
</and_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp><and_exp><literal name="tmp_254" val="1"/>
</and_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="57" to="58">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %Slice_Flip_Prun2_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Slice_Flip_Prun2)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_rea"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %Slice_Twist_Prun2_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Slice_Twist_Prun2)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_re"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %Slice_URtoDF_Parity_41 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Slice_URtoDF_Parity_Prun2)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_41"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %Slice_URFtoDLF_Parit_1 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Slice_URFtoDLF_Parity_Prun2)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %MergeURtoULandUBtoDF_1 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %MergeURtoULandUBtoDF2)

]]></Node>
<StgValue><ssdm name="MergeURtoULandUBtoDF_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %UBtoDF_Move2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %UBtoDF_Move2)

]]></Node>
<StgValue><ssdm name="UBtoDF_Move2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %URtoUL_Move2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %URtoUL_Move2)

]]></Node>
<StgValue><ssdm name="URtoUL_Move2_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %URtoDF_Move2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %URtoDF_Move2)

]]></Node>
<StgValue><ssdm name="URtoDF_Move2_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %URFtoDLF_Move2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %URFtoDLF_Move2)

]]></Node>
<StgValue><ssdm name="URFtoDLF_Move2_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %FRtoBR_Move2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %FRtoBR_Move2)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %flipMove2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flipMove2)

]]></Node>
<StgValue><ssdm name="flipMove2_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %twistMove2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %twistMove2)

]]></Node>
<StgValue><ssdm name="twistMove2_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %maxDepth_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %maxDepth)

]]></Node>
<StgValue><ssdm name="maxDepth_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %Slice_Flip_Prun = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %Slice_Flip_Prun2_rea, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %Slice_Twist_Prun = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %Slice_Twist_Prun2_re, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %Slice_URtoDF_Parity_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %Slice_URtoDF_Parity_41, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="Slice_URtoDF_Parity_s"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %Slice_URFtoDLF_Parit = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %Slice_URFtoDLF_Parit_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="Slice_URFtoDLF_Parit"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %MergeURtoULandUBtoDF = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %MergeURtoULandUBtoDF_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="MergeURtoULandUBtoDF"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %UBtoDF_Move = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %UBtoDF_Move2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="UBtoDF_Move"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %URtoUL_Move = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %URtoUL_Move2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="URtoUL_Move"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %URtoDF_Move = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %URtoDF_Move2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="URtoDF_Move"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %URFtoDLF_Move = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %URFtoDLF_Move2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="URFtoDLF_Move"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %FRtoBR_Move = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %FRtoBR_Move2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="31">
<![CDATA[
:23  %tmp_247_cast = zext i31 %FRtoBR_Move to i33

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_198 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %flipMove2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="31">
<![CDATA[
:25  %tmp_248_cast = zext i31 %tmp_198 to i33

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_211 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %twistMove2_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="31">
<![CDATA[
:27  %tmp_249_cast1 = zext i31 %tmp_211 to i33

]]></Node>
<StgValue><ssdm name="tmp_249_cast1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %CTRL_BUS), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([54 x i8]* %facelets) nounwind, !map !148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i8 %maxDepth) nounwind, !map !154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i1* %unsolvable) nounwind, !map !160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i8* %encode_length) nounwind, !map !164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %encode_array) nounwind, !map !168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @solution_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
:35  %count = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i1* %unsolvable, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([30 x i8]* %encode_array, [1 x i8]* @p_str59, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str59, i32 -1, [1 x i8]* @p_str59, [1 x i8]* @p_str59, [1 x i8]* @p_str59, [1 x i8]* @p_str59, [1 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface([30 x i8]* %encode_array, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i8* %encode_length, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
:40  %tmp = sext i8 %maxDepth_read to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i8 %maxDepth, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:42  %empty_39 = call i32 (...)* @_ssdm_op_SpecMemCore([54 x i8]* %facelets, [1 x i8]* @p_str58, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str58, i32 -1, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58, [1 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface([54 x i8]* %facelets, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i16* %CTRL_BUS, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 541283, [9 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32 %twistMove2, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 39366, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32 %flipMove2, [10 x i8]* @mode20, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 36864, [1 x i8]* @bundle21, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32 %FRtoBR_Move2, [10 x i8]* @mode22, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 213840, [1 x i8]* @bundle23, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32 %URFtoDLF_Move2, [10 x i8]* @mode24, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [1 x i8]* @bundle25, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32 %URtoDF_Move2, [10 x i8]* @mode26, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [1 x i8]* @bundle27, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32 %URtoUL_Move2, [10 x i8]* @mode28, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [1 x i8]* @bundle29, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i32 %UBtoDF_Move2, [10 x i8]* @mode30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [1 x i8]* @bundle31, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i32 %MergeURtoULandUBtoDF2, [10 x i8]* @mode32, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 112896, [1 x i8]* @bundle33, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i32 %Slice_URFtoDLF_Parity_Prun2, [10 x i8]* @mode34, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [1 x i8]* @bundle35, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i32 %Slice_URtoDF_Parity_Prun2, [10 x i8]* @mode36, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [1 x i8]* @bundle37, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i32 %Slice_Twist_Prun2, [10 x i8]* @mode38, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 541283, [1 x i8]* @bundle39, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i32 %Slice_Flip_Prun2, [10 x i8]* @mode40, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 506880, [1 x i8]* @bundle41, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:58  call void @_ssdm_op_Write.s_axilite.i1P(i1* %unsolvable, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:59  call void @_ssdm_op_Write.s_axilite.i8P(i8* %encode_length, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:60  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %indvarinc = add i3 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %tmp_s = zext i3 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %count_addr = getelementptr [6 x i32]* %count, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="count_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst:4  store i32 0, i32* %count_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %tmp_148 = icmp eq i3 %invdar, -3

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_count_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_148, label %.preheader35.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader35:0  %i = phi i3 [ %i_14, %_ifconv ], [ 0, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader35:1  %complete = phi i1 [ %complete_1, %_ifconv ], [ true, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="complete"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35:2  %exitcond2 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader35:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35:4  %i_14 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:5  br i1 %exitcond2, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:0  %tmp_149 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 %i)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:1  %tmp_150 = zext i6 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %facelets_addr = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="facelets_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:3  %facelets_load = load i8* %facelets_addr, align 1

]]></Node>
<StgValue><ssdm name="facelets_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %complete, label %._crit_edge16, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:0  %count_addr_1 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="count_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:1  %count_addr_2 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="count_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:2  %count_addr_3 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="count_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:3  %count_addr_4 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="count_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:4  %count_addr_5 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="count_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader:5  %count_addr_6 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="count_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="complete" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:6  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:3  %facelets_load = load i8* %facelets_addr, align 1

]]></Node>
<StgValue><ssdm name="facelets_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:4  %tmp_151 = add i6 %tmp_149, 1

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:5  %tmp_152 = zext i6 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %facelets_addr_1 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="facelets_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:7  %facelets_load_1 = load i8* %facelets_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:7  %facelets_load_1 = load i8* %facelets_addr_1, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %tmp_153 = icmp eq i8 %facelets_load, %facelets_load_1

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:9  %tmp_154 = add i6 %tmp_149, 2

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:10  %tmp_155 = zext i6 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %facelets_addr_2 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="facelets_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:12  %facelets_load_2 = load i8* %facelets_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:12  %facelets_load_2 = load i8* %facelets_addr_2, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp_156 = icmp eq i8 %facelets_load, %facelets_load_2

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:14  %tmp_157 = add i6 %tmp_149, 3

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:15  %tmp_158 = zext i6 %tmp_157 to i64

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %facelets_addr_3 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="facelets_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:17  %facelets_load_3 = load i8* %facelets_addr_3, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:17  %facelets_load_3 = load i8* %facelets_addr_3, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_3"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %tmp_159 = icmp eq i8 %facelets_load, %facelets_load_3

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:19  %tmp_160 = add i6 %tmp_149, 4

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:20  %tmp_161 = zext i6 %tmp_160 to i64

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %facelets_addr_5 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="facelets_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:22  %facelets_load_5 = load i8* %facelets_addr_5, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:22  %facelets_load_5 = load i8* %facelets_addr_5, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_5"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %tmp_162 = icmp eq i8 %facelets_load, %facelets_load_5

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:24  %tmp_163 = add i6 %tmp_149, 5

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:25  %tmp_164 = zext i6 %tmp_163 to i64

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %facelets_addr_6 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="facelets_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:27  %facelets_load_6 = load i8* %facelets_addr_6, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_6"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %tmp9 = and i1 %tmp_153, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %tmp10 = and i1 %tmp_159, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %tmp8 = and i1 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:27  %facelets_load_6 = load i8* %facelets_addr_6, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_6"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %tmp_165 = icmp eq i8 %facelets_load, %facelets_load_6

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:29  %tmp_166 = add i6 %tmp_149, 6

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:30  %tmp_167 = zext i6 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31  %facelets_addr_7 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="facelets_addr_7"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:32  %facelets_load_7 = load i8* %facelets_addr_7, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:32  %facelets_load_7 = load i8* %facelets_addr_7, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:33  %tmp_168 = icmp eq i8 %facelets_load, %facelets_load_7

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:34  %tmp_169 = add i6 %tmp_149, 7

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:35  %tmp_170 = zext i6 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %facelets_addr_8 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="facelets_addr_8"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:37  %facelets_load_8 = load i8* %facelets_addr_8, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:37  %facelets_load_8 = load i8* %facelets_addr_8, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_8"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:38  %tmp_171 = icmp eq i8 %facelets_load, %facelets_load_8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:39  %tmp_172 = add i6 %tmp_149, 8

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:40  %tmp_173 = zext i6 %tmp_172 to i64

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41  %facelets_addr_9 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_173

]]></Node>
<StgValue><ssdm name="facelets_addr_9"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:42  %facelets_load_9 = load i8* %facelets_addr_9, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:42  %facelets_load_9 = load i8* %facelets_addr_9, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_9"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %tmp_174 = icmp eq i8 %facelets_load, %facelets_load_9

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %tmp12 = and i1 %tmp_165, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp13 = and i1 %tmp_171, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %tmp11 = and i1 %tmp13, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %tmp_17 = and i1 %tmp11, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %complete_1 = and i1 %complete, %tmp_17

]]></Node>
<StgValue><ssdm name="complete_1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:52  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader3:0  %i_1 = phi i6 [ %i_15, %._crit_edge17 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:1  %exitcond = icmp eq i6 %i_1, -10

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3:3  %i_15 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_175 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %facelets_addr_4 = getelementptr [54 x i8]* %facelets, i64 0, i64 %tmp_175

]]></Node>
<StgValue><ssdm name="facelets_addr_4"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="6">
<![CDATA[
:2  %facelets_load_4 = load i8* %facelets_addr_4, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_4"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="6">
<![CDATA[
:2  %facelets_load_4 = load i8* %facelets_addr_4, align 1

]]></Node>
<StgValue><ssdm name="facelets_load_4"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
:3  switch i8 %facelets_load_4, label %._crit_edge17 [
    i8 85, label %3
    i8 82, label %4
    i8 70, label %5
    i8 68, label %6
    i8 76, label %7
    i8 66, label %8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="facelets_load_4" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_5 = load i32* %count_addr_6, align 4

]]></Node>
<StgValue><ssdm name="count_load_5"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="facelets_load_4" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_4 = load i32* %count_addr_5, align 16

]]></Node>
<StgValue><ssdm name="count_load_4"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="facelets_load_4" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_3 = load i32* %count_addr_4, align 4

]]></Node>
<StgValue><ssdm name="count_load_3"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="facelets_load_4" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_2 = load i32* %count_addr_3, align 8

]]></Node>
<StgValue><ssdm name="count_load_2"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="facelets_load_4" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_1 = load i32* %count_addr_2, align 4

]]></Node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="facelets_load_4" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load = load i32* %count_addr_1, align 16

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="facelets_load_4" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_5 = load i32* %count_addr_6, align 4

]]></Node>
<StgValue><ssdm name="count_load_5"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="facelets_load_4" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_182 = add nsw i32 %count_load_5, 1

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="facelets_load_4" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_182, i32* %count_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="facelets_load_4" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="facelets_load_4" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_4 = load i32* %count_addr_5, align 16

]]></Node>
<StgValue><ssdm name="count_load_4"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="facelets_load_4" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_181 = add nsw i32 %count_load_4, 1

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="facelets_load_4" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_181, i32* %count_addr_5, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="facelets_load_4" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="facelets_load_4" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_3 = load i32* %count_addr_4, align 4

]]></Node>
<StgValue><ssdm name="count_load_3"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="facelets_load_4" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_180 = add nsw i32 %count_load_3, 1

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="facelets_load_4" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_180, i32* %count_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="facelets_load_4" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="facelets_load_4" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_2 = load i32* %count_addr_3, align 8

]]></Node>
<StgValue><ssdm name="count_load_2"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="facelets_load_4" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_179 = add nsw i32 %count_load_2, 1

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="facelets_load_4" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_179, i32* %count_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="facelets_load_4" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="facelets_load_4" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load_1 = load i32* %count_addr_2, align 4

]]></Node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="facelets_load_4" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_178 = add nsw i32 %count_load_1, 1

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="facelets_load_4" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_178, i32* %count_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="facelets_load_4" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="facelets_load_4" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:0  %count_load = load i32* %count_addr_1, align 16

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="facelets_load_4" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_177 = add nsw i32 %count_load, 1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="facelets_load_4" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %tmp_177, i32* %count_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="facelets_load_4" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i3 [ %i_5, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %tmp_176 = icmp ult i3 %i_2, -2

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_5 = add i3 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_176, label %9, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_183 = zext i3 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %count_addr_7 = getelementptr inbounds [6 x i32]* %count, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="count_addr_7"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="3">
<![CDATA[
:2  %count_load_6 = load i32* %count_addr_7, align 4

]]></Node>
<StgValue><ssdm name="count_load_6"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @get_facecube_fromstr([54 x i8]* %facelets) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="3">
<![CDATA[
:2  %count_load_6 = load i32* %count_addr_7, align 4

]]></Node>
<StgValue><ssdm name="count_load_6"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_184 = icmp eq i32 %count_load_6, 9

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_184, label %.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i1P(i1* %unsolvable, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @get_facecube_fromstr([54 x i8]* %facelets) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="263" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:1  call fastcc void @toCubieCube([54 x i3]* @res_f_0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="264" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:1  call fastcc void @toCubieCube([54 x i3]* @res_f_0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="265" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="2" op_3_bw="4" op_4_bw="1">
<![CDATA[
:2  %s = call fastcc i4 @verify([8 x i3]* @ccRet_cp_0, [8 x i2]* @ccRet_co_0, [12 x i4]* @ccRet_ep_0, [12 x i1]* @ccRet_eo_0) nounwind

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="2" op_3_bw="4" op_4_bw="1">
<![CDATA[
:2  %s = call fastcc i4 @verify([8 x i3]* @ccRet_cp_0, [8 x i2]* @ccRet_co_0, [12 x i4]* @ccRet_ep_0, [12 x i1]* @ccRet_eo_0) nounwind

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_185 = icmp eq i4 %s, 0

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_185, label %13, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i1P(i1* %unsolvable, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
:0  %depthPhase1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="depthPhase1_1"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:1  %n_1 = alloca i32

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  store i32 0, i32* %n_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  store i32 1, i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="275" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="2" op_3_bw="4" op_4_bw="1">
<![CDATA[
:2  call fastcc void @get_coordcube([8 x i3]* @ccRet_cp_0, [8 x i2]* @ccRet_co_0, [12 x i4]* @ccRet_ep_0, [12 x i1]* @ccRet_eo_0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="276" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="2" op_3_bw="4" op_4_bw="1">
<![CDATA[
:2  call fastcc void @get_coordcube([8 x i3]* @ccRet_cp_0, [8 x i2]* @ccRet_co_0, [12 x i4]* @ccRet_ep_0, [12 x i1]* @ccRet_eo_0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
:12  %result_FRtoBR_0_load = load i16* @result_FRtoBR_0, align 2

]]></Node>
<StgValue><ssdm name="result_FRtoBR_0_load"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="16">
<![CDATA[
:13  %tmp_187 = sext i16 %result_FRtoBR_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="16">
<![CDATA[
:14  %sext_cast = sext i16 %result_FRtoBR_0_load to i34

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:15  %mul = mul i34 87382, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="33" op_0_bw="34">
<![CDATA[
:16  %tmp_215 = trunc i34 %mul to i33

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:18  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %result_FRtoBR_0_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_232 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %mul, i32 21, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 %tmp_187, i32* getelementptr inbounds ([31 x i32]* @search_FRtoBR_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="285" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* getelementptr inbounds ([31 x i32]* @search_po_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 0, i32* getelementptr inbounds ([31 x i32]* @search_ax_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
:5  %result_flip_0_load = load i16* @result_flip_0, align 2

]]></Node>
<StgValue><ssdm name="result_flip_0_load"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %result_flip_0_load, i16* getelementptr inbounds ([31 x i16]* @search_flip_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
:7  %result_twist_0_load = load i16* @result_twist_0, align 16

]]></Node>
<StgValue><ssdm name="result_twist_0_load"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store i16 %result_twist_0_load, i16* getelementptr inbounds ([31 x i16]* @search_twist_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
:9  %result_parity_0_load = load i16* @result_parity_0, align 4

]]></Node>
<StgValue><ssdm name="result_parity_0_load"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="16">
<![CDATA[
:10  %tmp_186 = sext i16 %result_parity_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_186, i32* getelementptr inbounds ([31 x i32]* @search_parity_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:17  %neg_mul = sub i33 0, %tmp_215

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_222 = call i12 @_ssdm_op_PartSelect.i12.i33.i32.i32(i33 %neg_mul, i32 21, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="12">
<![CDATA[
:20  %tmp_225 = sext i12 %tmp_222 to i16

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="13">
<![CDATA[
:22  %tmp_238 = sext i13 %tmp_232 to i16

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:23  %tmp_239 = select i1 %tmp_218, i16 %tmp_225, i16 %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %neg_ti = sub i16 0, %tmp_239

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:25  %tmp_188 = select i1 %tmp_218, i16 %neg_ti, i16 %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  store i16 %tmp_188, i16* getelementptr inbounds ([31 x i16]* @search_slice_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16">
<![CDATA[
:27  %result_URFtoDLF_0_lo = load i16* @result_URFtoDLF_0, align 8

]]></Node>
<StgValue><ssdm name="result_URFtoDLF_0_lo"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="16">
<![CDATA[
:28  %tmp_189 = sext i16 %result_URFtoDLF_0_lo to i32

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  store i32 %tmp_189, i32* getelementptr inbounds ([31 x i32]* @search_URFtoDLF_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16">
<![CDATA[
:31  %result_URtoUL_0_load = load i16* @result_URtoUL_0, align 2

]]></Node>
<StgValue><ssdm name="result_URtoUL_0_load"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
:32  %tmp_190 = sext i16 %result_URtoUL_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 %tmp_190, i32* getelementptr inbounds ([31 x i32]* @search_URtoUL_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16">
<![CDATA[
:34  %result_UBtoDF_0_load = load i16* @result_UBtoDF_0, align 4

]]></Node>
<StgValue><ssdm name="result_UBtoDF_0_load"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="16">
<![CDATA[
:35  %tmp_191 = sext i16 %result_UBtoDF_0_load to i32

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  store i32 %tmp_191, i32* getelementptr inbounds ([31 x i32]* @search_UBtoDF_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:37  store i6 1, i6* getelementptr inbounds ([31 x i6]* @search_minDistPhase1, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
:2  %n_1_load = load i32* %n_1

]]></Node>
<StgValue><ssdm name="n_1_load"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %n_3 = add nsw i32 %n_1_load, 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_193 = sext i32 %n_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %search_minDistPhase1_1 = getelementptr [31 x i6]* @search_minDistPhase1, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="search_minDistPhase1_1"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="5">
<![CDATA[
:7  %search_minDistPhase1_2 = load i6* %search_minDistPhase1_1, align 1

]]></Node>
<StgValue><ssdm name="search_minDistPhase1_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %busy_1 = phi i1 [ false, %13 ], [ %busy_4, %.backedge ]

]]></Node>
<StgValue><ssdm name="busy_1"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
:1  %depthPhase1_1_load = load i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name="depthPhase1_1_load"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_192 = sub nsw i32 %depthPhase1_1_load, %n_1_load

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="5">
<![CDATA[
:7  %search_minDistPhase1_2 = load i6* %search_minDistPhase1_1, align 1

]]></Node>
<StgValue><ssdm name="search_minDistPhase1_2"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="6">
<![CDATA[
:8  %extLd = sext i6 %search_minDistPhase1_2 to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_194 = icmp sgt i32 %tmp_192, %extLd

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_195 = xor i1 %busy_1, true

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_cond = and i1 %tmp_194, %tmp_195

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_196 = sext i32 %n_1_load to i64

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %or_cond, label %15, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %search_po_0_addr = getelementptr [31 x i32]* @search_po_0, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="search_po_0_addr"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
:1  %search_po_0_load = load i32* %search_po_0_addr, align 4

]]></Node>
<StgValue><ssdm name="search_po_0_load"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %search_ax_0_addr = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="search_ax_0_addr"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
:1  %search_ax_0_load = load i32* %search_ax_0_addr, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="332" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
:1  %search_po_0_load = load i32* %search_po_0_addr, align 4

]]></Node>
<StgValue><ssdm name="search_po_0_load"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_197 = add nsw i32 %search_po_0_load, 1

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %tmp_197, i32* %search_po_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_243 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_197, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %icmp = icmp sgt i30 %tmp_243, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp, label %.critedge.preheader, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.preheader:0  %search_ax_0_addr_1 = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="search_ax_0_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.preheader:1  %tmp_199 = icmp eq i32 %n_1_load, 0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.preheader:2  %n = add nsw i32 %n_1_load, -1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="32">
<![CDATA[
.critedge.preheader:3  %tmp_200 = sext i32 %n to i64

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.preheader:4  %search_ax_0_addr_2 = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="search_ax_0_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
.critedge.preheader:5  %search_ax_0_load_1 = load i32* %search_ax_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_1"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="5">
<![CDATA[
.critedge.preheader:7  %search_ax_0_load_2 = load i32* %search_ax_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="345" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
.critedge.preheader:5  %search_ax_0_load_1 = load i32* %search_ax_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_1"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.preheader:6  %tmp_201 = add nsw i32 %search_ax_0_load_1, -3

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="5">
<![CDATA[
.critedge.preheader:7  %search_ax_0_load_2 = load i32* %search_ax_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_2"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
.critedge.preheader:8  br label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:0  %tmp_202 = phi i32 [ %search_ax_0_load_2, %.critedge.preheader ], [ %tmp_203, %24 ]

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:1  %tmp_203 = add nsw i32 %tmp_202, 1

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:2  %tmp_204 = icmp sgt i32 %tmp_203, 5

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:3  br i1 %tmp_204, label %19, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0  store i32 1, i32* %search_po_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_199, label %.loopexit, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_206 = icmp eq i32 %search_ax_0_load_1, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_207 = icmp eq i32 %tmp_201, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond1 = or i1 %tmp_206, %tmp_207

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %.critedge, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="1"/>
</and_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.loopexit:0  store i32 %tmp_203, i32* %search_ax_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="tmp_199" val="1"/>
</and_exp><and_exp><literal name="tmp_204" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0  store i32 %tmp_203, i32* %search_ax_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_199, label %20, label %.._crit_edge20_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge20_crit_edge:0  store i32 %n, i32* %n_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge20_crit_edge:1  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_205 = icmp slt i32 %depthPhase1_1_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_205, label %22, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %depthPhase1 = add nsw i32 %depthPhase1_1_load, 1

]]></Node>
<StgValue><ssdm name="depthPhase1"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %n_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %depthPhase1, i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i1P(i1* %unsolvable, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
<literal name="tmp_205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="372" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 0, i32* getelementptr inbounds ([31 x i32]* @search_ax_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 1, i32* getelementptr inbounds ([31 x i32]* @search_po_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="icmp" val="1"/>
<literal name="tmp_204" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
._crit_edge20:0  %busy_4 = phi i1 [ false, %17 ], [ false, %22 ], [ false, %.loopexit ], [ false, %18 ], [ true, %.._crit_edge20_crit_edge ]

]]></Node>
<StgValue><ssdm name="busy_4"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20:1  br i1 %busy_4, label %.backedge, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="377" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
:1  %search_ax_0_load = load i32* %search_ax_0_addr, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %search_ax_0_addr_3 = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="search_ax_0_addr_3"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_240 = icmp eq i32 %search_ax_0_load, 3

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_241 = icmp eq i32 %search_ax_0_load, 0

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_242 = or i1 %tmp_241, %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_242, label %._crit_edge18, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0  store i32 0, i32* %search_ax_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge18:0  store i32 1, i32* %search_ax_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %search_po_0_addr_1 = getelementptr [31 x i32]* @search_po_0, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="search_po_0_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store i32 1, i32* %search_po_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %n_3, i32* %n_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
:0  %n_1_load_2 = load i32* %n_1

]]></Node>
<StgValue><ssdm name="n_1_load_2"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_208 = sext i32 %n_1_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %search_ax_0_addr_4 = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="search_ax_0_addr_4"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="5">
<![CDATA[
:3  %search_ax_0_load_3 = load i32* %search_ax_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_3"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %search_po_0_addr_2 = getelementptr [31 x i32]* @search_po_0, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="search_po_0_addr_2"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="5">
<![CDATA[
:7  %search_po_0_load_1 = load i32* %search_po_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="search_po_0_load_1"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %search_flip_0_addr = getelementptr [31 x i16]* @search_flip_0, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="search_flip_0_addr"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="5">
<![CDATA[
:11  %search_flip_0_load = load i16* %search_flip_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_flip_0_load"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %search_twist_0_addr = getelementptr [31 x i16]* @search_twist_0, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="search_twist_0_addr"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="5">
<![CDATA[
:30  %search_twist_0_load = load i16* %search_twist_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_twist_0_load"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %search_slice_0_addr = getelementptr [31 x i16]* @search_slice_0, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="search_slice_0_addr"/></StgValue>
</operation>

<operation id="402" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
:47  %search_slice_0_load = load i16* %search_slice_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_slice_0_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="403" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="5">
<![CDATA[
:3  %search_ax_0_load_3 = load i32* %search_ax_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_3"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_244 = shl i32 %search_ax_0_load_3, 2

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_209 = sub i32 %tmp_244, %search_ax_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="5">
<![CDATA[
:7  %search_po_0_load_1 = load i32* %search_po_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="search_po_0_load_1"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp14 = add i32 -1, %tmp_209

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mv = add i32 %search_po_0_load_1, %tmp14

]]></Node>
<StgValue><ssdm name="mv"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="5">
<![CDATA[
:11  %search_flip_0_load = load i16* %search_flip_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_flip_0_load"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="5">
<![CDATA[
:30  %search_twist_0_load = load i16* %search_twist_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_twist_0_load"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="5">
<![CDATA[
:47  %search_slice_0_load = load i16* %search_slice_0_addr, align 2

]]></Node>
<StgValue><ssdm name="search_slice_0_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
:12  %p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %search_flip_0_load, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="20">
<![CDATA[
:13  %p_shl26_cast = sext i20 %p_shl to i32

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:14  %p_shl8 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %search_flip_0_load, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="17">
<![CDATA[
:15  %p_shl27_cast = sext i17 %p_shl8 to i32

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp15 = add i32 %mv, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_210 = add nsw i32 %p_shl26_cast, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="33" op_0_bw="32">
<![CDATA[
:18  %tmp_211_cast = sext i32 %tmp_210 to i33

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:19  %flipMove24_sum = add i33 %tmp_248_cast, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="flipMove24_sum"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="33">
<![CDATA[
:20  %flipMove24_sum_cast = sext i33 %flipMove24_sum to i64

]]></Node>
<StgValue><ssdm name="flipMove24_sum_cast"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:21  %CTRL_BUS_addr = getelementptr i16* %CTRL_BUS, i64 %flipMove24_sum_cast

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
:31  %p_shl9 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %search_twist_0_load, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="20">
<![CDATA[
:32  %p_shl28_cast = sext i20 %p_shl9 to i32

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:33  %p_shl10 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %search_twist_0_load, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="17">
<![CDATA[
:34  %p_shl29_cast = sext i17 %p_shl10 to i32

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp16 = add i32 %mv, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_214 = add nsw i32 %p_shl28_cast, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="33" op_0_bw="32">
<![CDATA[
:37  %tmp_215_cast = sext i32 %tmp_214 to i33

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:38  %twistMove22_sum = add i33 %tmp_249_cast1, %tmp_215_cast

]]></Node>
<StgValue><ssdm name="twistMove22_sum"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="33">
<![CDATA[
:39  %twistMove22_sum_cast = sext i33 %twistMove22_sum to i64

]]></Node>
<StgValue><ssdm name="twistMove22_sum_cast"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:40  %CTRL_BUS_addr_1 = getelementptr i16* %CTRL_BUS, i64 %twistMove22_sum_cast

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="26" op_0_bw="16">
<![CDATA[
:48  %extLd34_cast_cast = sext i16 %search_slice_0_load to i26

]]></Node>
<StgValue><ssdm name="extLd34_cast_cast"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:49  %tmp_216 = mul i26 432, %extLd34_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="26">
<![CDATA[
:50  %tmp_250_cast = sext i26 %tmp_216 to i32

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_217 = add nsw i32 %tmp_250_cast, %mv

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="32">
<![CDATA[
:52  %tmp_218_cast = sext i32 %tmp_217 to i33

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:53  %FRtoBR_Move26_sum = add i33 %tmp_247_cast, %tmp_218_cast

]]></Node>
<StgValue><ssdm name="FRtoBR_Move26_sum"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="33">
<![CDATA[
:54  %FRtoBR_Move26_sum_ca = sext i33 %FRtoBR_Move26_sum to i64

]]></Node>
<StgValue><ssdm name="FRtoBR_Move26_sum_ca"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:55  %CTRL_BUS_addr_2 = getelementptr i16* %CTRL_BUS, i64 %FRtoBR_Move26_sum_ca

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="440" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="441" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="443" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="444" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="445" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="446" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="449" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="452" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="455" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %CTRL_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_req"/></StgValue>
</operation>

<operation id="456" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="457" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="458" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %CTRL_BUS_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %CTRL_BUS_addr)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr_read"/></StgValue>
</operation>

<operation id="459" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:41  %CTRL_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_1_req"/></StgValue>
</operation>

<operation id="460" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="461" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %CTRL_BUS_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %CTRL_BUS_addr_1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr_1_read"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:56  %CTRL_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %CTRL_BUS_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="463" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %CTRL_BUS_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %CTRL_BUS_addr_2)

]]></Node>
<StgValue><ssdm name="CTRL_BUS_addr_2_read"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:62  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %CTRL_BUS_addr_2_read, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="465" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="34" op_0_bw="16">
<![CDATA[
:58  %sext6_cast = sext i16 %CTRL_BUS_addr_2_read to i34

]]></Node>
<StgValue><ssdm name="sext6_cast"/></StgValue>
</operation>

<operation id="466" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:59  %mul1 = mul i34 87382, %sext6_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="467" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="33" op_0_bw="34">
<![CDATA[
:60  %tmp_245 = trunc i34 %mul1 to i33

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="468" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_249 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %mul1, i32 21, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="469" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="16">
<![CDATA[
:24  %tmp_243_cast = sext i16 %CTRL_BUS_addr_read to i25

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="470" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_212 = add nsw i32 1, %n_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="471" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_213 = sext i32 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="472" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %search_flip_0_addr_1 = getelementptr [31 x i16]* @search_flip_0, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="search_flip_0_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:28  store i16 %CTRL_BUS_addr_read, i16* %search_flip_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="25" op_0_bw="16">
<![CDATA[
:43  %tmp_249_cast = sext i16 %CTRL_BUS_addr_1_read to i25

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="475" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %search_twist_0_addr_1 = getelementptr [31 x i16]* @search_twist_0, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="search_twist_0_addr_1"/></StgValue>
</operation>

<operation id="476" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:45  store i16 %CTRL_BUS_addr_1_read, i16* %search_twist_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:61  %neg_mul1 = sub i33 0, %tmp_245

]]></Node>
<StgValue><ssdm name="neg_mul1"/></StgValue>
</operation>

<operation id="478" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63  %tmp_247 = call i12 @_ssdm_op_PartSelect.i12.i33.i32.i32(i33 %neg_mul1, i32 21, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="479" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="12">
<![CDATA[
:64  %tmp_248 = sext i12 %tmp_247 to i16

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="480" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="13">
<![CDATA[
:66  %tmp_250 = sext i13 %tmp_249 to i16

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="481" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:67  %tmp_251 = select i1 %tmp_246, i16 %tmp_248, i16 %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="482" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %neg_ti1 = sub i16 0, %tmp_251

]]></Node>
<StgValue><ssdm name="neg_ti1"/></StgValue>
</operation>

<operation id="483" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:69  %tmp_219 = select i1 %tmp_246, i16 %neg_ti1, i16 %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="484" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="25" op_0_bw="16">
<![CDATA[
:70  %tmp_254_cast = sext i16 %tmp_219 to i25

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="485" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %search_slice_0_addr_1 = getelementptr [31 x i16]* @search_slice_0, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="search_slice_0_addr_1"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:72  store i16 %tmp_219, i16* %search_slice_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:73  %tmp_220 = mul i25 495, %tmp_243_cast

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="488" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:74  %tmp_221 = add i25 %tmp_254_cast, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:76  %tmp_223 = mul i25 495, %tmp_249_cast

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:77  %tmp_224 = add i25 %tmp_254_cast, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %search_minDistPhase1_3 = getelementptr [31 x i6]* @search_minDistPhase1, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="search_minDistPhase1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="492" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
:75  %tmp_252 = call fastcc i4 @getPruning.2(i16* %CTRL_BUS, i31 %Slice_Flip_Prun, i25 %tmp_221)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="493" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
:75  %tmp_252 = call fastcc i4 @getPruning.2(i16* %CTRL_BUS, i31 %Slice_Flip_Prun, i25 %tmp_221)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="494" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
:78  %tmp_253 = call fastcc i4 @getPruning.1(i16* %CTRL_BUS, i31 %Slice_Twist_Prun, i25 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="495" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
:78  %tmp_253 = call fastcc i4 @getPruning.1(i16* %CTRL_BUS, i31 %Slice_Twist_Prun, i25 %tmp_224)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="496" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:79  %tmp_226 = icmp ugt i4 %tmp_252, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="497" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:80  %p_in = select i1 %tmp_226, i4 %tmp_252, i4 %tmp_253

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="498" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="4">
<![CDATA[
:82  %tmp_262_cast_cast = zext i4 %p_in to i6

]]></Node>
<StgValue><ssdm name="tmp_262_cast_cast"/></StgValue>
</operation>

<operation id="499" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
:83  store i6 %tmp_262_cast_cast, i6* %search_minDistPhase1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:84  %tmp_227 = icmp eq i4 %p_in, 0

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:85  br i1 %tmp_227, label %26, label %._crit_edge23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32">
<![CDATA[
:0  %depthPhase1_1_load_1 = load i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name="depthPhase1_1_load_1"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_228 = add nsw i32 %depthPhase1_1_load_1, -5

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="504" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_229 = icmp slt i32 %n_1_load_2, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_229, label %._crit_edge23, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_230 = add nsw i32 %depthPhase1_1_load_1, -1

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_231 = icmp eq i32 %n_1_load_2, %tmp_230

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="508" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
:0  %depthPhase1_1_load_2 = load i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name="depthPhase1_1_load_2"/></StgValue>
</operation>

<operation id="509" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
:1  store i6 10, i6* %search_minDistPhase1_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_231, label %28, label %._crit_edge25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="16" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="31" op_18_bw="31">
<![CDATA[
:1  %s_2 = call fastcc i32 @totalDepth([31 x i32]* @search_ax_0, [31 x i32]* @search_po_0, [31 x i32]* @search_parity_0, [31 x i32]* @search_URFtoDLF_0, [31 x i32]* @search_FRtoBR_0, [31 x i32]* @search_URtoUL_0, [31 x i32]* @search_UBtoDF_0, i32 %depthPhase1_1_load_2, i8 %maxDepth_read, i16* %CTRL_BUS, i31 %FRtoBR_Move, i31 %URFtoDLF_Move, i31 %URtoDF_Move, i31 %URtoUL_Move, i31 %UBtoDF_Move, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="512" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
:0  %depthPhase1_1_load_3 = load i32* %depthPhase1_1

]]></Node>
<StgValue><ssdm name="depthPhase1_1_load_3"/></StgValue>
</operation>

<operation id="513" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="16" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="31" op_18_bw="31">
<![CDATA[
:1  %s_2 = call fastcc i32 @totalDepth([31 x i32]* @search_ax_0, [31 x i32]* @search_po_0, [31 x i32]* @search_parity_0, [31 x i32]* @search_URFtoDLF_0, [31 x i32]* @search_FRtoBR_0, [31 x i32]* @search_URtoUL_0, [31 x i32]* @search_UBtoDF_0, i32 %depthPhase1_1_load_2, i8 %maxDepth_read, i16* %CTRL_BUS, i31 %FRtoBR_Move, i31 %URFtoDLF_Move, i31 %URtoDF_Move, i31 %URtoUL_Move, i31 %UBtoDF_Move, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="514" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="515" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_254, label %._crit_edge25, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_233 = icmp eq i32 %s_2, %depthPhase1_1_load_3

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_233, label %._crit_edge27, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="518" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="5">
<![CDATA[
:0  %search_ax_0_load_4 = load i32* %search_ax_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_4"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_234 = sext i32 %depthPhase1_1_load_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="520" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %search_ax_0_addr_5 = getelementptr [31 x i32]* @search_ax_0, i64 0, i64 %tmp_234

]]></Node>
<StgValue><ssdm name="search_ax_0_addr_5"/></StgValue>
</operation>

<operation id="521" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
:3  %search_ax_0_load_5 = load i32* %search_ax_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="522" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="5">
<![CDATA[
:0  %search_ax_0_load_4 = load i32* %search_ax_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_4"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
:3  %search_ax_0_load_5 = load i32* %search_ax_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="search_ax_0_load_5"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_235 = icmp eq i32 %search_ax_0_load_4, %search_ax_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_236 = add nsw i32 %search_ax_0_load_5, 3

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_237 = icmp eq i32 %search_ax_0_load_4, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_cond2 = or i1 %tmp_235, %tmp_237

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="1"/>
<literal name="tmp_254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_cond2, label %._crit_edge25, label %._crit_edge27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_231" val="0"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="tmp_254" val="1"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="1"/>
<literal name="tmp_229" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge25:0  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_227" val="0"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_229" val="1"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_231" val="0"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="tmp_254" val="1"/>
</and_exp><and_exp><literal name="busy_4" val="0"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:0  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="busy_4" val="1"/>
</and_exp><and_exp><literal name="tmp_227" val="0"/>
</and_exp><and_exp><literal name="tmp_229" val="1"/>
</and_exp><and_exp><literal name="tmp_231" val="0"/>
</and_exp><and_exp><literal name="tmp_254" val="1"/>
</and_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="532" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
._crit_edge27:0  call fastcc void @solutionToString([31 x i32]* @search_ax_0, [31 x i32]* @search_po_0, i32 %s_2, [30 x i8]* %encode_array) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge27:1  %tmp_255 = trunc i32 %s_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge27:2  call void @_ssdm_op_Write.s_axilite.i8P(i8* %encode_length, i8 %tmp_255)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="535" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_204" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
._crit_edge27:0  call fastcc void @solutionToString([31 x i32]* @search_ax_0, [31 x i32]* @search_po_0, i32 %s_2, [30 x i8]* %encode_array) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="icmp" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_204" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp><and_exp><literal name="complete" val="0"/>
<literal name="tmp_176" val="0"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27:3  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0">
<![CDATA[
._crit_edge16:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
