{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717493308122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717493308124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 11:28:27 2024 " "Processing started: Tue Jun  4 11:28:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717493308124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493308124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProsjektV1 -c ProsjektV1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProsjektV1 -c ProsjektV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493308124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717493310407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717493310407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_toplevel-Behav " "Found design unit 1: FPU_toplevel-Behav" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316225 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_toplevel " "Found entity 1: FPU_toplevel" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493316225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_expadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_expadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult_expadd-Behav " "Found design unit 1: Mult_expadd-Behav" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mult_expadd " "Found entity 1: Mult_expadd" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493316233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_COUNTER-Struct " "Found design unit 1: Z_COUNTER-Struct" {  } { { "Z_COUNTER.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_COUNTER " "Found entity 1: Z_COUNTER" {  } { { "Z_COUNTER.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493316244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_expsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_expsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_expsub-Behav " "Found design unit 1: Div_expsub-Behav" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316257 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div_expsub " "Found entity 1: Div_expsub" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493316257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-behav " "Found design unit 1: AddSub-behav" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316266 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493316266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493316266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_toplevel " "Elaborating entity \"FPU_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717493316434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AddSub_enable FPU_toplevel.vhd(33) " "Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object \"AddSub_enable\" assigned a value but never read" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717493316453 "|FPU_toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mult_enable FPU_toplevel.vhd(33) " "Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object \"Mult_enable\" assigned a value but never read" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717493316453 "|FPU_toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Div_enable FPU_toplevel.vhd(33) " "Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object \"Div_enable\" assigned a value but never read" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717493316453 "|FPU_toplevel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result FPU_toplevel.vhd(42) " "VHDL Process Statement warning at FPU_toplevel.vhd(42): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493316454 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[0\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317274 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[1\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317274 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[2\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317274 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[3\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317274 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[4\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317274 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[5\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[6\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[7\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[8\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[9\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[10\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317275 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[11\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[12\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[13\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[14\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[15\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[16\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[17\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[18\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[19\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317276 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[20\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317277 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[21\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317277 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[22\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317278 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[23\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317278 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[24\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317278 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[25\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317278 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[26\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[27\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[28\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[29\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[30\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] FPU_toplevel.vhd(42) " "Inferred latch for \"Result\[31\]\" at FPU_toplevel.vhd(42)" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493317279 "|FPU_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:AS\"" {  } { { "FPU_toplevel.vhd" "AS" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493317322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable AddSub.vhd(68) " "VHDL Process Statement warning at AddSub.vhd(68): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b AddSub.vhd(98) " "VHDL Process Statement warning at AddSub.vhd(98): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a AddSub.vhd(101) " "VHDL Process Statement warning at AddSub.vhd(101): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_a AddSub.vhd(103) " "VHDL Process Statement warning at AddSub.vhd(103): signal \"sign_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_b AddSub.vhd(103) " "VHDL Process Statement warning at AddSub.vhd(103): signal \"sign_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_a AddSub.vhd(116) " "VHDL Process Statement warning at AddSub.vhd(116): signal \"sign_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_b AddSub.vhd(116) " "VHDL Process Statement warning at AddSub.vhd(116): signal \"sign_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318173 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_a AddSub.vhd(123) " "VHDL Process Statement warning at AddSub.vhd(123): signal \"sign_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_b AddSub.vhd(123) " "VHDL Process Statement warning at AddSub.vhd(123): signal \"sign_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_s AddSub.vhd(124) " "VHDL Process Statement warning at AddSub.vhd(124): signal \"mant_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_s AddSub.vhd(129) " "VHDL Process Statement warning at AddSub.vhd(129): signal \"mant_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_s AddSub.vhd(130) " "VHDL Process Statement warning at AddSub.vhd(130): signal \"mant_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_s AddSub.vhd(134) " "VHDL Process Statement warning at AddSub.vhd(134): signal \"mant_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_s AddSub.vhd(139) " "VHDL Process Statement warning at AddSub.vhd(139): signal \"mant_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318175 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a AddSub.vhd(148) " "VHDL Process Statement warning at AddSub.vhd(148): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b AddSub.vhd(148) " "VHDL Process Statement warning at AddSub.vhd(148): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b AddSub.vhd(149) " "VHDL Process Statement warning at AddSub.vhd(149): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a AddSub.vhd(149) " "VHDL Process Statement warning at AddSub.vhd(149): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_a AddSub.vhd(153) " "VHDL Process Statement warning at AddSub.vhd(153): signal \"sign_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_b AddSub.vhd(153) " "VHDL Process Statement warning at AddSub.vhd(153): signal \"sign_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b AddSub.vhd(157) " "VHDL Process Statement warning at AddSub.vhd(157): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318176 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(162) " "VHDL Process Statement warning at AddSub.vhd(162): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(163) " "VHDL Process Statement warning at AddSub.vhd(163): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(165) " "VHDL Process Statement warning at AddSub.vhd(165): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(166) " "VHDL Process Statement warning at AddSub.vhd(166): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(168) " "VHDL Process Statement warning at AddSub.vhd(168): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(169) " "VHDL Process Statement warning at AddSub.vhd(169): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318177 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(171) " "VHDL Process Statement warning at AddSub.vhd(171): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(172) " "VHDL Process Statement warning at AddSub.vhd(172): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a AddSub.vhd(180) " "VHDL Process Statement warning at AddSub.vhd(180): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(185) " "VHDL Process Statement warning at AddSub.vhd(185): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(186) " "VHDL Process Statement warning at AddSub.vhd(186): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(188) " "VHDL Process Statement warning at AddSub.vhd(188): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(189) " "VHDL Process Statement warning at AddSub.vhd(189): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318178 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(191) " "VHDL Process Statement warning at AddSub.vhd(191): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(192) " "VHDL Process Statement warning at AddSub.vhd(192): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a AddSub.vhd(194) " "VHDL Process Statement warning at AddSub.vhd(194): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b AddSub.vhd(195) " "VHDL Process Statement warning at AddSub.vhd(195): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mant_s_im AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"mant_s_im\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mant_s AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"mant_s\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_aminusb AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"exp_aminusb\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318179 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_bminusa AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"exp_bminusa\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_alessb AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"exp_alessb\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_con AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"sign_con\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_pre AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"exp_pre\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shamt AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"shamt\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addval AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"addval\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shmant AddSub.vhd(78) " "VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable \"shmant\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318180 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[0\] AddSub.vhd(78) " "Inferred latch for \"shmant\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[1\] AddSub.vhd(78) " "Inferred latch for \"shmant\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[2\] AddSub.vhd(78) " "Inferred latch for \"shmant\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[3\] AddSub.vhd(78) " "Inferred latch for \"shmant\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[4\] AddSub.vhd(78) " "Inferred latch for \"shmant\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[5\] AddSub.vhd(78) " "Inferred latch for \"shmant\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[6\] AddSub.vhd(78) " "Inferred latch for \"shmant\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[7\] AddSub.vhd(78) " "Inferred latch for \"shmant\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[8\] AddSub.vhd(78) " "Inferred latch for \"shmant\[8\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[9\] AddSub.vhd(78) " "Inferred latch for \"shmant\[9\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[10\] AddSub.vhd(78) " "Inferred latch for \"shmant\[10\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318181 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[11\] AddSub.vhd(78) " "Inferred latch for \"shmant\[11\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[12\] AddSub.vhd(78) " "Inferred latch for \"shmant\[12\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[13\] AddSub.vhd(78) " "Inferred latch for \"shmant\[13\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[14\] AddSub.vhd(78) " "Inferred latch for \"shmant\[14\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[15\] AddSub.vhd(78) " "Inferred latch for \"shmant\[15\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[16\] AddSub.vhd(78) " "Inferred latch for \"shmant\[16\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[17\] AddSub.vhd(78) " "Inferred latch for \"shmant\[17\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[18\] AddSub.vhd(78) " "Inferred latch for \"shmant\[18\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[19\] AddSub.vhd(78) " "Inferred latch for \"shmant\[19\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[20\] AddSub.vhd(78) " "Inferred latch for \"shmant\[20\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[21\] AddSub.vhd(78) " "Inferred latch for \"shmant\[21\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318182 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[22\] AddSub.vhd(78) " "Inferred latch for \"shmant\[22\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shmant\[23\] AddSub.vhd(78) " "Inferred latch for \"shmant\[23\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[0\] AddSub.vhd(78) " "Inferred latch for \"addval\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[1\] AddSub.vhd(78) " "Inferred latch for \"addval\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[2\] AddSub.vhd(78) " "Inferred latch for \"addval\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[3\] AddSub.vhd(78) " "Inferred latch for \"addval\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[4\] AddSub.vhd(78) " "Inferred latch for \"addval\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[5\] AddSub.vhd(78) " "Inferred latch for \"addval\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[6\] AddSub.vhd(78) " "Inferred latch for \"addval\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[7\] AddSub.vhd(78) " "Inferred latch for \"addval\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[8\] AddSub.vhd(78) " "Inferred latch for \"addval\[8\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[9\] AddSub.vhd(78) " "Inferred latch for \"addval\[9\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[10\] AddSub.vhd(78) " "Inferred latch for \"addval\[10\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[11\] AddSub.vhd(78) " "Inferred latch for \"addval\[11\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[12\] AddSub.vhd(78) " "Inferred latch for \"addval\[12\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[13\] AddSub.vhd(78) " "Inferred latch for \"addval\[13\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[14\] AddSub.vhd(78) " "Inferred latch for \"addval\[14\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318183 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[15\] AddSub.vhd(78) " "Inferred latch for \"addval\[15\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[16\] AddSub.vhd(78) " "Inferred latch for \"addval\[16\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[17\] AddSub.vhd(78) " "Inferred latch for \"addval\[17\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[18\] AddSub.vhd(78) " "Inferred latch for \"addval\[18\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[19\] AddSub.vhd(78) " "Inferred latch for \"addval\[19\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[20\] AddSub.vhd(78) " "Inferred latch for \"addval\[20\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318184 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[21\] AddSub.vhd(78) " "Inferred latch for \"addval\[21\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[22\] AddSub.vhd(78) " "Inferred latch for \"addval\[22\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addval\[23\] AddSub.vhd(78) " "Inferred latch for \"addval\[23\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[0\] AddSub.vhd(78) " "Inferred latch for \"shamt\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[1\] AddSub.vhd(78) " "Inferred latch for \"shamt\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[2\] AddSub.vhd(78) " "Inferred latch for \"shamt\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[3\] AddSub.vhd(78) " "Inferred latch for \"shamt\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[4\] AddSub.vhd(78) " "Inferred latch for \"shamt\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[5\] AddSub.vhd(78) " "Inferred latch for \"shamt\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[6\] AddSub.vhd(78) " "Inferred latch for \"shamt\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[7\] AddSub.vhd(78) " "Inferred latch for \"shamt\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[0\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[1\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[2\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[3\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[4\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[5\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[6\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_pre\[7\] AddSub.vhd(78) " "Inferred latch for \"exp_pre\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_con\[0\] AddSub.vhd(78) " "Inferred latch for \"sign_con\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_con\[1\] AddSub.vhd(78) " "Inferred latch for \"sign_con\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_alessb AddSub.vhd(78) " "Inferred latch for \"exp_alessb\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[0\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318185 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[1\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[2\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[3\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[4\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[5\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[6\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_bminusa\[7\] AddSub.vhd(78) " "Inferred latch for \"exp_bminusa\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[0\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[1\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[2\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[3\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[4\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[5\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[6\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_aminusb\[7\] AddSub.vhd(78) " "Inferred latch for \"exp_aminusb\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[0\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[1\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[2\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[3\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[4\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[5\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[6\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[7\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318186 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[8\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[8\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318187 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[9\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[9\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318187 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[10\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[10\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318187 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[11\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[11\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318187 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[12\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[12\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318187 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[13\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[13\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[14\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[14\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[15\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[15\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[16\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[16\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[17\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[17\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[18\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[18\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[19\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[19\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[20\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[20\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[21\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[21\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[22\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[22\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[23\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[23\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[24\] AddSub.vhd(78) " "Inferred latch for \"mant_s\[24\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[0\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[0\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[1\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[1\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[2\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[2\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[3\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[3\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[4\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[4\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[5\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[5\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[6\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[6\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[7\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[7\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[8\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[8\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[9\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[9\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318188 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[10\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[10\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[11\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[11\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[12\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[12\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[13\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[13\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[14\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[14\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[15\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[15\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[16\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[16\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[17\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[17\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[18\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[18\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[19\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[19\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[20\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[20\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[21\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[21\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[22\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[22\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[23\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[23\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s_im\[24\] AddSub.vhd(78) " "Inferred latch for \"mant_s_im\[24\]\" at AddSub.vhd(78)" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 "|FPU_toplevel|AddSub:AS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_COUNTER AddSub:AS\|Z_COUNTER:z_count " "Elaborating entity \"Z_COUNTER\" for hierarchy \"AddSub:AS\|Z_COUNTER:z_count\"" {  } { { "AddSub.vhd" "z_count" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493318189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult_expadd Mult_expadd:Mult " "Elaborating entity \"Mult_expadd\" for hierarchy \"Mult_expadd:Mult\"" {  } { { "FPU_toplevel.vhd" "Mult" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493318247 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enable Mult_expadd.vhd(55) " "VHDL Process Statement warning at Mult_expadd.vhd(55): signal \"Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318266 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fract_a Mult_expadd.vhd(93) " "VHDL Process Statement warning at Mult_expadd.vhd(93): signal \"fract_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fract_b Mult_expadd.vhd(93) " "VHDL Process Statement warning at Mult_expadd.vhd(93): signal \"fract_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a Mult_expadd.vhd(99) " "VHDL Process Statement warning at Mult_expadd.vhd(99): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b Mult_expadd.vhd(99) " "VHDL Process Statement warning at Mult_expadd.vhd(99): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_a Mult_expadd.vhd(104) " "VHDL Process Statement warning at Mult_expadd.vhd(104): signal \"exp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_b Mult_expadd.vhd(104) " "VHDL Process Statement warning at Mult_expadd.vhd(104): signal \"exp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fract_s_m Mult_expadd.vhd(61) " "VHDL Process Statement warning at Mult_expadd.vhd(61): inferring latch(es) for signal or variable \"fract_s_m\", which holds its previous value in one or more paths through the process" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp_sum Mult_expadd.vhd(61) " "VHDL Process Statement warning at Mult_expadd.vhd(61): inferring latch(es) for signal or variable \"exp_sum\", which holds its previous value in one or more paths through the process" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[0\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[0\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[1\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[1\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[2\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[2\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[3\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[3\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318270 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[4\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[4\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[5\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[5\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[6\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[6\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[7\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[7\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_sum\[8\] Mult_expadd.vhd(61) " "Inferred latch for \"exp_sum\[8\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[23\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[23\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[24\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[24\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[25\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[25\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[26\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[26\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[27\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[27\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[28\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[28\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[29\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[29\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[30\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[30\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[31\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[31\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[32\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[32\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318271 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[33\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[33\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[34\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[34\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[35\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[35\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[36\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[36\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[37\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[37\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[38\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[38\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[39\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[39\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[40\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[40\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[41\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[41\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[42\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[42\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318272 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[43\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[43\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318273 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[44\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[44\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318273 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[45\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[45\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318273 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fract_s_m\[47\] Mult_expadd.vhd(61) " "Inferred latch for \"fract_s_m\[47\]\" at Mult_expadd.vhd(61)" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318273 "|FPU_toplevel|Mult_expadd:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_expsub Div_expsub:Div " "Elaborating entity \"Div_expsub\" for hierarchy \"Div_expsub:Div\"" {  } { { "FPU_toplevel.vhd" "Div" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493318274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_a Div_expsub.vhd(48) " "Verilog HDL or VHDL warning at Div_expsub.vhd(48): object \"sign_a\" assigned a value but never read" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717493318291 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_b Div_expsub.vhd(48) " "Verilog HDL or VHDL warning at Div_expsub.vhd(48): object \"sign_b\" assigned a value but never read" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717493318291 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mant_tmpless Div_expsub.vhd(78) " "VHDL Process Statement warning at Div_expsub.vhd(78): inferring latch(es) for signal or variable \"mant_tmpless\", which holds its previous value in one or more paths through the process" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318291 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_a Div_expsub.vhd(158) " "VHDL Process Statement warning at Div_expsub.vhd(158): signal \"flag_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318291 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_b Div_expsub.vhd(158) " "VHDL Process Statement warning at Div_expsub.vhd(158): signal \"flag_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_a Div_expsub.vhd(172) " "VHDL Process Statement warning at Div_expsub.vhd(172): signal \"mant_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mant_b Div_expsub.vhd(172) " "VHDL Process Statement warning at Div_expsub.vhd(172): signal \"mant_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mant_s Div_expsub.vhd(155) " "VHDL Process Statement warning at Div_expsub.vhd(155): inferring latch(es) for signal or variable \"mant_s\", which holds its previous value in one or more paths through the process" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[1\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[1\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[2\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[2\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[3\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[3\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[4\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[4\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318293 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[5\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[5\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[6\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[6\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[7\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[7\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[8\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[8\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[9\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[9\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[10\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[10\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[11\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[11\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[12\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[12\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[13\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[13\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[14\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[14\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[15\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[15\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[16\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[16\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[17\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[17\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[18\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[18\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[19\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[19\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[20\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[20\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[21\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[21\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[22\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[22\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_s\[23\] Div_expsub.vhd(155) " "Inferred latch for \"mant_s\[23\]\" at Div_expsub.vhd(155)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[0\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[0\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[1\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[1\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318294 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[2\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[2\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318295 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[3\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[3\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[4\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[4\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[5\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[5\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[6\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[6\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[7\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[7\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[8\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[8\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[9\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[9\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[10\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[10\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[11\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[11\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[12\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[12\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[13\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[13\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[14\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[14\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318296 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[15\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[15\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[16\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[16\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[17\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[17\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[18\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[18\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[19\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[19\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[20\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[20\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[21\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[21\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[22\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[22\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[23\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[23\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318297 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mant_tmpless\[24\] Div_expsub.vhd(78) " "Inferred latch for \"mant_tmpless\[24\]\" at Div_expsub.vhd(78)" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493318299 "|FPU_toplevel|Div_expsub:Div"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div_expsub:Div\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div_expsub:Div\|Div1\"" {  } { { "Div_expsub.vhd" "Div1" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717493324421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div_expsub:Div\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div_expsub:Div\|Div0\"" {  } { { "Div_expsub.vhd" "Div0" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717493324421 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717493324421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Div_expsub:Div\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Div_expsub:Div\|lpm_divide:Div1\"" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493324537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Div_expsub:Div\|lpm_divide:Div1 " "Instantiated megafunction \"Div_expsub:Div\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493324537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493324537 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717493324537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_5dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493324597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493324597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493324621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493324621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493325476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493325476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Div_expsub:Div\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Div_expsub:Div\|lpm_divide:Div0\"" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493325579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Div_expsub:Div\|lpm_divide:Div0 " "Instantiated megafunction \"Div_expsub:Div\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493325579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493325579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493325579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717493325579 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717493325579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bdm " "Found entity 1: lpm_divide_bdm" {  } { { "db/lpm_divide_bdm.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_bdm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493325608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493325608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_hnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493325629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493325629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_83f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_83f " "Found entity 1: alt_u_div_83f" {  } { { "db/alt_u_div_83f.tdf" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_83f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717493325713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493325713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[0\] " "Latch Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[1\] " "Latch Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[2\] " "Latch Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[3\] " "Latch Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[4\] " "Latch Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[5\] " "Latch Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493329405 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493329405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[6\] " "Latch Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[7\] " "Latch Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[8\] " "Latch Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[9\] " "Latch Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[10\] " "Latch Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[11\] " "Latch Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331003 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[12\] " "Latch Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[13\] " "Latch Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[14\] " "Latch Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[15\] " "Latch Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[16\] " "Latch Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[17\] " "Latch Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331004 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[18\] " "Latch Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[19\] " "Latch Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[20\] " "Latch Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[21\] " "Latch Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[22\] " "Latch Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[23\] " "Latch Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[24\] " "Latch Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[25\] " "Latch Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[26\] " "Latch Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[27\] " "Latch Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331005 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[28\] " "Latch Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331006 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[29\] " "Latch Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331006 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[30\] " "Latch Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331006 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[31\] " "Latch Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal Op_ctrl\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[1\] " "Latch Div_expsub:Div\|mant_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[1\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[2\] " "Latch Div_expsub:Div\|mant_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[2\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[2\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[3\] " "Latch Div_expsub:Div\|mant_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[3\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[3\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[4\] " "Latch Div_expsub:Div\|mant_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[4\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[4\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[5\] " "Latch Div_expsub:Div\|mant_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[5\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[5\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[6\] " "Latch Div_expsub:Div\|mant_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[6\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[6\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[7\] " "Latch Div_expsub:Div\|mant_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[7\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[7\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[8\] " "Latch Div_expsub:Div\|mant_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[8\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[8\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331007 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[9\] " "Latch Div_expsub:Div\|mant_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[9\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[9\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[10\] " "Latch Div_expsub:Div\|mant_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[10\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[10\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[11\] " "Latch Div_expsub:Div\|mant_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[11\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[11\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[12\] " "Latch Div_expsub:Div\|mant_s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[12\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[12\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[13\] " "Latch Div_expsub:Div\|mant_s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[13\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[13\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[14\] " "Latch Div_expsub:Div\|mant_s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[14\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[14\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[15\] " "Latch Div_expsub:Div\|mant_s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[15\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[15\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[16\] " "Latch Div_expsub:Div\|mant_s\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[16\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[16\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331008 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[17\] " "Latch Div_expsub:Div\|mant_s\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[17\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[17\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331009 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[18\] " "Latch Div_expsub:Div\|mant_s\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[18\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[18\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331009 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[19\] " "Latch Div_expsub:Div\|mant_s\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[19\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[19\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331009 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[20\] " "Latch Div_expsub:Div\|mant_s\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[20\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[20\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331009 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[21\] " "Latch Div_expsub:Div\|mant_s\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[21\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[21\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331009 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[22\] " "Latch Div_expsub:Div\|mant_s\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[22\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[22\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_expsub:Div\|mant_s\[23\] " "Latch Div_expsub:Div\|mant_s\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[23\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[23\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[0\] " "Latch AddSub:AS\|exp_pre\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[23\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[23\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[1\] " "Latch AddSub:AS\|exp_pre\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[24\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[24\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[2\] " "Latch AddSub:AS\|exp_pre\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[25\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[25\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[3\] " "Latch AddSub:AS\|exp_pre\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[26\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[26\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[4\] " "Latch AddSub:AS\|exp_pre\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[27\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[27\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[5\] " "Latch AddSub:AS\|exp_pre\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[28\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[28\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331010 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[6\] " "Latch AddSub:AS\|exp_pre\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[29\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[29\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|exp_pre\[7\] " "Latch AddSub:AS\|exp_pre\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[30\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[30\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[2\] " "Latch AddSub:AS\|shmant\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[6\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[6\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[2\] " "Latch AddSub:AS\|addval\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[2\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[2\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[3\] " "Latch AddSub:AS\|shmant\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[7\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[7\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[3\] " "Latch AddSub:AS\|addval\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[3\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[3\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[4\] " "Latch AddSub:AS\|shmant\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[8\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[8\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331011 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[4\] " "Latch AddSub:AS\|addval\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[4\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[4\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[5\] " "Latch AddSub:AS\|shmant\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[9\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[9\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[5\] " "Latch AddSub:AS\|addval\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[5\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[5\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[6\] " "Latch AddSub:AS\|shmant\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[10\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[10\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[6\] " "Latch AddSub:AS\|addval\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[6\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[6\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[7\] " "Latch AddSub:AS\|shmant\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[11\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[11\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[7\] " "Latch AddSub:AS\|addval\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[7\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[7\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[8\] " "Latch AddSub:AS\|addval\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[8\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[8\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[8\] " "Latch AddSub:AS\|shmant\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[12\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[12\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331012 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[9\] " "Latch AddSub:AS\|addval\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[9\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[9\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[9\] " "Latch AddSub:AS\|shmant\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[13\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[13\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[10\] " "Latch AddSub:AS\|addval\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[10\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[10\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[10\] " "Latch AddSub:AS\|shmant\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[14\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[14\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[11\] " "Latch AddSub:AS\|addval\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[11\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[11\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[11\] " "Latch AddSub:AS\|shmant\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[15\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[15\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331013 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[12\] " "Latch AddSub:AS\|addval\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[12\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[12\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[12\] " "Latch AddSub:AS\|shmant\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[16\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[16\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[13\] " "Latch AddSub:AS\|addval\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[13\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[13\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[13\] " "Latch AddSub:AS\|shmant\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[17\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[17\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[14\] " "Latch AddSub:AS\|addval\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[14\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[14\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[14\] " "Latch AddSub:AS\|shmant\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[18\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[18\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[15\] " "Latch AddSub:AS\|addval\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[15\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[15\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[15\] " "Latch AddSub:AS\|shmant\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[19\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[19\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[16\] " "Latch AddSub:AS\|addval\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[16\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[16\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[16\] " "Latch AddSub:AS\|shmant\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[16\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[16\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[17\] " "Latch AddSub:AS\|addval\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[17\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[17\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331014 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[17\] " "Latch AddSub:AS\|shmant\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[17\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[17\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[18\] " "Latch AddSub:AS\|addval\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[18\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[18\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[18\] " "Latch AddSub:AS\|shmant\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[18\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[18\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[19\] " "Latch AddSub:AS\|addval\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[19\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[19\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[19\] " "Latch AddSub:AS\|shmant\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[19\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[19\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[20\] " "Latch AddSub:AS\|addval\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[20\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[20\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331015 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[20\] " "Latch AddSub:AS\|shmant\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[21\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[21\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[21\] " "Latch AddSub:AS\|addval\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[21\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[21\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[21\] " "Latch AddSub:AS\|shmant\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[21\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[21\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[22\] " "Latch AddSub:AS\|addval\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[22\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[22\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[22\] " "Latch AddSub:AS\|shmant\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[22\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[22\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[1\] " "Latch AddSub:AS\|shmant\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[5\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[5\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331016 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[1\] " "Latch AddSub:AS\|addval\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[1\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[1\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331017 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|shmant\[0\] " "Latch AddSub:AS\|shmant\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_b\[4\] " "Ports D and ENA on the latch are fed by the same signal Tall_b\[4\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331017 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddSub:AS\|addval\[0\] " "Latch AddSub:AS\|addval\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tall_a\[0\] " "Ports D and ENA on the latch are fed by the same signal Tall_a\[0\]" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717493331017 ""}  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717493331017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717493334131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493336072 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1717493336072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717493348144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717493348144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2891 " "Implemented 2891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717493352787 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717493352787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2791 " "Implemented 2791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717493352787 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717493352787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717493352787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 313 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717493359402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 11:29:19 2024 " "Processing ended: Tue Jun  4 11:29:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717493359402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717493359402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717493359402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717493359402 ""}
