

================================================================
== Vivado HLS Report for 'hlsDPI_ethernetDetection'
================================================================
* Date:           Sat Aug 26 11:22:37 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Packet_lo_pl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|     431|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     431|     24|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_115               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_197               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_52                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_56                |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_76_p6       |    and   |      0|  0|   1|           1|           0|
    |parser2dpi_V_data_V1_status  |    and   |      0|  0|   1|           1|           1|
    |grp_fu_118_p2                |   icmp   |      0|  0|   6|          16|          12|
    |tmp_7_fu_234_p2              |   icmp   |      0|  0|   6|          16|          12|
    |ap_sig_bdd_102               |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_63                |    or    |      0|  0|   1|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  20|          40|          31|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm1      |   2|          3|    2|          6|
    |dpiDetectState  |   2|          4|    2|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |   4|          7|    4|         14|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm0                   |    1|   0|    1|          0|
    |ap_CS_fsm1                   |    2|   0|    2|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |dmp_macType_V                |   16|   0|   16|          0|
    |dmp_prevWord_data_V          |   64|   0|   64|          0|
    |dmp_prevWord_last_V          |    1|   0|    1|          0|
    |dmp_prevWord_strb_V          |    8|   0|    8|          0|
    |dmp_prevWord_user_V          |  128|   0|  128|          0|
    |dpiDetectState               |    2|   0|    2|          0|
    |dpiDetectState_load_reg_252  |    2|   0|    2|          0|
    |tmp_1_reg_292                |    1|   0|    1|          0|
    |tmp_2_reg_280                |    1|   0|    1|          0|
    |tmp_4_reg_276                |    1|   0|    1|          0|
    |tmp_7_reg_296                |    1|   0|    1|          0|
    |tmp_9_reg_288                |    1|   0|    1|          0|
    |tmp_data_V_3_reg_256         |   64|   0|   64|          0|
    |tmp_last_V_3_reg_271         |    1|   0|    1|          0|
    |tmp_strb_V_3_reg_261         |    8|   0|    8|          0|
    |tmp_user_V_3_reg_266         |  128|   0|  128|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  431|   0|  431|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_done                     | out |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | hlsDPI_ethernetDetection | return value |
|inData_TVALID               |  in |    1|    axis    |      inData_V_data_V     |    pointer   |
|inData_TDATA                |  in |   64|    axis    |      inData_V_data_V     |    pointer   |
|inData_TREADY               | out |    1|    axis    |      inData_V_last_V     |    pointer   |
|inData_TLAST                |  in |    1|    axis    |      inData_V_last_V     |    pointer   |
|inData_TSTRB                |  in |    8|    axis    |      inData_V_strb_V     |    pointer   |
|inData_TUSER                |  in |  128|    axis    |      inData_V_user_V     |    pointer   |
|parser2dpi_V_data_V_din     | out |   64|   ap_fifo  |    parser2dpi_V_data_V   |    pointer   |
|parser2dpi_V_data_V_full_n  |  in |    1|   ap_fifo  |    parser2dpi_V_data_V   |    pointer   |
|parser2dpi_V_data_V_write   | out |    1|   ap_fifo  |    parser2dpi_V_data_V   |    pointer   |
|parser2dpi_V_strb_V_din     | out |    8|   ap_fifo  |    parser2dpi_V_strb_V   |    pointer   |
|parser2dpi_V_strb_V_full_n  |  in |    1|   ap_fifo  |    parser2dpi_V_strb_V   |    pointer   |
|parser2dpi_V_strb_V_write   | out |    1|   ap_fifo  |    parser2dpi_V_strb_V   |    pointer   |
|parser2dpi_V_user_V_din     | out |  128|   ap_fifo  |    parser2dpi_V_user_V   |    pointer   |
|parser2dpi_V_user_V_full_n  |  in |    1|   ap_fifo  |    parser2dpi_V_user_V   |    pointer   |
|parser2dpi_V_user_V_write   | out |    1|   ap_fifo  |    parser2dpi_V_user_V   |    pointer   |
|parser2dpi_V_last_V_din     | out |    1|   ap_fifo  |    parser2dpi_V_last_V   |    pointer   |
|parser2dpi_V_last_V_full_n  |  in |    1|   ap_fifo  |    parser2dpi_V_last_V   |    pointer   |
|parser2dpi_V_last_V_write   | out |    1|   ap_fifo  |    parser2dpi_V_last_V   |    pointer   |
+----------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.28ns
ST_1: dpiDetectState_load [1/1] 0.00ns
codeRepl:6  %dpiDetectState_load = load i2* @dpiDetectState, align 1

ST_1: tmp_data_V_3 [1/1] 0.00ns
codeRepl:7  %tmp_data_V_3 = load i64* @dmp_prevWord_data_V, align 8

ST_1: tmp_strb_V_3 [1/1] 0.00ns
codeRepl:8  %tmp_strb_V_3 = load i8* @dmp_prevWord_strb_V, align 1

ST_1: tmp_user_V_3 [1/1] 0.00ns
codeRepl:9  %tmp_user_V_3 = load i128* @dmp_prevWord_user_V, align 8

ST_1: tmp_last_V_3 [1/1] 0.00ns
codeRepl:10  %tmp_last_V_3 = load i1* @dmp_prevWord_last_V, align 1

ST_1: dmp_macType_V_load [1/1] 0.00ns
codeRepl:11  %dmp_macType_V_load = load i16* @dmp_macType_V, align 2

ST_1: stg_9 [1/1] 1.88ns
codeRepl:12  switch i2 %dpiDetectState_load, label %._crit_edge108 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
    i2 -1, label %9
  ]

ST_1: tmp_4 [1/1] 2.28ns
:0  %tmp_4 = icmp eq i16 %dmp_macType_V_load, 2048

ST_1: stg_11 [1/1] 0.00ns
:1  br i1 %tmp_4, label %10, label %._crit_edge115

ST_1: stg_12 [1/1] 1.57ns
._crit_edge115:0  store i2 0, i2* @dpiDetectState, align 1

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_14 [1/1] 0.00ns
:1  br i1 %tmp_2, label %6, label %._crit_edge112

ST_1: empty_23 [1/1] 0.00ns
:0  %empty_23 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V_2 [1/1] 0.00ns
:1  %tmp_data_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 0

ST_1: tmp_strb_V_2 [1/1] 0.00ns
:2  %tmp_strb_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 1

ST_1: tmp_user_V_2 [1/1] 0.00ns
:3  %tmp_user_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 2

ST_1: tmp_last_V_2 [1/1] 0.00ns
:4  %tmp_last_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 3

ST_1: tmp_9 [1/1] 2.28ns
:5  %tmp_9 = icmp eq i16 %dmp_macType_V_load, 2048

ST_1: stg_21 [1/1] 0.00ns
:6  br i1 %tmp_9, label %7, label %._crit_edge113

ST_1: stg_22 [1/1] 1.57ns
._crit_edge113:0  store i64 %tmp_data_V_2, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_23 [1/1] 1.57ns
._crit_edge113:1  store i8 %tmp_strb_V_2, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_24 [1/1] 1.57ns
._crit_edge113:2  store i128 %tmp_user_V_2, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_25 [1/1] 1.57ns
._crit_edge113:3  store i1 %tmp_last_V_2, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_26 [1/1] 0.00ns
._crit_edge113:4  br i1 %tmp_last_V_2, label %8, label %._crit_edge114

ST_1: stg_27 [1/1] 1.57ns
:0  store i2 -1, i2* @dpiDetectState, align 1

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_29 [1/1] 0.00ns
:1  br i1 %tmp_1, label %3, label %._crit_edge110

ST_1: empty_22 [1/1] 0.00ns
:0  %empty_22 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V_4 [1/1] 0.00ns
:1  %tmp_data_V_4 = extractvalue { i64, i8, i128, i1 } %empty_22, 0

ST_1: tmp_strb_V_1 [1/1] 0.00ns
:2  %tmp_strb_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 1

ST_1: tmp_user_V_1 [1/1] 0.00ns
:3  %tmp_user_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 2

ST_1: tmp_last_V_1 [1/1] 0.00ns
:4  %tmp_last_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 3

ST_1: p_Result_4 [1/1] 0.00ns
:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 40, i32 47)

ST_1: p_Result_6 [1/1] 0.00ns
:6  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 32, i32 39)

ST_1: p_Result_s [1/1] 0.00ns
:7  %p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_6, i8 %p_Result_4)

ST_1: stg_38 [1/1] 0.00ns
:8  store i16 %p_Result_s, i16* @dmp_macType_V, align 2

ST_1: tmp_7 [1/1] 2.28ns
:9  %tmp_7 = icmp eq i16 %p_Result_s, 2048

ST_1: stg_40 [1/1] 0.00ns
:10  br i1 %tmp_7, label %4, label %._crit_edge111

ST_1: stg_41 [1/1] 1.57ns
._crit_edge111:0  store i64 %tmp_data_V_4, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_42 [1/1] 1.57ns
._crit_edge111:1  store i8 %tmp_strb_V_1, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_43 [1/1] 1.57ns
._crit_edge111:2  store i128 %tmp_user_V_1, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_44 [1/1] 1.57ns
._crit_edge111:3  store i1 %tmp_last_V_1, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_45 [1/1] 1.57ns
._crit_edge111:4  store i2 -2, i2* @dpiDetectState, align 1

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_47 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge109

ST_1: empty [1/1] 0.00ns
:0  %empty = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i64, i8, i128, i1 } %empty, 0

ST_1: tmp_strb_V [1/1] 0.00ns
:2  %tmp_strb_V = extractvalue { i64, i8, i128, i1 } %empty, 1

ST_1: tmp_user_V [1/1] 0.00ns
:3  %tmp_user_V = extractvalue { i64, i8, i128, i1 } %empty, 2

ST_1: tmp_last_V [1/1] 0.00ns
:4  %tmp_last_V = extractvalue { i64, i8, i128, i1 } %empty, 3

ST_1: stg_53 [1/1] 1.57ns
:5  store i64 %tmp_data_V, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_54 [1/1] 1.57ns
:6  store i8 %tmp_strb_V, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_55 [1/1] 1.57ns
:7  store i128 %tmp_user_V, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_56 [1/1] 1.57ns
:8  store i1 %tmp_last_V, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_57 [1/1] 1.57ns
:9  store i2 1, i2* @dpiDetectState, align 1


 <State 2>: 4.38ns
ST_2: stg_58 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i128* @parser2dpi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_59 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* @parser2dpi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_60 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i1* @parser2dpi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_61 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i64* @parser2dpi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_62 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, [5 x i8]* @p_str313, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

ST_2: stg_63 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_2: stg_64 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_65 [1/1] 0.00ns
:1  br label %._crit_edge115

ST_2: stg_66 [1/1] 0.00ns
._crit_edge115:1  br label %._crit_edge108

ST_2: stg_67 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_68 [1/1] 0.00ns
:1  br label %._crit_edge113

ST_2: stg_69 [1/1] 0.00ns
:1  br label %._crit_edge114

ST_2: stg_70 [1/1] 0.00ns
._crit_edge114:0  br label %._crit_edge112

ST_2: stg_71 [1/1] 0.00ns
._crit_edge112:0  br label %._crit_edge108

ST_2: stg_72 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_73 [1/1] 0.00ns
:1  br label %._crit_edge111

ST_2: stg_74 [1/1] 0.00ns
._crit_edge111:5  br label %._crit_edge110

ST_2: stg_75 [1/1] 0.00ns
._crit_edge110:0  br label %._crit_edge108

ST_2: stg_76 [1/1] 0.00ns
:10  br label %._crit_edge109

ST_2: stg_77 [1/1] 0.00ns
._crit_edge109:0  br label %._crit_edge108

ST_2: stg_78 [1/1] 0.00ns
._crit_edge108:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4d2438de10; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4d377d0240; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4d376a1840; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4d377ec480; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dpiDetectState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d377f20b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmp_prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d25e2cab0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmp_prevWord_strb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d24ca68a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmp_prevWord_user_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d25e15e10; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmp_prevWord_last_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d25974100; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmp_macType_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7f4d24a8a8c0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ parser2dpi_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7f4d262c7b30; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ parser2dpi_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7f4d25299be0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ parser2dpi_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7f4d24a850e0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ parser2dpi_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7f4d24c3bde0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dpiDetectState_load (load          ) [ 011]
tmp_data_V_3        (load          ) [ 011]
tmp_strb_V_3        (load          ) [ 011]
tmp_user_V_3        (load          ) [ 011]
tmp_last_V_3        (load          ) [ 011]
dmp_macType_V_load  (load          ) [ 000]
stg_9               (switch        ) [ 000]
tmp_4               (icmp          ) [ 011]
stg_11              (br            ) [ 000]
stg_12              (store         ) [ 000]
tmp_2               (nbreadreq     ) [ 011]
stg_14              (br            ) [ 000]
empty_23            (read          ) [ 000]
tmp_data_V_2        (extractvalue  ) [ 000]
tmp_strb_V_2        (extractvalue  ) [ 000]
tmp_user_V_2        (extractvalue  ) [ 000]
tmp_last_V_2        (extractvalue  ) [ 011]
tmp_9               (icmp          ) [ 011]
stg_21              (br            ) [ 000]
stg_22              (store         ) [ 000]
stg_23              (store         ) [ 000]
stg_24              (store         ) [ 000]
stg_25              (store         ) [ 000]
stg_26              (br            ) [ 000]
stg_27              (store         ) [ 000]
tmp_1               (nbreadreq     ) [ 011]
stg_29              (br            ) [ 000]
empty_22            (read          ) [ 000]
tmp_data_V_4        (extractvalue  ) [ 000]
tmp_strb_V_1        (extractvalue  ) [ 000]
tmp_user_V_1        (extractvalue  ) [ 000]
tmp_last_V_1        (extractvalue  ) [ 000]
p_Result_4          (partselect    ) [ 000]
p_Result_6          (partselect    ) [ 000]
p_Result_s          (bitconcatenate) [ 000]
stg_38              (store         ) [ 000]
tmp_7               (icmp          ) [ 011]
stg_40              (br            ) [ 000]
stg_41              (store         ) [ 000]
stg_42              (store         ) [ 000]
stg_43              (store         ) [ 000]
stg_44              (store         ) [ 000]
stg_45              (store         ) [ 000]
tmp                 (nbreadreq     ) [ 011]
stg_47              (br            ) [ 000]
empty               (read          ) [ 000]
tmp_data_V          (extractvalue  ) [ 000]
tmp_strb_V          (extractvalue  ) [ 000]
tmp_user_V          (extractvalue  ) [ 000]
tmp_last_V          (extractvalue  ) [ 000]
stg_53              (store         ) [ 000]
stg_54              (store         ) [ 000]
stg_55              (store         ) [ 000]
stg_56              (store         ) [ 000]
stg_57              (store         ) [ 000]
stg_58              (specinterface ) [ 000]
stg_59              (specinterface ) [ 000]
stg_60              (specinterface ) [ 000]
stg_61              (specinterface ) [ 000]
stg_62              (specinterface ) [ 000]
stg_63              (specpipeline  ) [ 000]
stg_64              (write         ) [ 000]
stg_65              (br            ) [ 000]
stg_66              (br            ) [ 000]
stg_67              (write         ) [ 000]
stg_68              (br            ) [ 000]
stg_69              (br            ) [ 000]
stg_70              (br            ) [ 000]
stg_71              (br            ) [ 000]
stg_72              (write         ) [ 000]
stg_73              (br            ) [ 000]
stg_74              (br            ) [ 000]
stg_75              (br            ) [ 000]
stg_76              (br            ) [ 000]
stg_77              (br            ) [ 000]
stg_78              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_V_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inData_V_user_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inData_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dpiDetectState">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpiDetectState"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dmp_prevWord_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmp_prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dmp_prevWord_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmp_prevWord_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dmp_prevWord_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmp_prevWord_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dmp_prevWord_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmp_prevWord_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmp_macType_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmp_macType_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="parser2dpi_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parser2dpi_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="parser2dpi_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parser2dpi_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="parser2dpi_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parser2dpi_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="parser2dpi_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parser2dpi_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="0" index="3" bw="128" slack="0"/>
<pin id="81" dir="0" index="4" bw="1" slack="0"/>
<pin id="82" dir="0" index="5" bw="1" slack="0"/>
<pin id="83" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="201" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="0" index="3" bw="128" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="1" index="5" bw="201" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/1 empty_22/1 empty/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="128" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="64" slack="1"/>
<pin id="109" dir="0" index="6" bw="8" slack="1"/>
<pin id="110" dir="0" index="7" bw="128" slack="1"/>
<pin id="111" dir="0" index="8" bw="1" slack="1"/>
<pin id="112" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/2 stg_67/2 stg_72/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 tmp_9/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="201" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 tmp_data_V_4/1 tmp_data_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="201" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_2/1 tmp_strb_V_1/1 tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="201" slack="0"/>
<pin id="133" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/1 tmp_user_V_1/1 tmp_user_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="201" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V_1/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 stg_41/1 stg_53/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 stg_42/1 stg_54/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="128" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 stg_43/1 stg_55/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/1 stg_44/1 stg_56/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="dpiDetectState_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dpiDetectState_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_data_V_3_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_strb_V_3_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_3/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_user_V_3_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_3/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_last_V_3_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_3/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="dmp_macType_V_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmp_macType_V_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_12_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stg_27_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Result_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stg_38_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_38/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="stg_45_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="stg_57_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="dpiDetectState_load_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="dpiDetectState_load "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_data_V_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_strb_V_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_user_V_3_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="1"/>
<pin id="268" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_last_V_3_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_4_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_last_V_2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_9_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_7_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="90" pin="5"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="90" pin="5"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="90" pin="5"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="90" pin="5"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="123" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="127" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="131" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="135" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="123" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="123" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="210" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="200" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="220" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="163" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="167" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="264"><net_src comp="171" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="269"><net_src comp="175" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="102" pin=7"/></net>

<net id="274"><net_src comp="179" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="102" pin=8"/></net>

<net id="279"><net_src comp="118" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="76" pin="6"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="135" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="118" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="76" pin="6"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="234" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="76" pin="6"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inData_V_data_V | {}
	Port: inData_V_strb_V | {}
	Port: inData_V_user_V | {}
	Port: inData_V_last_V | {}
	Port: dpiDetectState | {}
	Port: dmp_prevWord_data_V | {}
	Port: dmp_prevWord_strb_V | {}
	Port: dmp_prevWord_user_V | {}
	Port: dmp_prevWord_last_V | {}
	Port: dmp_macType_V | {}
	Port: parser2dpi_V_data_V | {2 }
	Port: parser2dpi_V_strb_V | {2 }
	Port: parser2dpi_V_user_V | {2 }
	Port: parser2dpi_V_last_V | {2 }
  - Chain level:
	State 1
		stg_9 : 1
		tmp_4 : 1
		stg_11 : 2
		tmp_9 : 1
		stg_21 : 2
		stg_22 : 1
		stg_23 : 1
		stg_24 : 1
		stg_25 : 1
		stg_26 : 1
		p_Result_4 : 1
		p_Result_6 : 1
		p_Result_s : 2
		stg_38 : 3
		tmp_7 : 3
		stg_40 : 4
		stg_41 : 1
		stg_42 : 1
		stg_43 : 1
		stg_44 : 1
		stg_53 : 1
		stg_54 : 1
		stg_55 : 1
		stg_56 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |      grp_fu_118     |    0    |    6    |
|          |     tmp_7_fu_234    |    0    |    6    |
|----------|---------------------|---------|---------|
| nbreadreq| grp_nbreadreq_fu_76 |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   |    grp_read_fu_90   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_102  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      grp_fu_123     |    0    |    0    |
|extractvalue|      grp_fu_127     |    0    |    0    |
|          |      grp_fu_131     |    0    |    0    |
|          |      grp_fu_135     |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|  p_Result_4_fu_200  |    0    |    0    |
|          |  p_Result_6_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_220  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    12   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|dpiDetectState_load_reg_252|    2   |
|       tmp_1_reg_292       |    1   |
|       tmp_2_reg_280       |    1   |
|       tmp_4_reg_276       |    1   |
|       tmp_7_reg_296       |    1   |
|       tmp_9_reg_288       |    1   |
|    tmp_data_V_3_reg_256   |   64   |
|    tmp_last_V_2_reg_284   |    1   |
|    tmp_last_V_3_reg_271   |    1   |
|        tmp_reg_300        |    1   |
|    tmp_strb_V_3_reg_261   |    8   |
|    tmp_user_V_3_reg_266   |   128  |
+---------------------------+--------+
|           Total           |   210  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   210  |    -   |
+-----------+--------+--------+
|   Total   |   210  |   12   |
+-----------+--------+--------+
