Date Tue Dec GMT Server NCSA Content type text html Simultaneous Multithreading Maximizing Chip Parallelism Simultaneous Multithreading Maximizing Chip Parallelism Dean Tullsen Susan Eggers and Henry Levy The increase component density modern microprocessors has led substantial increase chip parallelism particular modern superscalar RISCs can issue several instructions independent functional units each cycle However the benefit such superscalar architectures ultimately limited the parallelism available single thread This paper examines simultaneous multithreading technique permitting several independent threads issue instructions superscalar multiple functional units single cycle the most general case the binding between thread and functional unit completely dynamic present several models simultaneous multithreading and compare them with wide superscalar fine grain multithreaded and single chip multiple issue multiprocessing architectures perform these evaluations simulate simultaneous multithreaded architecture based the DEC Alpha design and execute code generated the Multiflow trace scheduling compiler Our results show that single latency hiding technique likely produce acceptable utilization wide superscalar processors Increasing processor utilization will therefore require new approach one that attacks multiple causes processor idle cycles Simultaneous multithreading such technique With our machine model thread issue simultaneous multithreaded processor sustains over instructions per cycle while single threaded processor can sustain fewer than instructions per cycle with similar resources and issue bandwidth Multithreaded workloads degrade cache performance relative single thread performance previous studies have shown evaluate several cache configurations and demonstrate that private instruction and shared data caches provide excellent performance regardless the number threads Simultaneous multithreading attractive alternative single chip multiprocessors show that simultaneous multithreaded processors with variety organizations are all superior conventional multiprocessors with similar resources While simultaneous multithreading has excellent potential increase processor utilization can add substantial complexity the design examine many these complexities and evaluate alternative organizations the design space Proceedings the Annual International Symposium Computer Architecture Santa Margherita Ligure Italy June get the PostScript file click here jlo washington edu 