<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="fc_layer" language="c" vlnv="xilinx.com:hls:fc_layer:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_MEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="input_offset" addressQualifier="0" id="0" port="S_AXI_CTRL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="output_offset" addressQualifier="0" id="1" port="S_AXI_CTRL_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="batch_size" addressQualifier="0" id="2" port="S_AXI_CTRL_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="num_inputs" addressQualifier="0" id="3" port="S_AXI_CTRL_BUS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="num_outputs" addressQualifier="0" id="4" port="S_AXI_CTRL_BUS" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="enable_relu" addressQualifier="0" id="5" port="S_AXI_CTRL_BUS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
