# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Documents/dts/dts.srcs/sources_1/new/JK_FF.vhd" \
"../../../../../Documents/dts/dts.srcs/sources_1/new/counter5.vhd" \
"../../../../../Documents/dts/dts.srcs/sim_1/new/tb_counter5.vhd" \

# Do not sort compile order
nosort
