
out/k60_gpio_demo.elf:     file format elf32-littlearm


Disassembly of section .vectortable:

00000000 <__vector_table>:
   0:	20000000 	andcs	r0, r0, r0
   4:	0000092d 	andeq	r0, r0, sp, lsr #18
	...
  40:	00000925 	andeq	r0, r0, r5, lsr #18
  44:	00000925 	andeq	r0, r0, r5, lsr #18
  48:	00000925 	andeq	r0, r0, r5, lsr #18
  4c:	00000925 	andeq	r0, r0, r5, lsr #18
  50:	00000925 	andeq	r0, r0, r5, lsr #18
  54:	00000925 	andeq	r0, r0, r5, lsr #18
  58:	00000925 	andeq	r0, r0, r5, lsr #18
  5c:	00000925 	andeq	r0, r0, r5, lsr #18
  60:	00000925 	andeq	r0, r0, r5, lsr #18
  64:	00000925 	andeq	r0, r0, r5, lsr #18
  68:	00000925 	andeq	r0, r0, r5, lsr #18
  6c:	00000925 	andeq	r0, r0, r5, lsr #18
  70:	00000925 	andeq	r0, r0, r5, lsr #18
  74:	00000925 	andeq	r0, r0, r5, lsr #18
  78:	00000925 	andeq	r0, r0, r5, lsr #18
  7c:	00000925 	andeq	r0, r0, r5, lsr #18
  80:	00000925 	andeq	r0, r0, r5, lsr #18
  84:	00000925 	andeq	r0, r0, r5, lsr #18
  88:	00000925 	andeq	r0, r0, r5, lsr #18
  8c:	00000925 	andeq	r0, r0, r5, lsr #18
  90:	00000925 	andeq	r0, r0, r5, lsr #18
  94:	00000925 	andeq	r0, r0, r5, lsr #18
  98:	00000925 	andeq	r0, r0, r5, lsr #18
  9c:	00000925 	andeq	r0, r0, r5, lsr #18
  a0:	00000925 	andeq	r0, r0, r5, lsr #18
  a4:	00000925 	andeq	r0, r0, r5, lsr #18
  a8:	00000925 	andeq	r0, r0, r5, lsr #18
  ac:	00000925 	andeq	r0, r0, r5, lsr #18
  b0:	00000925 	andeq	r0, r0, r5, lsr #18
  b4:	00000925 	andeq	r0, r0, r5, lsr #18
  b8:	00000925 	andeq	r0, r0, r5, lsr #18
  bc:	00000925 	andeq	r0, r0, r5, lsr #18
  c0:	00000925 	andeq	r0, r0, r5, lsr #18
  c4:	00000925 	andeq	r0, r0, r5, lsr #18
  c8:	00000925 	andeq	r0, r0, r5, lsr #18
  cc:	00000925 	andeq	r0, r0, r5, lsr #18
  d0:	00000925 	andeq	r0, r0, r5, lsr #18
  d4:	00000925 	andeq	r0, r0, r5, lsr #18
  d8:	00000925 	andeq	r0, r0, r5, lsr #18
  dc:	00000925 	andeq	r0, r0, r5, lsr #18
  e0:	00000925 	andeq	r0, r0, r5, lsr #18
  e4:	00000925 	andeq	r0, r0, r5, lsr #18
  e8:	00000925 	andeq	r0, r0, r5, lsr #18
  ec:	00000925 	andeq	r0, r0, r5, lsr #18
  f0:	00000925 	andeq	r0, r0, r5, lsr #18
  f4:	00000925 	andeq	r0, r0, r5, lsr #18
  f8:	00000925 	andeq	r0, r0, r5, lsr #18
  fc:	00000925 	andeq	r0, r0, r5, lsr #18
 100:	00000925 	andeq	r0, r0, r5, lsr #18
 104:	00000925 	andeq	r0, r0, r5, lsr #18
 108:	00000925 	andeq	r0, r0, r5, lsr #18
 10c:	00000925 	andeq	r0, r0, r5, lsr #18
 110:	00000925 	andeq	r0, r0, r5, lsr #18
 114:	00000925 	andeq	r0, r0, r5, lsr #18
 118:	00000925 	andeq	r0, r0, r5, lsr #18
 11c:	00000925 	andeq	r0, r0, r5, lsr #18
 120:	00000925 	andeq	r0, r0, r5, lsr #18
 124:	00000925 	andeq	r0, r0, r5, lsr #18
 128:	00000925 	andeq	r0, r0, r5, lsr #18
 12c:	00000925 	andeq	r0, r0, r5, lsr #18
 130:	00000925 	andeq	r0, r0, r5, lsr #18
 134:	00000925 	andeq	r0, r0, r5, lsr #18
 138:	00000925 	andeq	r0, r0, r5, lsr #18
 13c:	00000925 	andeq	r0, r0, r5, lsr #18
 140:	00000925 	andeq	r0, r0, r5, lsr #18
 144:	00000925 	andeq	r0, r0, r5, lsr #18
 148:	00000925 	andeq	r0, r0, r5, lsr #18
 14c:	00000925 	andeq	r0, r0, r5, lsr #18
 150:	00000925 	andeq	r0, r0, r5, lsr #18
 154:	00000925 	andeq	r0, r0, r5, lsr #18
 158:	00000925 	andeq	r0, r0, r5, lsr #18
 15c:	00000925 	andeq	r0, r0, r5, lsr #18
 160:	00000925 	andeq	r0, r0, r5, lsr #18
 164:	00000925 	andeq	r0, r0, r5, lsr #18
 168:	00000925 	andeq	r0, r0, r5, lsr #18
 16c:	00000925 	andeq	r0, r0, r5, lsr #18
 170:	00000925 	andeq	r0, r0, r5, lsr #18
 174:	00000925 	andeq	r0, r0, r5, lsr #18
 178:	00000925 	andeq	r0, r0, r5, lsr #18
 17c:	00000925 	andeq	r0, r0, r5, lsr #18
 180:	00000925 	andeq	r0, r0, r5, lsr #18
 184:	00000925 	andeq	r0, r0, r5, lsr #18
 188:	00000925 	andeq	r0, r0, r5, lsr #18
 18c:	00000925 	andeq	r0, r0, r5, lsr #18
 190:	00000925 	andeq	r0, r0, r5, lsr #18
 194:	00000925 	andeq	r0, r0, r5, lsr #18
 198:	00000925 	andeq	r0, r0, r5, lsr #18
 19c:	00000925 	andeq	r0, r0, r5, lsr #18
 1a0:	000008b5 			; <UNDEFINED> instruction: 0x000008b5
 1a4:	00000925 	andeq	r0, r0, r5, lsr #18
 1a8:	00000925 	andeq	r0, r0, r5, lsr #18
 1ac:	00000925 	andeq	r0, r0, r5, lsr #18
 1b0:	00000925 	andeq	r0, r0, r5, lsr #18
 1b4:	00000925 	andeq	r0, r0, r5, lsr #18
 1b8:	00000925 	andeq	r0, r0, r5, lsr #18
 1bc:	00000925 	andeq	r0, r0, r5, lsr #18
 1c0:	00000925 	andeq	r0, r0, r5, lsr #18
 1c4:	00000925 	andeq	r0, r0, r5, lsr #18
 1c8:	00000925 	andeq	r0, r0, r5, lsr #18
 1cc:	00000925 	andeq	r0, r0, r5, lsr #18
 1d0:	00000925 	andeq	r0, r0, r5, lsr #18
 1d4:	00000925 	andeq	r0, r0, r5, lsr #18
 1d8:	00000925 	andeq	r0, r0, r5, lsr #18
 1dc:	00000925 	andeq	r0, r0, r5, lsr #18
 1e0:	00000925 	andeq	r0, r0, r5, lsr #18
 1e4:	00000925 	andeq	r0, r0, r5, lsr #18
 1e8:	00000925 	andeq	r0, r0, r5, lsr #18
 1ec:	00000925 	andeq	r0, r0, r5, lsr #18
 1f0:	00000925 	andeq	r0, r0, r5, lsr #18
 1f4:	00000925 	andeq	r0, r0, r5, lsr #18
 1f8:	00000925 	andeq	r0, r0, r5, lsr #18
 1fc:	00000925 	andeq	r0, r0, r5, lsr #18
 200:	00000925 	andeq	r0, r0, r5, lsr #18
 204:	00000925 	andeq	r0, r0, r5, lsr #18
 208:	00000925 	andeq	r0, r0, r5, lsr #18
 20c:	00000925 	andeq	r0, r0, r5, lsr #18
 210:	00000925 	andeq	r0, r0, r5, lsr #18
 214:	00000925 	andeq	r0, r0, r5, lsr #18
 218:	00000925 	andeq	r0, r0, r5, lsr #18
 21c:	00000925 	andeq	r0, r0, r5, lsr #18
 220:	00000925 	andeq	r0, r0, r5, lsr #18
 224:	00000925 	andeq	r0, r0, r5, lsr #18
 228:	00000925 	andeq	r0, r0, r5, lsr #18
 22c:	00000925 	andeq	r0, r0, r5, lsr #18
 230:	00000925 	andeq	r0, r0, r5, lsr #18
 234:	00000925 	andeq	r0, r0, r5, lsr #18
 238:	00000925 	andeq	r0, r0, r5, lsr #18
 23c:	00000925 	andeq	r0, r0, r5, lsr #18
 240:	00000925 	andeq	r0, r0, r5, lsr #18
 244:	00000925 	andeq	r0, r0, r5, lsr #18
 248:	00000925 	andeq	r0, r0, r5, lsr #18
 24c:	00000925 	andeq	r0, r0, r5, lsr #18
 250:	00000925 	andeq	r0, r0, r5, lsr #18
 254:	00000925 	andeq	r0, r0, r5, lsr #18
 258:	00000925 	andeq	r0, r0, r5, lsr #18
 25c:	00000925 	andeq	r0, r0, r5, lsr #18
 260:	00000925 	andeq	r0, r0, r5, lsr #18
 264:	00000925 	andeq	r0, r0, r5, lsr #18
 268:	00000925 	andeq	r0, r0, r5, lsr #18
 26c:	00000925 	andeq	r0, r0, r5, lsr #18
 270:	00000925 	andeq	r0, r0, r5, lsr #18
 274:	00000925 	andeq	r0, r0, r5, lsr #18
 278:	00000925 	andeq	r0, r0, r5, lsr #18
 27c:	00000925 	andeq	r0, r0, r5, lsr #18
 280:	00000925 	andeq	r0, r0, r5, lsr #18
 284:	00000925 	andeq	r0, r0, r5, lsr #18
 288:	00000925 	andeq	r0, r0, r5, lsr #18
 28c:	00000925 	andeq	r0, r0, r5, lsr #18
 290:	00000925 	andeq	r0, r0, r5, lsr #18
 294:	00000925 	andeq	r0, r0, r5, lsr #18
 298:	00000925 	andeq	r0, r0, r5, lsr #18
 29c:	00000925 	andeq	r0, r0, r5, lsr #18
 2a0:	00000925 	andeq	r0, r0, r5, lsr #18
 2a4:	00000925 	andeq	r0, r0, r5, lsr #18
 2a8:	00000925 	andeq	r0, r0, r5, lsr #18
 2ac:	00000925 	andeq	r0, r0, r5, lsr #18
 2b0:	00000925 	andeq	r0, r0, r5, lsr #18
 2b4:	00000925 	andeq	r0, r0, r5, lsr #18
 2b8:	00000925 	andeq	r0, r0, r5, lsr #18
 2bc:	00000925 	andeq	r0, r0, r5, lsr #18
 2c0:	00000925 	andeq	r0, r0, r5, lsr #18
 2c4:	00000925 	andeq	r0, r0, r5, lsr #18
 2c8:	00000925 	andeq	r0, r0, r5, lsr #18
 2cc:	00000925 	andeq	r0, r0, r5, lsr #18
 2d0:	00000925 	andeq	r0, r0, r5, lsr #18
 2d4:	00000925 	andeq	r0, r0, r5, lsr #18
 2d8:	00000925 	andeq	r0, r0, r5, lsr #18
 2dc:	00000925 	andeq	r0, r0, r5, lsr #18
 2e0:	00000925 	andeq	r0, r0, r5, lsr #18
 2e4:	00000925 	andeq	r0, r0, r5, lsr #18
 2e8:	00000925 	andeq	r0, r0, r5, lsr #18
 2ec:	00000925 	andeq	r0, r0, r5, lsr #18
 2f0:	00000925 	andeq	r0, r0, r5, lsr #18
 2f4:	00000925 	andeq	r0, r0, r5, lsr #18
 2f8:	00000925 	andeq	r0, r0, r5, lsr #18
 2fc:	00000925 	andeq	r0, r0, r5, lsr #18
 300:	00000925 	andeq	r0, r0, r5, lsr #18
 304:	00000925 	andeq	r0, r0, r5, lsr #18
 308:	00000925 	andeq	r0, r0, r5, lsr #18
 30c:	00000925 	andeq	r0, r0, r5, lsr #18
 310:	00000925 	andeq	r0, r0, r5, lsr #18
 314:	00000925 	andeq	r0, r0, r5, lsr #18
 318:	00000925 	andeq	r0, r0, r5, lsr #18
 31c:	00000925 	andeq	r0, r0, r5, lsr #18
 320:	00000925 	andeq	r0, r0, r5, lsr #18
 324:	00000925 	andeq	r0, r0, r5, lsr #18
 328:	00000925 	andeq	r0, r0, r5, lsr #18
 32c:	00000925 	andeq	r0, r0, r5, lsr #18
 330:	00000925 	andeq	r0, r0, r5, lsr #18
 334:	00000925 	andeq	r0, r0, r5, lsr #18
 338:	00000925 	andeq	r0, r0, r5, lsr #18
 33c:	00000925 	andeq	r0, r0, r5, lsr #18
 340:	00000925 	andeq	r0, r0, r5, lsr #18
 344:	00000925 	andeq	r0, r0, r5, lsr #18
 348:	00000925 	andeq	r0, r0, r5, lsr #18
 34c:	00000925 	andeq	r0, r0, r5, lsr #18
 350:	00000925 	andeq	r0, r0, r5, lsr #18
 354:	00000925 	andeq	r0, r0, r5, lsr #18
 358:	00000925 	andeq	r0, r0, r5, lsr #18
 35c:	00000925 	andeq	r0, r0, r5, lsr #18
 360:	00000925 	andeq	r0, r0, r5, lsr #18
 364:	00000925 	andeq	r0, r0, r5, lsr #18
 368:	00000925 	andeq	r0, r0, r5, lsr #18
 36c:	00000925 	andeq	r0, r0, r5, lsr #18
 370:	00000925 	andeq	r0, r0, r5, lsr #18
 374:	00000925 	andeq	r0, r0, r5, lsr #18
 378:	00000925 	andeq	r0, r0, r5, lsr #18
 37c:	00000925 	andeq	r0, r0, r5, lsr #18
 380:	00000925 	andeq	r0, r0, r5, lsr #18
 384:	00000925 	andeq	r0, r0, r5, lsr #18
 388:	00000925 	andeq	r0, r0, r5, lsr #18
 38c:	00000925 	andeq	r0, r0, r5, lsr #18
 390:	00000925 	andeq	r0, r0, r5, lsr #18
 394:	00000925 	andeq	r0, r0, r5, lsr #18
 398:	00000925 	andeq	r0, r0, r5, lsr #18
 39c:	00000925 	andeq	r0, r0, r5, lsr #18
 3a0:	00000925 	andeq	r0, r0, r5, lsr #18
 3a4:	00000925 	andeq	r0, r0, r5, lsr #18
 3a8:	00000925 	andeq	r0, r0, r5, lsr #18
 3ac:	00000925 	andeq	r0, r0, r5, lsr #18
 3b0:	00000925 	andeq	r0, r0, r5, lsr #18
 3b4:	00000925 	andeq	r0, r0, r5, lsr #18
 3b8:	00000925 	andeq	r0, r0, r5, lsr #18
 3bc:	00000925 	andeq	r0, r0, r5, lsr #18
 3c0:	00000925 	andeq	r0, r0, r5, lsr #18
 3c4:	00000925 	andeq	r0, r0, r5, lsr #18
 3c8:	00000925 	andeq	r0, r0, r5, lsr #18
 3cc:	00000925 	andeq	r0, r0, r5, lsr #18
 3d0:	00000925 	andeq	r0, r0, r5, lsr #18
 3d4:	00000925 	andeq	r0, r0, r5, lsr #18
 3d8:	00000925 	andeq	r0, r0, r5, lsr #18
 3dc:	00000925 	andeq	r0, r0, r5, lsr #18
 3e0:	00000925 	andeq	r0, r0, r5, lsr #18
 3e4:	00000925 	andeq	r0, r0, r5, lsr #18
 3e8:	00000925 	andeq	r0, r0, r5, lsr #18
 3ec:	00000925 	andeq	r0, r0, r5, lsr #18
 3f0:	00000925 	andeq	r0, r0, r5, lsr #18
 3f4:	00000925 	andeq	r0, r0, r5, lsr #18
 3f8:	00000925 	andeq	r0, r0, r5, lsr #18
 3fc:	00000925 	andeq	r0, r0, r5, lsr #18
 400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 40c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe

Disassembly of section .text:

00000800 <main>:
 * \param  void
 *
 * \return void
 */
int main(void)
{
 800:	b580      	push	{r7, lr}
 802:	af00      	add	r7, sp, #0
  //SystemInit();

  NVICICPR2 |= 1 << (87 & 0x1F);
 804:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 808:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 810:	f2ce 0200 	movt	r2, #57344	; 0xe000
 814:	f8d2 2188 	ldr.w	r2, [r2, #392]	; 0x188
 818:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 81c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
  NVICISER2 |= 1 << (87 & 0x1F);
 820:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 824:	f2ce 0300 	movt	r3, #57344	; 0xe000
 828:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 82c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 830:	6892      	ldr	r2, [r2, #8]
 832:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 836:	609a      	str	r2, [r3, #8]

  gpio_init();
 838:	f000 f818 	bl	86c <gpio_init>

  LED1_OFF;
 83c:	f24f 0340 	movw	r3, #61504	; 0xf040
 840:	f2c4 030f 	movt	r3, #16399	; 0x400f
 844:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 848:	605a      	str	r2, [r3, #4]
  LED2_OFF;
 84a:	f24f 0340 	movw	r3, #61504	; 0xf040
 84e:	f2c4 030f 	movt	r3, #16399	; 0x400f
 852:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 856:	605a      	str	r2, [r3, #4]

  while(1)
  {
//    LED1_TOGGLE;
    LED2_TOGGLE;
 858:	f24f 0340 	movw	r3, #61504	; 0xf040
 85c:	f2c4 030f 	movt	r3, #16399	; 0x400f
 860:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 864:	60da      	str	r2, [r3, #12]
    delay();
 866:	f000 f839 	bl	8dc <delay>
  }
 86a:	e7f5      	b.n	858 <main+0x58>

0000086c <gpio_init>:
 * \param  void
 *
 * \return void
 */
void gpio_init(void)
{
 86c:	b480      	push	{r7}
 86e:	af00      	add	r7, sp, #0
  PORTB_PCR19 = PORT_PCR_MUX(1) | PORT_PCR_IRQC(0xA) | PORT_PCR_PE_MASK | PORT_PCR_PS_MASK;
 870:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 874:	f2c4 0304 	movt	r3, #16388	; 0x4004
 878:	f240 1203 	movw	r2, #259	; 0x103
 87c:	f2c0 020a 	movt	r2, #10
 880:	64da      	str	r2, [r3, #76]	; 0x4c
  PORTB_PCR21 = (PORT_PCR_MUX(1));
 882:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 886:	f2c4 0304 	movt	r3, #16388	; 0x4004
 88a:	f44f 7280 	mov.w	r2, #256	; 0x100
 88e:	655a      	str	r2, [r3, #84]	; 0x54
  PORTB_PCR22 = (PORT_PCR_MUX(1));
 890:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 894:	f2c4 0304 	movt	r3, #16388	; 0x4004
 898:	f44f 7280 	mov.w	r2, #256	; 0x100
 89c:	659a      	str	r2, [r3, #88]	; 0x58
  GPIOB_PDDR = (LED1 | LED2);
 89e:	f24f 0340 	movw	r3, #61504	; 0xf040
 8a2:	f2c4 030f 	movt	r3, #16399	; 0x400f
 8a6:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8aa:	615a      	str	r2, [r3, #20]
}
 8ac:	46bd      	mov	sp, r7
 8ae:	bc80      	pop	{r7}
 8b0:	4770      	bx	lr
 8b2:	bf00      	nop

000008b4 <PORTB_IRQHandler>:
 * \param  void
 *
 * \return void
 */
void PORTB_IRQHandler(void)
{
 8b4:	b480      	push	{r7}
 8b6:	af00      	add	r7, sp, #0
  PORTB_ISFR = 0xFFFFFFFF;
 8b8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8bc:	f2c4 0304 	movt	r3, #16388	; 0x4004
 8c0:	f04f 32ff 	mov.w	r2, #4294967295
 8c4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  LED2_TOGGLE;
 8c8:	f24f 0340 	movw	r3, #61504	; 0xf040
 8cc:	f2c4 030f 	movt	r3, #16399	; 0x400f
 8d0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8d4:	60da      	str	r2, [r3, #12]
}
 8d6:	46bd      	mov	sp, r7
 8d8:	bc80      	pop	{r7}
 8da:	4770      	bx	lr

000008dc <delay>:
 * \param  void
 *
 * \return void
 */
void delay(void)
{
 8dc:	b480      	push	{r7}
 8de:	b083      	sub	sp, #12
 8e0:	af00      	add	r7, sp, #0
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
 8e2:	f04f 0300 	mov.w	r3, #0
 8e6:	607b      	str	r3, [r7, #4]
 8e8:	e011      	b.n	90e <delay+0x32>
  {
	for(j=0; j<300; j++)
 8ea:	f04f 0300 	mov.w	r3, #0
 8ee:	603b      	str	r3, [r7, #0]
 8f0:	e004      	b.n	8fc <delay+0x20>
      __asm__("nop");
 8f2:	bf00      	nop
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
  {
	for(j=0; j<300; j++)
 8f4:	683b      	ldr	r3, [r7, #0]
 8f6:	f103 0301 	add.w	r3, r3, #1
 8fa:	603b      	str	r3, [r7, #0]
 8fc:	683a      	ldr	r2, [r7, #0]
 8fe:	f240 132b 	movw	r3, #299	; 0x12b
 902:	429a      	cmp	r2, r3
 904:	d9f5      	bls.n	8f2 <delay+0x16>
 */
void delay(void)
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
 906:	687b      	ldr	r3, [r7, #4]
 908:	f103 0301 	add.w	r3, r3, #1
 90c:	607b      	str	r3, [r7, #4]
 90e:	687a      	ldr	r2, [r7, #4]
 910:	f242 730f 	movw	r3, #9999	; 0x270f
 914:	429a      	cmp	r2, r3
 916:	d9e8      	bls.n	8ea <delay+0xe>
  {
	for(j=0; j<300; j++)
      __asm__("nop");
  }
}
 918:	f107 070c 	add.w	r7, r7, #12
 91c:	46bd      	mov	sp, r7
 91e:	bc80      	pop	{r7}
 920:	4770      	bx	lr
 922:	bf00      	nop

00000924 <ADC0_IRQHandler>:
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
 924:	b480      	push	{r7}
 926:	af00      	add	r7, sp, #0
  while (1);
 928:	e7fe      	b.n	928 <ADC0_IRQHandler+0x4>
 92a:	bf00      	nop

0000092c <Reset_Handler>:
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
 92c:	b580      	push	{r7, lr}
 92e:	b082      	sub	sp, #8
 930:	af00      	add	r7, sp, #0
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
 932:	f242 030e 	movw	r3, #8206	; 0x200e
 936:	f2c4 0305 	movt	r3, #16389	; 0x4005
 93a:	f24c 5220 	movw	r2, #50464	; 0xc520
 93e:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x4005200E) = 0xD928;
 940:	f242 030e 	movw	r3, #8206	; 0x200e
 944:	f2c4 0305 	movt	r3, #16389	; 0x4005
 948:	f64d 1228 	movw	r2, #55592	; 0xd928
 94c:	801a      	strh	r2, [r3, #0]
  *((volatile unsigned short *)0x40052000) = 0x01D2;
 94e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 952:	f2c4 0305 	movt	r3, #16389	; 0x4005
 956:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
 95a:	801a      	strh	r2, [r3, #0]

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
 95c:	f640 33a0 	movw	r3, #2976	; 0xba0
 960:	f2c0 0300 	movt	r3, #0
 964:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_sdata;
 966:	f240 0300 	movw	r3, #0
 96a:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 96e:	603b      	str	r3, [r7, #0]
  while (destination < (unsigned char*)&_edata) {
 970:	e00b      	b.n	98a <Reset_Handler+0x5e>
    *(destination++) = *(source++);
 972:	687b      	ldr	r3, [r7, #4]
 974:	781a      	ldrb	r2, [r3, #0]
 976:	683b      	ldr	r3, [r7, #0]
 978:	701a      	strb	r2, [r3, #0]
 97a:	683b      	ldr	r3, [r7, #0]
 97c:	f103 0301 	add.w	r3, r3, #1
 980:	603b      	str	r3, [r7, #0]
 982:	687b      	ldr	r3, [r7, #4]
 984:	f103 0301 	add.w	r3, r3, #1
 988:	607b      	str	r3, [r7, #4]
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
 98a:	683a      	ldr	r2, [r7, #0]
 98c:	f240 0304 	movw	r3, #4
 990:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 994:	429a      	cmp	r2, r3
 996:	d3ec      	bcc.n	972 <Reset_Handler+0x46>
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
 998:	f240 0304 	movw	r3, #4
 99c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 9a0:	607b      	str	r3, [r7, #4]
  destination = (unsigned char *)&_ebss;
 9a2:	f240 0308 	movw	r3, #8
 9a6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 9aa:	603b      	str	r3, [r7, #0]
  while (source < destination ) {
 9ac:	e007      	b.n	9be <Reset_Handler+0x92>
    *source++ = 0;
 9ae:	687b      	ldr	r3, [r7, #4]
 9b0:	f04f 0200 	mov.w	r2, #0
 9b4:	701a      	strb	r2, [r3, #0]
 9b6:	687b      	ldr	r3, [r7, #4]
 9b8:	f103 0301 	add.w	r3, r3, #1
 9bc:	607b      	str	r3, [r7, #4]
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
 9be:	687a      	ldr	r2, [r7, #4]
 9c0:	683b      	ldr	r3, [r7, #0]
 9c2:	429a      	cmp	r2, r3
 9c4:	d3f3      	bcc.n	9ae <Reset_Handler+0x82>
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
 9c6:	f000 f803 	bl	9d0 <SystemInit>
 //进入用户函数
  main();
 9ca:	f7ff ff19 	bl	800 <main>

  while(1);
 9ce:	e7fe      	b.n	9ce <Reset_Handler+0xa2>

000009d0 <SystemInit>:
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
 9d0:	b480      	push	{r7}
 9d2:	b083      	sub	sp, #12
 9d4:	af00      	add	r7, sp, #0
  uint32_t temp_pfapr, i;
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
 9d6:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 9da:	f2c4 0304 	movt	r3, #16388	; 0x4004
 9de:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 9e2:	f2c4 0204 	movt	r2, #16388	; 0x4004
 9e6:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
 9ea:	f102 0218 	add.w	r2, r2, #24
 9ee:	6812      	ldr	r2, [r2, #0]
 9f0:	f442 5278 	orr.w	r2, r2, #15872	; 0x3e00
 9f4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 9f8:	f103 0318 	add.w	r3, r3, #24
 9fc:	601a      	str	r2, [r3, #0]
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //首先移动到FBE模式
  MCG_C2 = 0;
 9fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a02:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a06:	f04f 0200 	mov.w	r2, #0
 a0a:	705a      	strb	r2, [r3, #1]
  //振荡器初始化完成后，释放锁存状态下的oscillator和GPIO
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
 a0c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 a10:	f2c4 0304 	movt	r3, #16388	; 0x4004
 a14:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 a18:	f2c4 0204 	movt	r2, #16388	; 0x4004
 a1c:	f502 5281 	add.w	r2, r2, #4128	; 0x1020
 a20:	f102 0214 	add.w	r2, r2, #20
 a24:	6812      	ldr	r2, [r2, #0]
 a26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 a2a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 a2e:	f103 0314 	add.w	r3, r3, #20
 a32:	601a      	str	r2, [r3, #0]
  //LLWU_CS |= LLWU_CS_ACKISO_MASK;
  //选择外部晶振和参考分频器和清零IREFS并启动外部osc
  MCG_C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);
 a34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a38:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a3c:	f04f 0298 	mov.w	r2, #152	; 0x98
 a40:	701a      	strb	r2, [r3, #0]
  while (MCG_S & MCG_S_IREFST_MASK);//等待参考时钟清零
 a42:	bf00      	nop
 a44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a48:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a4c:	799b      	ldrb	r3, [r3, #6]
 a4e:	b2db      	uxtb	r3, r3
 a50:	f003 0310 	and.w	r3, r3, #16
 a54:	2b00      	cmp	r3, #0
 a56:	d1f5      	bne.n	a44 <SystemInit+0x74>
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2);
 a58:	bf00      	nop
 a5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a5e:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a62:	799b      	ldrb	r3, [r3, #6]
 a64:	b2db      	uxtb	r3, r3
 a66:	f003 030c 	and.w	r3, r3, #12
 a6a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 a6e:	2b02      	cmp	r3, #2
 a70:	d1f3      	bne.n	a5a <SystemInit+0x8a>

  MCG_C5 = MCG_C5_PRDIV(7);
 a72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a76:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a7a:	f04f 0207 	mov.w	r2, #7
 a7e:	711a      	strb	r2, [r3, #4]
  MCG_C6 = 0x0;
 a80:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 a84:	f2c4 0306 	movt	r3, #16390	; 0x4006
 a88:	f04f 0200 	mov.w	r2, #0
 a8c:	715a      	strb	r2, [r3, #5]

  temp_pfapr = FMC_PFAPR;
 a8e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 a92:	f2c4 0301 	movt	r3, #16385	; 0x4001
 a96:	681b      	ldr	r3, [r3, #0]
 a98:	603b      	str	r3, [r7, #0]

  FMC_PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
 a9a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 a9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 aa2:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 aa6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 aaa:	6812      	ldr	r2, [r2, #0]
 aac:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 ab0:	601a      	str	r2, [r3, #0]
             | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
             | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;

  SIM_CLKDIV1 = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV2(1)
 ab2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 ab6:	f2c4 0304 	movt	r3, #16388	; 0x4004
 aba:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 abe:	f103 0304 	add.w	r3, r3, #4
 ac2:	f04f 0200 	mov.w	r2, #0
 ac6:	f2c0 1213 	movt	r2, #275	; 0x113
 aca:	601a      	str	r2, [r3, #0]
              | SIM_CLKDIV1_OUTDIV3(1) | SIM_CLKDIV1_OUTDIV4(3);

  for (i = 0 ; i < 4 ; i++);
 acc:	f04f 0300 	mov.w	r3, #0
 ad0:	607b      	str	r3, [r7, #4]
 ad2:	e003      	b.n	adc <SystemInit+0x10c>
 ad4:	687b      	ldr	r3, [r7, #4]
 ad6:	f103 0301 	add.w	r3, r3, #1
 ada:	607b      	str	r3, [r7, #4]
 adc:	687b      	ldr	r3, [r7, #4]
 ade:	2b03      	cmp	r3, #3
 ae0:	d9f8      	bls.n	ad4 <SystemInit+0x104>

  FMC_PFAPR = temp_pfapr;
 ae2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 ae6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 aea:	683a      	ldr	r2, [r7, #0]
 aec:	601a      	str	r2, [r3, #0]

  MCG_C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(16);
 aee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 af2:	f2c4 0306 	movt	r3, #16390	; 0x4006
 af6:	f04f 0250 	mov.w	r2, #80	; 0x50
 afa:	715a      	strb	r2, [r3, #5]
  while (!(MCG_S & MCG_S_PLLST_MASK));
 afc:	bf00      	nop
 afe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 b02:	f2c4 0306 	movt	r3, #16390	; 0x4006
 b06:	799b      	ldrb	r3, [r3, #6]
 b08:	b2db      	uxtb	r3, r3
 b0a:	f003 0320 	and.w	r3, r3, #32
 b0e:	2b00      	cmp	r3, #0
 b10:	d0f5      	beq.n	afe <SystemInit+0x12e>

  while (!(MCG_S & MCG_S_LOCK_MASK));
 b12:	bf00      	nop
 b14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 b18:	f2c4 0306 	movt	r3, #16390	; 0x4006
 b1c:	799b      	ldrb	r3, [r3, #6]
 b1e:	b2db      	uxtb	r3, r3
 b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 b24:	2b00      	cmp	r3, #0
 b26:	d0f5      	beq.n	b14 <SystemInit+0x144>
  MCG_C1 &= ~MCG_C1_CLKS_MASK;
 b28:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 b2c:	f2c4 0306 	movt	r3, #16390	; 0x4006
 b30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 b34:	f2c4 0206 	movt	r2, #16390	; 0x4006
 b38:	7812      	ldrb	r2, [r2, #0]
 b3a:	b2d2      	uxtb	r2, r2
 b3c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 b40:	b2d2      	uxtb	r2, r2
 b42:	701a      	strb	r2, [r3, #0]
  while (((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3);
 b44:	bf00      	nop
 b46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 b4a:	f2c4 0306 	movt	r3, #16390	; 0x4006
 b4e:	799b      	ldrb	r3, [r3, #6]
 b50:	b2db      	uxtb	r3, r3
 b52:	f003 030c 	and.w	r3, r3, #12
 b56:	ea4f 0393 	mov.w	r3, r3, lsr #2
 b5a:	2b03      	cmp	r3, #3
 b5c:	d1f3      	bne.n	b46 <SystemInit+0x176>

  periph_clk_khz = 96000 / (((SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> 24) + 1);
 b5e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 b62:	f2c4 0304 	movt	r3, #16388	; 0x4004
 b66:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 b6a:	f103 0304 	add.w	r3, r3, #4
 b6e:	681b      	ldr	r3, [r3, #0]
 b70:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 b74:	ea4f 6313 	mov.w	r3, r3, lsr #24
 b78:	f103 0201 	add.w	r2, r3, #1
 b7c:	f44f 43ee 	mov.w	r3, #30464	; 0x7700
 b80:	f2c0 0301 	movt	r3, #1
 b84:	fbb3 f3f2 	udiv	r3, r3, r2
 b88:	461a      	mov	r2, r3
 b8a:	f240 0304 	movw	r3, #4
 b8e:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
 b92:	601a      	str	r2, [r3, #0]
}
 b94:	f107 070c 	add.w	r7, r7, #12
 b98:	46bd      	mov	sp, r7
 b9a:	bc80      	pop	{r7}
 b9c:	4770      	bx	lr
 b9e:	bf00      	nop

Disassembly of section .data:

1fff0000 <_sdata>:
1fff0000:	00000032 	andeq	r0, r0, r2, lsr r0

Disassembly of section .bss:

1fff0004 <_sbss>:
1fff0004:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <__HeapLimit-0x1fff0008>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000006f 	andeq	r0, r0, pc, rrx
  10:	00013601 	andeq	r3, r1, r1, lsl #12
  14:	00013d00 	andeq	r3, r1, r0, lsl #26
  18:	00080000 	andeq	r0, r8, r0
  1c:	00092200 	andeq	r2, r9, r0, lsl #4
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	00000059 	andeq	r0, r0, r9, asr r0
  2c:	0000ed03 	andeq	lr, r0, r3, lsl #26
  30:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
  34:	02000000 	andeq	r0, r0, #0
  38:	00570801 	subseq	r0, r7, r1, lsl #16
  3c:	02020000 	andeq	r0, r2, #0
  40:	00017e05 	andeq	r7, r1, r5, lsl #28
  44:	07020200 	streq	r0, [r2, -r0, lsl #4]
  48:	000001a7 	andeq	r0, r0, r7, lsr #3
  4c:	2d050402 	cfstrscs	mvf0, [r5, #-8]
  50:	03000001 	movweq	r0, #1
  54:	00000194 	muleq	r0, r4, r1
  58:	005e5002 	subseq	r5, lr, r2
  5c:	04020000 	streq	r0, [r2], #-0
  60:	0000db07 	andeq	sp, r0, r7, lsl #22
  64:	05080200 	streq	r0, [r8, #-512]	; 0x200
  68:	00000128 	andeq	r0, r0, r8, lsr #2
  6c:	d6070802 	strle	r0, [r7], -r2, lsl #16
  70:	04000000 	streq	r0, [r0], #-0
  74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  78:	04020074 	streq	r0, [r2], #-116	; 0x74
  7c:	0000e007 	andeq	lr, r0, r7
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	00000109 	andeq	r0, r0, r9, lsl #2
  88:	00002c05 	andeq	r2, r0, r5, lsl #24
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810600 	addeq	r0, r1, r0, lsl #12
  94:	001b0000 	andseq	r0, fp, r0
  98:	00002c05 	andeq	r2, r0, r5, lsl #24
  9c:	0000a800 	andeq	sl, r0, r0, lsl #16
  a0:	00810600 	addeq	r0, r1, r0, lsl #12
  a4:	00170000 	andseq	r0, r7, r0
  a8:	00000007 	andeq	r0, r0, r7
  ac:	bf031800 	svclt	0x00031800
  b0:	00011025 	andeq	r1, r1, r5, lsr #32
  b4:	00650800 	rsbeq	r0, r5, r0, lsl #16
  b8:	c0030000 	andgt	r0, r3, r0
  bc:	00005325 	andeq	r5, r0, r5, lsr #6
  c0:	00230200 	eoreq	r0, r3, r0, lsl #4
  c4:	00010408 	andeq	r0, r1, r8, lsl #8
  c8:	25c10300 	strbcs	r0, [r1, #768]	; 0x300
  cc:	00000053 	andeq	r0, r0, r3, asr r0
  d0:	08042302 	stmdaeq	r4, {r1, r8, r9, sp}
  d4:	000001fc 	strdeq	r0, [r0], -ip
  d8:	5325c203 	teqpl	r5, #805306368	; 0x30000000
  dc:	02000000 	andeq	r0, r0, #0
  e0:	9d080823 	stcls	8, cr0, [r8, #-140]	; 0xffffff74
  e4:	03000001 	movweq	r0, #1
  e8:	005325c3 	subseq	r2, r3, r3, asr #11
  ec:	23020000 	movwcs	r0, #8192	; 0x2000
  f0:	0031080c 	eorseq	r0, r1, ip, lsl #16
  f4:	c4030000 	strgt	r0, [r3], #-0
  f8:	00005325 	andeq	r5, r0, r5, lsr #6
  fc:	10230200 	eorne	r0, r3, r0, lsl #4
 100:	0000bd08 	andeq	fp, r0, r8, lsl #26
 104:	25c50300 	strbcs	r0, [r5, #768]	; 0x300
 108:	00000053 	andeq	r0, r0, r3, asr r0
 10c:	00142302 	andseq	r2, r4, r2, lsl #6
 110:	00001709 	andeq	r1, r0, r9, lsl #14
 114:	25c60300 	strbcs	r0, [r6, #768]	; 0x300
 118:	0000011c 	andeq	r0, r0, ip, lsl r1
 11c:	0122040a 	teqeq	r2, sl, lsl #8
 120:	a80b0000 	stmdage	fp, {}	; <UNPREDICTABLE>
 124:	05000000 	streq	r0, [r0, #-0]
 128:	00000053 	andeq	r0, r0, r3, asr r0
 12c:	00000137 	andeq	r0, r0, r7, lsr r1
 130:	00008106 	andeq	r8, r0, r6, lsl #2
 134:	0c001f00 	stceq	15, cr1, [r0], {-0}
 138:	00000036 	andeq	r0, r0, r6, lsr r0
 13c:	41030e04 	tstmi	r3, r4, lsl #28
 140:	00021331 	andeq	r1, r2, r1, lsr r3
 144:	01790800 	cmneq	r9, r0, lsl #16
 148:	42030000 	andmi	r0, r3, #0
 14c:	00021331 	andeq	r1, r2, r1, lsr r3
 150:	00230200 	eoreq	r0, r3, r0, lsl #4
 154:	0001ba08 	andeq	fp, r1, r8, lsl #20
 158:	31430300 	mrscc	r0, (UNDEF: 115)
 15c:	00000223 	andeq	r0, r0, r3, lsr #4
 160:	08102302 	ldmdaeq	r0, {r1, r8, r9, sp}
 164:	00000047 	andeq	r0, r0, r7, asr #32
 168:	13314403 	teqne	r1, #50331648	; 0x3000000
 16c:	03000002 	movweq	r0, #2
 170:	08018023 	stmdaeq	r1, {r0, r1, r5, pc}
 174:	000001c5 	andeq	r0, r0, r5, asr #3
 178:	23314503 	teqcs	r1, #12582912	; 0xc00000
 17c:	03000002 	movweq	r0, #2
 180:	08019023 	stmdaeq	r1, {r0, r1, r5, ip, pc}
 184:	000000c2 	andeq	r0, r0, r2, asr #1
 188:	13314603 	teqne	r1, #3145728	; 0x300000
 18c:	03000002 	movweq	r0, #2
 190:	08028023 	stmdaeq	r2, {r0, r1, r5, pc}
 194:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	23314703 	teqcs	r1, #786432	; 0xc0000
 19c:	03000002 	movweq	r0, #2
 1a0:	08029023 	stmdaeq	r2, {r0, r1, r5, ip, pc}
 1a4:	0000000c 	andeq	r0, r0, ip
 1a8:	13314803 	teqne	r1, #196608	; 0x30000
 1ac:	03000002 	movweq	r0, #2
 1b0:	08038023 	stmdaeq	r3, {r0, r1, r5, pc}
 1b4:	000001db 	ldrdeq	r0, [r0], -fp
 1b8:	23314903 	teqcs	r1, #49152	; 0xc000
 1bc:	03000002 	movweq	r0, #2
 1c0:	08039023 	stmdaeq	r3, {r0, r1, r5, ip, pc}
 1c4:	000001a2 	andeq	r0, r0, r2, lsr #3
 1c8:	13314a03 	teqne	r1, #12288	; 0x3000
 1cc:	03000002 	movweq	r0, #2
 1d0:	08048023 	stmdaeq	r4, {r0, r1, r5, pc}
 1d4:	000001e6 	andeq	r0, r0, r6, ror #3
 1d8:	33314b03 	teqcc	r1, #3072	; 0xc00
 1dc:	03000002 	movweq	r0, #2
 1e0:	0d049023 	stceq	0, cr9, [r4, #-140]	; 0xffffff74
 1e4:	03005049 	movweq	r5, #73	; 0x49
 1e8:	0243314c 	subeq	r3, r3, #19
 1ec:	23030000 	movwcs	r0, #12288	; 0x3000
 1f0:	f1080680 			; <UNDEFINED> instruction: 0xf1080680
 1f4:	03000001 	movweq	r0, #1
 1f8:	0253314d 	subseq	r3, r3, #1073741843	; 0x40000013
 1fc:	23030000 	movwcs	r0, #12288	; 0x3000
 200:	6a0806ea 	bvs	201db0 <__etext+0x201210>
 204:	03000000 	movweq	r0, #0
 208:	0264314e 	rsbeq	r3, r4, #-2147483629	; 0x80000013
 20c:	23030000 	movwcs	r0, #12288	; 0x3000
 210:	05001c80 	streq	r1, [r0, #-3200]	; 0xc80
 214:	00000053 	andeq	r0, r0, r3, asr r0
 218:	00000223 	andeq	r0, r0, r3, lsr #4
 21c:	00008106 	andeq	r8, r0, r6, lsl #2
 220:	05000300 	streq	r0, [r0, #-768]	; 0x300
 224:	0000002c 	andeq	r0, r0, ip, lsr #32
 228:	00000233 	andeq	r0, r0, r3, lsr r2
 22c:	00008106 	andeq	r8, r0, r6, lsl #2
 230:	05006f00 	streq	r6, [r0, #-3840]	; 0xf00
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000243 	andeq	r0, r0, r3, asr #4
 23c:	00008106 	andeq	r8, r0, r6, lsl #2
 240:	0500ef00 	streq	lr, [r0, #-3840]	; 0xf00
 244:	0000002c 	andeq	r0, r0, ip, lsr #32
 248:	00000253 	andeq	r0, r0, r3, asr r2
 24c:	00008106 	andeq	r8, r0, r6, lsl #2
 250:	05006900 	streq	r6, [r0, #-2304]	; 0x900
 254:	0000002c 	andeq	r0, r0, ip, lsr #32
 258:	00000264 	andeq	r0, r0, r4, ror #4
 25c:	0000810e 	andeq	r8, r0, lr, lsl #2
 260:	000a9500 	andeq	r9, sl, r0, lsl #10
 264:	00005305 	andeq	r5, r0, r5, lsl #6
 268:	00027400 	andeq	r7, r2, r0, lsl #8
 26c:	00810600 	addeq	r0, r1, r0, lsl #12
 270:	00000000 	andeq	r0, r0, r0
 274:	0000c709 	andeq	ip, r0, r9, lsl #14
 278:	314f0300 	mrscc	r0, (UNDEF: 127)
 27c:	00000280 	andeq	r0, r0, r0, lsl #5
 280:	0286040a 	addeq	r0, r6, #167772160	; 0xa000000
 284:	370b0000 	strcc	r0, [fp, -r0]
 288:	07000001 	streq	r0, [r0, -r1]
 28c:	00000188 	andeq	r0, r0, r8, lsl #3
 290:	35a503cc 	strcc	r0, [r5, #972]!	; 0x3cc
 294:	00000328 	andeq	r0, r0, r8, lsr #6
 298:	5243500d 	subpl	r5, r3, #13
 29c:	35a60300 	strcc	r0, [r6, #768]!	; 0x300
 2a0:	00000127 	andeq	r0, r0, r7, lsr #2
 2a4:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
 2a8:	0000002b 	andeq	r0, r0, fp, lsr #32
 2ac:	5335a703 	teqpl	r5, #786432	; 0xc0000
 2b0:	03000000 	movweq	r0, #0
 2b4:	08018023 	stmdaeq	r1, {r0, r1, r5, pc}
 2b8:	00000011 	andeq	r0, r0, r1, lsl r0
 2bc:	5335a803 	teqpl	r5, #196608	; 0x30000
 2c0:	03000000 	movweq	r0, #0
 2c4:	08018423 	stmdaeq	r1, {r0, r1, r5, sl, pc}
 2c8:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
 2cc:	9835a903 	ldmdals	r5!, {r0, r1, r8, fp, sp, pc}
 2d0:	03000000 	movweq	r0, #0
 2d4:	08018823 	stmdaeq	r1, {r0, r1, r5, fp, pc}
 2d8:	00000052 	andeq	r0, r0, r2, asr r0
 2dc:	5335aa03 	teqpl	r5, #12288	; 0x3000
 2e0:	03000000 	movweq	r0, #0
 2e4:	0801a023 	stmdaeq	r1, {r0, r1, r5, sp, pc}
 2e8:	000001c5 	andeq	r0, r0, r5, asr #3
 2ec:	8835ab03 	ldmdahi	r5!, {r0, r1, r8, r9, fp, sp, pc}
 2f0:	03000000 	movweq	r0, #0
 2f4:	0801a423 	stmdaeq	r1, {r0, r1, r5, sl, sp, pc}
 2f8:	00000042 	andeq	r0, r0, r2, asr #32
 2fc:	5335ac03 	teqpl	r5, #768	; 0x300
 300:	03000000 	movweq	r0, #0
 304:	0801c023 	stmdaeq	r1, {r0, r1, r5, lr, pc}
 308:	00000026 	andeq	r0, r0, r6, lsr #32
 30c:	5335ad03 	teqpl	r5, #192	; 0xc0
 310:	03000000 	movweq	r0, #0
 314:	0801c423 	stmdaeq	r1, {r0, r1, r5, sl, lr, pc}
 318:	00000112 	andeq	r0, r0, r2, lsl r1
 31c:	5335ae03 	teqpl	r5, #48	; 0x30
 320:	03000000 	movweq	r0, #0
 324:	0001c823 	andeq	ip, r1, r3, lsr #16
 328:	0000f509 	andeq	pc, r0, r9, lsl #10
 32c:	35af0300 	strcc	r0, [pc, #768]!	; 634 <__vector_table+0x634>
 330:	00000334 	andeq	r0, r0, r4, lsr r3
 334:	033a040a 	teqeq	sl, #167772160	; 0xa000000
 338:	8b0b0000 	blhi	2c0340 <__etext+0x2bf7a0>
 33c:	0f000002 	svceq	0x00000002
 340:	0000b801 	andeq	fp, r0, r1, lsl #16
 344:	011a0100 	tsteq	sl, r0, lsl #2
 348:	00000073 	andeq	r0, r0, r3, ror r0
 34c:	00000800 	andeq	r0, r0, r0, lsl #16
 350:	0000086c 	andeq	r0, r0, ip, ror #16
 354:	00000000 	andeq	r0, r0, r0
 358:	016f1001 	cmneq	pc, r1
 35c:	35010000 	strcc	r0, [r1, #-0]
 360:	00086c01 	andeq	r6, r8, r1, lsl #24
 364:	0008b200 	andeq	fp, r8, r0, lsl #4
 368:	00002c00 	andeq	r2, r0, r0, lsl #24
 36c:	01110100 	tsteq	r1, r0, lsl #2
 370:	00000117 	andeq	r0, r0, r7, lsl r1
 374:	b4014401 	strlt	r4, [r1], #-1025	; 0x401
 378:	dc000008 	stcle	0, cr0, [r0], {8}
 37c:	58000008 	stmdapl	r0, {r3}
 380:	01000000 	mrseq	r0, (UNDEF: 0)
 384:	00004c12 	andeq	r4, r0, r2, lsl ip
 388:	01510100 	cmpeq	r1, r0, lsl #2
 38c:	000008dc 	ldrdeq	r0, [r0], -ip
 390:	00000922 	andeq	r0, r0, r2, lsr #18
 394:	00000084 	andeq	r0, r0, r4, lsl #1
 398:	0003b601 	andeq	fp, r3, r1, lsl #12
 39c:	00691300 	rsbeq	r1, r9, r0, lsl #6
 3a0:	03b65301 			; <UNDEFINED> instruction: 0x03b65301
 3a4:	91020000 	mrsls	r0, (UNDEF: 2)
 3a8:	006a1374 	rsbeq	r1, sl, r4, ror r3
 3ac:	03b65301 			; <UNDEFINED> instruction: 0x03b65301
 3b0:	91020000 	mrsls	r0, (UNDEF: 2)
 3b4:	7a0b0070 	bvc	2c057c <__etext+0x2bf9dc>
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 3c0:	011a0002 	tsteq	sl, r2
 3c4:	01040000 	mrseq	r0, (UNDEF: 4)
 3c8:	0000006f 	andeq	r0, r0, pc, rrx
 3cc:	00025301 	andeq	r5, r2, r1, lsl #6
 3d0:	00013d00 	andeq	r3, r1, r0, lsl #26
 3d4:	00092400 	andeq	r2, r9, r0, lsl #8
 3d8:	0009d000 	andeq	sp, r9, r0
 3dc:	00011f00 	andeq	r1, r1, r0, lsl #30
 3e0:	01010200 	mrseq	r0, R9_usr
 3e4:	01000002 	tsteq	r0, r2
 3e8:	24010197 	strcs	r0, [r1], #-407	; 0x197
 3ec:	2a000009 	bcs	418 <__vector_table+0x418>
 3f0:	bc000009 	stclt	0, cr0, [r0], {9}
 3f4:	01000000 	mrseq	r0, (UNDEF: 0)
 3f8:	02320103 	eorseq	r0, r2, #-1073741824	; 0xc0000000
 3fc:	a3010000 	movwge	r0, #4096	; 0x1000
 400:	092c0101 	stmdbeq	ip!, {r0, r8}
 404:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
 408:	00e80000 	rsceq	r0, r8, r0
 40c:	76010000 	strvc	r0, [r1], -r0
 410:	04000000 	streq	r0, [r0], #-0
 414:	0000024c 	andeq	r0, r0, ip, asr #4
 418:	7601a501 	strvc	sl, [r1], -r1, lsl #10
 41c:	02000000 	andeq	r0, r0, #0
 420:	40047491 	mulmi	r4, r1, r4
 424:	01000002 	tsteq	r0, r2
 428:	007601a6 	rsbseq	r0, r6, r6, lsr #3
 42c:	91020000 	mrsls	r0, (UNDEF: 2)
 430:	04050070 	streq	r0, [r5], #-112	; 0x70
 434:	0000007c 	andeq	r0, r0, ip, ror r0
 438:	57080106 	strpl	r0, [r8, -r6, lsl #2]
 43c:	07000000 	streq	r0, [r0, -r0]
 440:	00000272 	andeq	r0, r0, r2, ror r2
 444:	00900e01 	addseq	r0, r0, r1, lsl #28
 448:	01010000 	mrseq	r0, (UNDEF: 1)
 44c:	db070406 	blle	1c146c <__etext+0x1c08cc>
 450:	07000000 	streq	r0, [r0, -r0]
 454:	00000217 	andeq	r0, r0, r7, lsl r2
 458:	00900f01 	addseq	r0, r0, r1, lsl #30
 45c:	01010000 	mrseq	r0, (UNDEF: 1)
 460:	00022b07 	andeq	r2, r2, r7, lsl #22
 464:	90100100 	andsls	r0, r0, r0, lsl #2
 468:	01000000 	mrseq	r0, (UNDEF: 0)
 46c:	026c0701 	rsbeq	r0, ip, #262144	; 0x40000
 470:	11010000 	mrsne	r0, (UNDEF: 1)
 474:	00000090 	muleq	r0, r0, r0
 478:	11070101 	tstne	r7, r1, lsl #2
 47c:	01000002 	tsteq	r0, r2
 480:	00009012 	andeq	r9, r0, r2, lsl r0
 484:	08010100 	stmdaeq	r1, {r8}
 488:	000000e5 	andeq	r0, r0, r5, ror #1
 48c:	000000dc 	ldrdeq	r0, [r0], -ip
 490:	0000dc09 	andeq	sp, r0, r9, lsl #24
 494:	00010300 	andeq	r0, r1, r0, lsl #6
 498:	09070406 	stmdbeq	r7, {r1, r2, sl}
 49c:	0a000001 	beq	4a8 <__vector_table+0x4a8>
 4a0:	e3040501 	movw	r0, #17665	; 0x4501
 4a4:	0b000000 	bleq	4ac <__vector_table+0x4ac>
 4a8:	0000021e 	andeq	r0, r0, lr, lsl r2
 4ac:	00fd8901 	rscseq	r8, sp, r1, lsl #18
 4b0:	05010000 	streq	r0, [r1, #-0]
 4b4:	00000003 	andeq	r0, r0, r3
 4b8:	00cb0c00 	sbceq	r0, fp, r0, lsl #24
 4bc:	6b000000 	blvs	4c4 <__vector_table+0x4c4>
 4c0:	02000005 	andeq	r0, r0, #5
 4c4:	0001c500 	andeq	ip, r1, r0, lsl #10
 4c8:	6f010400 	svcvs	0x00010400
 4cc:	01000000 	mrseq	r0, (UNDEF: 0)
 4d0:	00000322 	andeq	r0, r0, r2, lsr #6
 4d4:	0000013d 	andeq	r0, r0, sp, lsr r1
 4d8:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4dc:	00000b9e 	muleq	r0, lr, fp
 4e0:	0000018c 	andeq	r0, r0, ip, lsl #3
 4e4:	59060102 	stmdbpl	r6, {r1, r8}
 4e8:	03000000 	movweq	r0, #0
 4ec:	000000ed 	andeq	r0, r0, sp, ror #1
 4f0:	00372a02 	eorseq	r2, r7, r2, lsl #20
 4f4:	01020000 	mrseq	r0, (UNDEF: 2)
 4f8:	00005708 	andeq	r5, r0, r8, lsl #14
 4fc:	05020200 	streq	r0, [r2, #-512]	; 0x200
 500:	0000017e 	andeq	r0, r0, lr, ror r1
 504:	a7070202 	strge	r0, [r7, -r2, lsl #4]
 508:	02000001 	andeq	r0, r0, #1
 50c:	012d0504 	teqeq	sp, r4, lsl #10
 510:	94030000 	strls	r0, [r3], #-0
 514:	02000001 	andeq	r0, r0, #1
 518:	00005e50 	andeq	r5, r0, r0, asr lr
 51c:	07040200 	streq	r0, [r4, -r0, lsl #4]
 520:	000000db 	ldrdeq	r0, [r0], -fp
 524:	28050802 	stmdacs	r5, {r1, fp}
 528:	02000001 	andeq	r0, r0, #1
 52c:	00d60708 	sbcseq	r0, r6, r8, lsl #14
 530:	04040000 	streq	r0, [r4], #-0
 534:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
 538:	07040200 	streq	r0, [r4, -r0, lsl #4]
 53c:	000000e0 	andeq	r0, r0, r0, ror #1
 540:	09070402 	stmdbeq	r7, {r1, sl}
 544:	05000001 	streq	r0, [r0, #-1]
 548:	0000002c 	andeq	r0, r0, ip, lsr #32
 54c:	00000098 	muleq	r0, r8, r0
 550:	00008106 	andeq	r8, r0, r6, lsl #2
 554:	05000300 	streq	r0, [r0, #-768]	; 0x300
 558:	0000002c 	andeq	r0, r0, ip, lsr #32
 55c:	000000a8 	andeq	r0, r0, r8, lsr #1
 560:	00008106 	andeq	r8, r0, r6, lsl #2
 564:	07000700 	streq	r0, [r0, -r0, lsl #14]
 568:	207e0310 	rsbscs	r0, lr, r0, lsl r3
 56c:	000000ee 	andeq	r0, r0, lr, ror #1
 570:	0003a908 	andeq	sl, r3, r8, lsl #18
 574:	207f0300 	rsbscs	r0, pc, r0, lsl #6
 578:	00000053 	andeq	r0, r0, r3, asr r0
 57c:	08002302 	stmdaeq	r0, {r1, r8, r9, sp}
 580:	00000383 	andeq	r0, r0, r3, lsl #7
 584:	53208003 	teqpl	r0, #3
 588:	02000000 	andeq	r0, r0, #0
 58c:	70080423 	andvc	r0, r8, r3, lsr #8
 590:	03000003 	movweq	r0, #3
 594:	00532081 	subseq	r2, r3, r1, lsl #1
 598:	23020000 	movwcs	r0, #8192	; 0x2000
 59c:	03b10808 			; <UNDEFINED> instruction: 0x03b10808
 5a0:	82030000 	andhi	r0, r3, #0
 5a4:	00005320 	andeq	r5, r0, r0, lsr #6
 5a8:	0c230200 	sfmeq	f0, 4, [r3], #-0
 5ac:	02b70900 	adcseq	r0, r7, #0
 5b0:	03000000 	movweq	r0, #0
 5b4:	69207703 	stmdbvs	r0!, {r0, r1, r8, r9, sl, ip, sp, lr}
 5b8:	08000001 	stmdaeq	r0, {r0}
 5bc:	000002ac 	andeq	r0, r0, ip, lsr #5
 5c0:	53207803 	teqpl	r0, #196608	; 0x30000
 5c4:	02000000 	andeq	r0, r0, #0
 5c8:	52080023 	andpl	r0, r8, #35	; 0x23
 5cc:	03000003 	movweq	r0, #3
 5d0:	00532079 	subseq	r2, r3, r9, ror r0
 5d4:	23020000 	movwcs	r0, #8192	; 0x2000
 5d8:	03bf0804 			; <UNDEFINED> instruction: 0x03bf0804
 5dc:	7a030000 	bvc	c05e4 <__etext+0xbfa44>
 5e0:	00005320 	andeq	r5, r0, r0, lsr #6
 5e4:	08230200 	stmdaeq	r3!, {r9}
 5e8:	0001ba08 	andeq	fp, r1, r8, lsl #20
 5ec:	207b0300 	rsbscs	r0, fp, r0, lsl #6
 5f0:	00000169 	andeq	r0, r0, r9, ror #2
 5f4:	080c2302 	stmdaeq	ip, {r1, r8, r9, sp}
 5f8:	000002ec 	andeq	r0, r0, ip, ror #5
 5fc:	79207c03 	stmdbvc	r0!, {r0, r1, sl, fp, ip, sp, lr}
 600:	03000001 	movweq	r0, #1
 604:	08028023 	stmdaeq	r2, {r0, r1, r5, pc}
 608:	000001c5 	andeq	r0, r0, r5, asr #3
 60c:	8f207d03 	svchi	0x00207d03
 610:	03000001 	movweq	r0, #1
 614:	0a02c023 	beq	b06a8 <__etext+0xafb08>
 618:	00544553 	subseq	r4, r4, r3, asr r5
 61c:	9f208303 	svcls	0x00208303
 620:	03000001 	movweq	r0, #1
 624:	00048023 	andeq	r8, r4, r3, lsr #32
 628:	00002c05 	andeq	r2, r0, r5, lsl #24
 62c:	00017900 	andeq	r7, r1, r0, lsl #18
 630:	00810600 	addeq	r0, r1, r0, lsl #12
 634:	00f30000 	rscseq	r0, r3, r0
 638:	00005305 	andeq	r5, r0, r5, lsl #6
 63c:	00018f00 	andeq	r8, r1, r0, lsl #30
 640:	00810600 	addeq	r0, r1, r0, lsl #12
 644:	06030000 	streq	r0, [r3], -r0
 648:	00000081 	andeq	r0, r0, r1, lsl #1
 64c:	2c050003 	stccs	0, cr0, [r5], {3}
 650:	9f000000 	svcls	0x00000000
 654:	06000001 	streq	r0, [r0], -r1
 658:	00000081 	andeq	r0, r0, r1, lsl #1
 65c:	a80500bf 	stmdage	r5, {r0, r1, r2, r3, r4, r5, r7}
 660:	b5000000 	strlt	r0, [r0, #-0]
 664:	06000001 	streq	r0, [r0], -r1
 668:	00000081 	andeq	r0, r0, r1, lsl #1
 66c:	00810603 	addeq	r0, r1, r3, lsl #12
 670:	00030000 	andeq	r0, r3, r0
 674:	0003d20b 	andeq	sp, r3, fp, lsl #4
 678:	20840300 	addcs	r0, r4, r0, lsl #6
 67c:	000001c1 	andeq	r0, r0, r1, asr #3
 680:	01c7040c 	biceq	r0, r7, ip, lsl #8
 684:	ee0d0000 	cdp	0, 0, cr0, cr13, cr0, {0}
 688:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 68c:	00000378 	andeq	r0, r0, r8, ror r3
 690:	2c370313 	ldccs	3, cr0, [r7], #-76	; 0xffffffb4
 694:	000002ea 	andeq	r0, r0, sl, ror #5
 698:	0031430a 	eorseq	r4, r1, sl, lsl #6
 69c:	2c2c3803 	stccs	8, cr3, [ip], #-12
 6a0:	02000000 	andeq	r0, r0, #0
 6a4:	430a0023 	movwmi	r0, #40995	; 0xa023
 6a8:	39030032 	stmdbcc	r3, {r1, r4, r5}
 6ac:	00002c2c 	andeq	r2, r0, ip, lsr #24
 6b0:	01230200 	teqeq	r3, r0, lsl #4
 6b4:	0033430a 	eorseq	r4, r3, sl, lsl #6
 6b8:	2c2c3a03 	stccs	10, cr3, [ip], #-12
 6bc:	02000000 	andeq	r0, r0, #0
 6c0:	430a0223 	movwmi	r0, #41507	; 0xa223
 6c4:	3b030034 	blcc	c079c <__etext+0xbfbfc>
 6c8:	00002c2c 	andeq	r2, r0, ip, lsr #24
 6cc:	03230200 	teqeq	r3, #0
 6d0:	0035430a 	eorseq	r4, r5, sl, lsl #6
 6d4:	2c2c3c03 	stccs	12, cr3, [ip], #-12
 6d8:	02000000 	andeq	r0, r0, #0
 6dc:	430a0423 	movwmi	r0, #42019	; 0xa423
 6e0:	3d030036 	stccc	0, cr0, [r3, #-216]	; 0xffffff28
 6e4:	00002c2c 	andeq	r2, r0, ip, lsr #24
 6e8:	05230200 	streq	r0, [r3, #-512]!	; 0x200
 6ec:	0300530a 	movweq	r5, #778	; 0x30a
 6f0:	002c2c3e 	eoreq	r2, ip, lr, lsr ip
 6f4:	23020000 	movwcs	r0, #8192	; 0x2000
 6f8:	01ba0806 			; <UNDEFINED> instruction: 0x01ba0806
 6fc:	3f030000 	svccc	0x00030000
 700:	0002ea2c 	andeq	lr, r2, ip, lsr #20
 704:	07230200 	streq	r0, [r3, -r0, lsl #4]!
 708:	0043530a 	subeq	r5, r3, sl, lsl #6
 70c:	2c2c4003 	stccs	0, cr4, [ip], #-12
 710:	02000000 	andeq	r0, r0, #0
 714:	c5080823 	strgt	r0, [r8, #-2083]	; 0x823
 718:	03000001 	movweq	r0, #1
 71c:	02ea2c41 	rsceq	r2, sl, #16640	; 0x4100
 720:	23020000 	movwcs	r0, #8192	; 0x2000
 724:	03e00809 	mvneq	r0, #589824	; 0x90000
 728:	42030000 	andmi	r0, r3, #0
 72c:	00002c2c 	andeq	r2, r0, ip, lsr #24
 730:	0a230200 	beq	8c0f38 <__etext+0x8c0398>
 734:	0003b908 	andeq	fp, r3, r8, lsl #18
 738:	2c430300 	mcrrcs	3, 0, r0, r3, cr0
 73c:	0000002c 	andeq	r0, r0, ip, lsr #32
 740:	0a0b2302 	beq	2c9350 <__etext+0x2c87b0>
 744:	03003743 	movweq	r3, #1859	; 0x743
 748:	002c2c44 	eoreq	r2, ip, r4, asr #24
 74c:	23020000 	movwcs	r0, #8192	; 0x2000
 750:	38430a0c 	stmdacc	r3, {r2, r3, r9, fp}^
 754:	2c450300 	mcrrcs	3, 0, r0, r5, cr0
 758:	0000002c 	andeq	r0, r0, ip, lsr #32
 75c:	0a0d2302 	beq	34936c <__etext+0x3487cc>
 760:	03003943 	movweq	r3, #2371	; 0x943
 764:	002c2c46 	eoreq	r2, ip, r6, asr #24
 768:	23020000 	movwcs	r0, #8192	; 0x2000
 76c:	31430a0e 	cmpcc	r3, lr, lsl #20
 770:	47030030 	smladxmi	r3, r0, r0, r0
 774:	00002c2c 	andeq	r2, r0, ip, lsr #24
 778:	0f230200 	svceq	0x00230200
 77c:	3131430a 	teqcc	r1, sl, lsl #6
 780:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
 784:	0000002c 	andeq	r0, r0, ip, lsr #32
 788:	0a102302 	beq	409398 <__etext+0x4087f8>
 78c:	00323143 	eorseq	r3, r2, r3, asr #2
 790:	2c2c4903 	stccs	9, cr4, [ip], #-12
 794:	02000000 	andeq	r0, r0, #0
 798:	530a1123 	movwpl	r1, #41251	; 0xa123
 79c:	4a030032 	bmi	c086c <__etext+0xbfccc>
 7a0:	00002c2c 	andeq	r2, r0, ip, lsr #24
 7a4:	12230200 	eorne	r0, r3, #0
 7a8:	002c0500 	eoreq	r0, ip, r0, lsl #10
 7ac:	02fa0000 	rscseq	r0, sl, #0
 7b0:	81060000 	mrshi	r0, (UNDEF: 6)
 7b4:	00000000 	andeq	r0, r0, r0
 7b8:	02900b00 	addseq	r0, r0, #0
 7bc:	4b030000 	blmi	c07c4 <__etext+0xbfc24>
 7c0:	0003062c 	andeq	r0, r3, ip, lsr #12
 7c4:	0c040c00 	stceq	12, cr0, [r4], {-0}
 7c8:	0d000003 	stceq	0, cr0, [r0, #-12]
 7cc:	000001cc 	andeq	r0, r0, ip, asr #3
 7d0:	00036509 	andeq	r6, r3, r9, lsl #10
 7d4:	03107000 	tsteq	r0, #0
 7d8:	04ed3d95 	strbteq	r3, [sp], #3477	; 0xd95
 7dc:	8b080000 	blhi	2007e4 <__etext+0x1ffc44>
 7e0:	03000003 	movweq	r0, #3
 7e4:	00533d96 			; <UNDEFINED> instruction: 0x00533d96
 7e8:	23020000 	movwcs	r0, #8192	; 0x2000
 7ec:	029e0800 	addseq	r0, lr, #0
 7f0:	97030000 	strls	r0, [r3, -r0]
 7f4:	0000533d 	andeq	r5, r0, sp, lsr r3
 7f8:	04230200 	strteq	r0, [r3], #-512	; 0x200
 7fc:	0001ba08 	andeq	fp, r1, r8, lsl #20
 * \param  void
 *
 * \return void
 */
int main(void)
{
 800:	3d980300 	ldccc	3, cr0, [r8]
  //SystemInit();

  NVICICPR2 |= 1 << (87 & 0x1F);
 804:	000004ed 	andeq	r0, r0, sp, ror #9
 808:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
 80c:	00000391 	muleq	r0, r1, r3
 810:	533d9903 	teqpl	sp, #49152	; 0xc000
 814:	03000000 	movweq	r0, #0
 818:	08208423 	stmdaeq	r0!, {r0, r1, r5, sl, pc}
 81c:	000001c5 	andeq	r0, r0, r5, asr #3
  NVICISER2 |= 1 << (87 & 0x1F);
 820:	883d9a03 	ldmdahi	sp!, {r0, r1, r9, fp, ip, pc}
 824:	03000000 	movweq	r0, #0
 828:	08208823 	stmdaeq	r0!, {r0, r1, r5, fp, pc}
 82c:	000003e6 	andeq	r0, r0, r6, ror #7
 830:	533d9b03 	teqpl	sp, #3072	; 0xc00
 834:	03000000 	movweq	r0, #0

  gpio_init();
 838:	08208c23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, pc}

  LED1_OFF;
 83c:	00000279 	andeq	r0, r0, r9, ror r2
 840:	533d9c03 	teqpl	sp, #768	; 0x300
 844:	03000000 	movweq	r0, #0
 848:	08209023 	stmdaeq	r0!, {r0, r1, r5, ip, pc}
  LED2_OFF;
 84c:	00000397 	muleq	r0, r7, r3
 850:	533d9d03 	teqpl	sp, #192	; 0xc0
 854:	03000000 	movweq	r0, #0

  while(1)
  {
//    LED1_TOGGLE;
    LED2_TOGGLE;
 858:	08209423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, pc}
 85c:	0000039d 	muleq	r0, sp, r3
 860:	533d9e03 	teqpl	sp, #48	; 0x30
 864:	03000000 	movweq	r0, #0
    delay();
 868:	08209823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, pc}
 * \param  void
 *
 * \return void
 */
void gpio_init(void)
{
 86c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  PORTB_PCR19 = PORT_PCR_MUX(1) | PORT_PCR_IRQC(0xA) | PORT_PCR_PE_MASK | PORT_PCR_PS_MASK;
 870:	983d9f03 	ldmdals	sp!, {r0, r1, r8, r9, sl, fp, ip, pc}
 874:	03000000 	movweq	r0, #0
 878:	08209c23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, pc}
 87c:	0000028b 	andeq	r0, r0, fp, lsl #5
 880:	533da003 	teqpl	sp, #3
  PORTB_PCR21 = (PORT_PCR_MUX(1));
 884:	03000000 	movweq	r0, #0
 888:	0820a423 	stmdaeq	r0!, {r0, r1, r5, sl, sp, pc}
 88c:	000002f2 	strdeq	r0, [r0], -r2
  PORTB_PCR22 = (PORT_PCR_MUX(1));
 890:	533da103 	teqpl	sp, #-1073741824	; 0xc0000000
 894:	03000000 	movweq	r0, #0
 898:	0820a823 	stmdaeq	r0!, {r0, r1, r5, fp, sp, pc}
 89c:	000002f8 	strdeq	r0, [r0], -r8
  GPIOB_PDDR = (LED1 | LED2);
 8a0:	533da203 	teqpl	sp, #805306368	; 0x30000000
 8a4:	03000000 	movweq	r0, #0
 8a8:	0820ac23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, sp, pc}
}
 8ac:	000002fe 	strdeq	r0, [r0], -lr
 8b0:	533da303 	teqpl	sp, #201326592	; 0xc000000
 * \param  void
 *
 * \return void
 */
void PORTB_IRQHandler(void)
{
 8b4:	03000000 	movweq	r0, #0
  PORTB_ISFR = 0xFFFFFFFF;
 8b8:	0820b023 	stmdaeq	r0!, {r0, r1, r5, ip, sp, pc}
 8bc:	00000304 	andeq	r0, r0, r4, lsl #6
 8c0:	533da403 	teqpl	sp, #50331648	; 0x3000000
 8c4:	03000000 	movweq	r0, #0
  LED2_TOGGLE;
 8c8:	0820b423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, sp, pc}
 8cc:	0000030a 	andeq	r0, r0, sl, lsl #6
 8d0:	533da503 	teqpl	sp, #12582912	; 0xc00000
 8d4:	03000000 	movweq	r0, #0
}
 8d8:	0820b823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, sp, pc}
 * \param  void
 *
 * \return void
 */
void delay(void)
{
 8dc:	00000310 	andeq	r0, r0, r0, lsl r3
 8e0:	533da603 	teqpl	sp, #3145728	; 0x300000
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
 8e4:	03000000 	movweq	r0, #0
 8e8:	0820bc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, sp, pc}
  {
	for(j=0; j<300; j++)
 8ec:	00000316 	andeq	r0, r0, r6, lsl r3
 8f0:	533da703 	teqpl	sp, #786432	; 0xc0000
 8f4:	03000000 	movweq	r0, #0
 8f8:	0820c023 	stmdaeq	r0!, {r0, r1, r5, lr, pc}
 8fc:	0000033a 	andeq	r0, r0, sl, lsr r3
 900:	533da803 	teqpl	sp, #196608	; 0x30000
 904:	03000000 	movweq	r0, #0
 */
void delay(void)
{
  volatile unsigned int i,j;

  for(i=0; i<10000; i++)
 908:	0820c423 	stmdaeq	r0!, {r0, r1, r5, sl, lr, pc}
 90c:	00000342 	andeq	r0, r0, r2, asr #6
 910:	533da903 	teqpl	sp, #49152	; 0xc000
 914:	03000000 	movweq	r0, #0
  {
	for(j=0; j<300; j++)
      __asm__("nop");
  }
}
 918:	0820c823 	stmdaeq	r0!, {r0, r1, r5, fp, lr, pc}
 91c:	0000027f 	andeq	r0, r0, pc, ror r2
 920:	533daa03 	teqpl	sp, #12288	; 0x3000
 * \param  void
 *
 * \return void
 */
void Default_Handler(void)
{
 924:	03000000 	movweq	r0, #0
  while (1);
 928:	0820cc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, lr, pc}
 * \param  void
 *
 * \return void
 */
void Reset_Handler(void)
{
 92c:	00000285 	andeq	r0, r0, r5, lsl #5
 930:	533dab03 	teqpl	sp, #3072	; 0xc00
  unsigned char *source;
  unsigned char *destination;

  /* watchdog disable */
  *((volatile unsigned short *)0x4005200E) = 0xC520;
 934:	03000000 	movweq	r0, #0
 938:	0820d023 	stmdaeq	r0!, {r0, r1, r5, ip, lr, pc}
 93c:	000002a7 	andeq	r0, r0, r7, lsr #5
  *((volatile unsigned short *)0x4005200E) = 0xD928;
 940:	533dac03 	teqpl	sp, #768	; 0x300
 944:	03000000 	movweq	r0, #0
 948:	0820d423 	stmdaeq	r0!, {r0, r1, r5, sl, ip, lr, pc}
 94c:	0000031c 	andeq	r0, r0, ip, lsl r3
  *((volatile unsigned short *)0x40052000) = 0x01D2;
 950:	533dad03 	teqpl	sp, #192	; 0xc0
 954:	03000000 	movweq	r0, #0
 958:	0820d823 	stmdaeq	r0!, {r0, r1, r5, fp, ip, lr, pc}

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
 95c:	000003a3 	andeq	r0, r0, r3, lsr #7
 960:	533dae03 	teqpl	sp, #48	; 0x30
 964:	03000000 	movweq	r0, #0
  destination = (unsigned char *)&_sdata;
 968:	0820dc23 	stmdaeq	r0!, {r0, r1, r5, sl, fp, ip, lr, pc}
 96c:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
  while (destination < (unsigned char*)&_edata) {
 970:	533daf03 	teqpl	sp, #12
    *(destination++) = *(source++);
 974:	03000000 	movweq	r0, #0
 978:	0820e023 	stmdaeq	r0!, {r0, r1, r5, sp, lr, pc}
 97c:	000001db 	ldrdeq	r0, [r0], -fp
 980:	883db003 	ldmdahi	sp!, {r0, r1, ip, sp, pc}
 984:	03000000 	movweq	r0, #0
 988:	0820e423 	stmdaeq	r0!, {r0, r1, r5, sl, sp, lr, pc}
  *((volatile unsigned short *)0x40052000) = 0x01D2;

  /* copy data values from ROM to RAM */
  source = (unsigned char *)&_etext;
  destination = (unsigned char *)&_sdata;
  while (destination < (unsigned char*)&_edata) {
 98c:	0000034a 	andeq	r0, r0, sl, asr #6
 990:	533db103 	teqpl	sp, #-1073741824	; 0xc0000000
 994:	03000000 	movweq	r0, #0
    *(destination++) = *(source++);
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
 998:	0a20e823 	beq	83aa2c <__etext+0x839e8c>
 99c:	0052434d 	subseq	r4, r2, sp, asr #6
 9a0:	533db203 	teqpl	sp, #805306368	; 0x30000000
  destination = (unsigned char *)&_ebss;
 9a4:	03000000 	movweq	r0, #0
 9a8:	0020ec23 	eoreq	lr, r0, r3, lsr #24
  while (source < destination ) {
 9ac:	00002c05 	andeq	r2, r0, r5, lsl #24
    *source++ = 0;
 9b0:	0004fe00 	andeq	pc, r4, r0, lsl #28
 9b4:	00810f00 	addeq	r0, r1, r0, lsl #30
 9b8:	0ffb0000 	svceq	0x00fb0000
 9bc:	02cf0b00 	sbceq	r0, pc, #0
  }

  /* clear bss section */
  source = (unsigned char *)&_sbss;
  destination = (unsigned char *)&_ebss;
  while (source < destination ) {
 9c0:	b3030000 	movwlt	r0, #12288	; 0x3000
 9c4:	00050a3d 	andeq	r0, r5, sp, lsr sl
    *source++ = 0;
  }
 //进入系统初始化函数
  SystemInit();
 9c8:	10040c00 	andne	r0, r4, r0, lsl #24
 //进入用户函数
  main();
 9cc:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
 * \param  void
 *
 * \return void
 */
void SystemInit(void)
{
 9d0:	00000311 	andeq	r0, r0, r1, lsl r3
 9d4:	035a0110 	cmpeq	sl, #4
  uint32_t temp_pfapr, i;
  //使能所有IO口时钟
  SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK
 9d8:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
 9dc:	0009d001 	andeq	sp, r9, r1
 9e0:	000b9e00 	andeq	r9, fp, r0, lsl #28
 9e4:	00012000 	andeq	r2, r1, r0
 9e8:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
 9ec:	c7110000 	ldrgt	r0, [r1, -r0]
 9f0:	01000003 	tsteq	r0, r3
 9f4:	0000531b 	andeq	r5, r0, fp, lsl r3
 9f8:	70910200 	addsvc	r0, r1, r0, lsl #4
 9fc:	01006912 	tsteq	r0, r2, lsl r9
              | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK
              | SIM_SCGC5_PORTE_MASK);
  //首先移动到FBE模式
  MCG_C2 = 0;
 a00:	0000531b 	andeq	r5, r0, fp, lsl r3
 a04:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 a08:	02c21300 	sbceq	r1, r2, #0
  //振荡器初始化完成后，释放锁存状态下的oscillator和GPIO
  SIM_SCGC4 |= SIM_SCGC4_LLWU_MASK;
 a0c:	0f010000 	svceq	0x00010000
 a10:	00000073 	andeq	r0, r0, r3, ror r0
 a14:	00030501 	andeq	r0, r3, r1, lsl #10
 a18:	131fff00 	tstne	pc, #0
 a1c:	000002dd 	ldrdeq	r0, [r0], -sp
 a20:	00731001 	rsbseq	r1, r3, r1
 a24:	05010000 	streq	r0, [r1, #-0]
 a28:	ff000403 			; <UNDEFINED> instruction: 0xff000403
 a2c:	Address 0x00000a2c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <__etext+0x2bf50c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__etext+0x380088>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19
  2c:	0b0b0024 	bleq	2c00c4 <__etext+0x2bf524>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	01050000 	mrseq	r0, (UNDEF: 5)
  38:	01134901 	tsteq	r3, r1, lsl #18
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	13490021 	movtne	r0, #36897	; 0x9021
  44:	00000b2f 	andeq	r0, r0, pc, lsr #22
  48:	03011307 	movweq	r1, #4871	; 0x1307
  4c:	3a0b0b0e 	bcc	2c2c8c <__etext+0x2c20ec>
  50:	01053b0b 	tsteq	r5, fp, lsl #22
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  60:	0a381349 	beq	e04d8c <__etext+0xe041ec>
  64:	16090000 	strne	r0, [r9], -r0
  68:	3a0e0300 	bcc	380c70 <__etext+0x3800d0>
  6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	0a000013 	beq	c4 <__vector_table+0xc4>
  74:	0b0b000f 	bleq	2c00b8 <__etext+0x2bf518>
  78:	00001349 	andeq	r1, r0, r9, asr #6
  7c:	4900350b 	stmdbmi	r0, {r0, r1, r3, r8, sl, ip, sp}
  80:	0c000013 	stceq	0, cr0, [r0], {19}
  84:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  88:	0b3a050b 	bleq	e814bc <__etext+0xe8091c>
  8c:	1301053b 	movwne	r0, #5435	; 0x153b
  90:	0d0d0000 	stceq	0, cr0, [sp, #-0]
  94:	3a080300 	bcc	200c9c <__etext+0x2000fc>
  98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	000a3813 	andeq	r3, sl, r3, lsl r8
  a0:	00210e00 	eoreq	r0, r1, r0, lsl #28
  a4:	052f1349 	streq	r1, [pc, #-841]!	; fffffd63 <__StackLimit+0xdffffd63>
  a8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  ac:	030c3f00 	movweq	r3, #52992	; 0xcf00
  b0:	3b0b3a0e 	blcc	2ce8f0 <__etext+0x2cdd50>
  b4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
  b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  bc:	96064001 	strls	r4, [r6], -r1
  c0:	00000c42 	andeq	r0, r0, r2, asr #24
  c4:	03002e10 	movweq	r2, #3600	; 0xe10
  c8:	3b0b3a0e 	blcc	2ce908 <__etext+0x2cdd68>
  cc:	110c270b 	tstne	ip, fp, lsl #14
  d0:	40011201 	andmi	r1, r1, r1, lsl #4
  d4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
  d8:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
  dc:	030c3f00 	movweq	r3, #52992	; 0xcf00
  e0:	3b0b3a0e 	blcc	2ce920 <__etext+0x2cdd80>
  e4:	110c270b 	tstne	ip, fp, lsl #14
  e8:	40011201 	andmi	r1, r1, r1, lsl #4
  ec:	0c429706 	mcrreq	7, 0, r9, r2, cr6
  f0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  f4:	3a0e0301 	bcc	380d00 <__etext+0x380160>
  f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  fc:	1201110c 	andne	r1, r1, #3
 100:	97064001 	strls	r4, [r6, -r1]
 104:	13010c42 	movwne	r0, #7234	; 0x1c42
 108:	34130000 	ldrcc	r0, [r3], #-0
 10c:	3a080300 	bcc	200d14 <__etext+0x200174>
 110:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 114:	000a0213 	andeq	r0, sl, r3, lsl r2
 118:	11010000 	mrsne	r0, (UNDEF: 1)
 11c:	130e2501 	movwne	r2, #58625	; 0xe501
 120:	1b0e030b 	blne	380d54 <__etext+0x3801b4>
 124:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 128:	00061001 	andeq	r1, r6, r1
 12c:	002e0200 	eoreq	r0, lr, r0, lsl #4
 130:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 134:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 138:	01110c27 	tsteq	r1, r7, lsr #24
 13c:	06400112 			; <UNDEFINED> instruction: 0x06400112
 140:	000c4297 	muleq	ip, r7, r2
 144:	012e0300 	teqeq	lr, r0, lsl #6
 148:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 14c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 150:	01110c27 	tsteq	r1, r7, lsr #24
 154:	06400112 			; <UNDEFINED> instruction: 0x06400112
 158:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
 15c:	04000013 	streq	r0, [r0], #-19
 160:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 164:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 168:	0a021349 	beq	84e94 <__etext+0x842f4>
 16c:	0f050000 	svceq	0x00050000
 170:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 174:	06000013 			; <UNDEFINED> instruction: 0x06000013
 178:	0b0b0024 	bleq	2c0210 <__etext+0x2bf670>
 17c:	0e030b3e 	vmoveq.16	d3[0], r0
 180:	34070000 	strcc	r0, [r7], #-0
 184:	3a0e0300 	bcc	380d8c <__etext+0x3801ec>
 188:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 18c:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 190:	0800000c 	stmdaeq	r0, {r2, r3}
 194:	13490101 	movtne	r0, #37121	; 0x9101
 198:	00001301 	andeq	r1, r0, r1, lsl #6
 19c:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 1a0:	00052f13 	andeq	r2, r5, r3, lsl pc
 1a4:	00150a00 	andseq	r0, r5, r0, lsl #20
 1a8:	00000c27 	andeq	r0, r0, r7, lsr #24
 1ac:	0300340b 	movweq	r3, #1035	; 0x40b
 1b0:	3b0b3a0e 	blcc	2ce9f0 <__etext+0x2cde50>
 1b4:	3f13490b 	svccc	0x0013490b
 1b8:	000a020c 	andeq	r0, sl, ip, lsl #4
 1bc:	00260c00 	eoreq	r0, r6, r0, lsl #24
 1c0:	00001349 	andeq	r1, r0, r9, asr #6
 1c4:	01110100 	tsteq	r1, r0, lsl #2
 1c8:	0b130e25 	bleq	4c3a64 <__etext+0x4c2ec4>
 1cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 1d0:	01120111 	tsteq	r2, r1, lsl r1
 1d4:	00000610 	andeq	r0, r0, r0, lsl r6
 1d8:	0b002402 	bleq	91e8 <__etext+0x8648>
 1dc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1e0:	0300000e 	movweq	r0, #14
 1e4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 1e8:	0b3b0b3a 	bleq	ec2ed8 <__etext+0xec2338>
 1ec:	00001349 	andeq	r1, r0, r9, asr #6
 1f0:	0b002404 	bleq	9208 <__etext+0x8668>
 1f4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1f8:	05000008 	streq	r0, [r0, #-8]
 1fc:	13490101 	movtne	r0, #37121	; 0x9101
 200:	00001301 	andeq	r1, r0, r1, lsl #6
 204:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
 208:	000b2f13 	andeq	r2, fp, r3, lsl pc
 20c:	01130700 	tsteq	r3, r0, lsl #14
 210:	0b3a0b0b 	bleq	e82e44 <__etext+0xe822a4>
 214:	1301053b 	movwne	r0, #5435	; 0x153b
 218:	0d080000 	stceq	0, cr0, [r8, #-0]
 21c:	3a0e0300 	bcc	380e24 <__etext+0x380284>
 220:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 224:	000a3813 	andeq	r3, sl, r3, lsl r8
 228:	01130900 	tsteq	r3, r0, lsl #18
 22c:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 230:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 234:	00001301 	andeq	r1, r0, r1, lsl #6
 238:	03000d0a 	movweq	r0, #3338	; 0xd0a
 23c:	3b0b3a08 	blcc	2cea64 <__etext+0x2cdec4>
 240:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 244:	0b00000a 	bleq	274 <__vector_table+0x274>
 248:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 24c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 250:	00001349 	andeq	r1, r0, r9, asr #6
 254:	0b000f0c 	bleq	3e8c <__etext+0x32ec>
 258:	0013490b 	andseq	r4, r3, fp, lsl #18
 25c:	00350d00 	eorseq	r0, r5, r0, lsl #26
 260:	00001349 	andeq	r1, r0, r9, asr #6
 264:	0301130e 	movweq	r1, #4878	; 0x130e
 268:	3a0b0b0e 	bcc	2c2ea8 <__etext+0x2c2308>
 26c:	01053b0b 	tsteq	r5, fp, lsl #22
 270:	0f000013 	svceq	0x00000013
 274:	13490021 	movtne	r0, #36897	; 0x9021
 278:	0000052f 	andeq	r0, r0, pc, lsr #10
 27c:	3f012e10 	svccc	0x00012e10
 280:	3a0e030c 	bcc	380eb8 <__etext+0x380318>
 284:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 288:	1201110c 	andne	r1, r1, #3
 28c:	97064001 	strls	r4, [r6, -r1]
 290:	13010c42 	movwne	r0, #7234	; 0x1c42
 294:	34110000 	ldrcc	r0, [r1], #-0
 298:	3a0e0300 	bcc	380ea0 <__etext+0x380300>
 29c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2a0:	000a0213 	andeq	r0, sl, r3, lsl r2
 2a4:	00341200 	eorseq	r1, r4, r0, lsl #4
 2a8:	0b3a0803 	bleq	e822bc <__etext+0xe8171c>
 2ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 2b0:	00000a02 	andeq	r0, r0, r2, lsl #20
 2b4:	03003413 	movweq	r3, #1043	; 0x413
 2b8:	3b0b3a0e 	blcc	2ceaf8 <__etext+0x2cdf58>
 2bc:	3f13490b 	svccc	0x0013490b
 2c0:	000a020c 	andeq	r0, sl, ip, lsl #4
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000004 	andeq	r0, r0, r4
  1c:	0000006c 	andeq	r0, r0, ip, rrx
  20:	08770002 	ldmdaeq	r7!, {r1}^
	...
  2c:	0000006c 	andeq	r0, r0, ip, rrx
  30:	0000006e 	andeq	r0, r0, lr, rrx
  34:	007d0002 	rsbseq	r0, sp, r2
  38:	0000006e 	andeq	r0, r0, lr, rrx
  3c:	00000070 	andeq	r0, r0, r0, ror r0
  40:	047d0002 	ldrbteq	r0, [sp], #-2
  44:	00000070 	andeq	r0, r0, r0, ror r0
  48:	000000b2 	strheq	r0, [r0], -r2
  4c:	04770002 	ldrbteq	r0, [r7], #-2
	...
  58:	000000b4 	strheq	r0, [r0], -r4
  5c:	000000b6 	strheq	r0, [r0], -r6
  60:	007d0002 	rsbseq	r0, sp, r2
  64:	000000b6 	strheq	r0, [r0], -r6
  68:	000000b8 	strheq	r0, [r0], -r8
  6c:	047d0002 	ldrbteq	r0, [sp], #-2
  70:	000000b8 	strheq	r0, [r0], -r8
  74:	000000dc 	ldrdeq	r0, [r0], -ip
  78:	04770002 	ldrbteq	r0, [r7], #-2
	...
  84:	000000dc 	ldrdeq	r0, [r0], -ip
  88:	000000de 	ldrdeq	r0, [r0], -lr
  8c:	007d0002 	rsbseq	r0, sp, r2
  90:	000000de 	ldrdeq	r0, [r0], -lr
  94:	000000e0 	andeq	r0, r0, r0, ror #1
  98:	047d0002 	ldrbteq	r0, [sp], #-2
  9c:	000000e0 	andeq	r0, r0, r0, ror #1
  a0:	000000e2 	andeq	r0, r0, r2, ror #1
  a4:	107d0002 	rsbsne	r0, sp, r2
  a8:	000000e2 	andeq	r0, r0, r2, ror #1
  ac:	00000122 	andeq	r0, r0, r2, lsr #2
  b0:	10770002 	rsbsne	r0, r7, r2
	...
  c0:	00000002 	andeq	r0, r0, r2
  c4:	007d0002 	rsbseq	r0, sp, r2
  c8:	00000002 	andeq	r0, r0, r2
  cc:	00000004 	andeq	r0, r0, r4
  d0:	047d0002 	ldrbteq	r0, [sp], #-2
  d4:	00000004 	andeq	r0, r0, r4
  d8:	00000006 	andeq	r0, r0, r6
  dc:	04770002 	ldrbteq	r0, [r7], #-2
	...
  e8:	00000008 	andeq	r0, r0, r8
  ec:	0000000a 	andeq	r0, r0, sl
  f0:	007d0002 	rsbseq	r0, sp, r2
  f4:	0000000a 	andeq	r0, r0, sl
  f8:	0000000c 	andeq	r0, r0, ip
  fc:	087d0002 	ldmdaeq	sp!, {r1}^
 100:	0000000c 	andeq	r0, r0, ip
 104:	0000000e 	andeq	r0, r0, lr
 108:	107d0002 	rsbsne	r0, sp, r2
 10c:	0000000e 	andeq	r0, r0, lr
 110:	000000ac 	andeq	r0, r0, ip, lsr #1
 114:	10770002 	rsbsne	r0, r7, r2
	...
 124:	00000002 	andeq	r0, r0, r2
 128:	007d0002 	rsbseq	r0, sp, r2
 12c:	00000002 	andeq	r0, r0, r2
 130:	00000004 	andeq	r0, r0, r4
 134:	047d0002 	ldrbteq	r0, [sp], #-2
 138:	00000004 	andeq	r0, r0, r4
 13c:	00000006 	andeq	r0, r0, r6
 140:	107d0002 	rsbsne	r0, sp, r2
 144:	00000006 	andeq	r0, r0, r6
 148:	000001ce 	andeq	r0, r0, lr, asr #3
 14c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000800 	andeq	r0, r0, r0, lsl #16
  14:	00000122 	andeq	r0, r0, r2, lsr #2
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	03bc0002 			; <UNDEFINED> instruction: 0x03bc0002
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000924 	andeq	r0, r0, r4, lsr #18
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	04bf0002 	ldrteq	r0, [pc], #2	; 4c <__vector_table+0x4c>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  54:	000001ce 	andeq	r0, r0, lr, asr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011b 	andeq	r0, r0, fp, lsl r1
   4:	00c50002 	sbceq	r0, r5, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
  20:	6b6f6d2f 	blvs	1bdb4e4 <__etext+0x1bda944>
  24:	732f7265 	teqvc	pc, #1342177286	; 0x50000006
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
  2c:	7261635f 	rsbvc	r6, r1, #2080374785	; 0x7c000001
  30:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  34:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  38:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  3c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  40:	61652d65 	cmnvs	r5, r5, ror #26
  44:	342d6962 	strtcc	r6, [sp], #-2402	; 0x962
  48:	322d375f 	eorcc	r3, sp, #24903680	; 0x17c0000
  4c:	71333130 	teqvc	r3, r0, lsr r1
  50:	69622f33 	stmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, fp, sp}^
  54:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
  58:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  5c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	342f6962 	strtcc	r6, [pc], #-2402	; 74 <__vector_table+0x74>
  70:	342e372e 	strtcc	r3, [lr], #-1838	; 0x72e
  74:	2f2e2e2f 	svccs	0x002e2e2f
  78:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  7c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  90:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  94:	2e006564 	cfsh32cs	mvfx6, mvfx0, #52
  98:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  9c:	70632f62 	rsbvc	r2, r3, r2, ror #30
  a0:	65682f75 	strbvs	r2, [r8, #-3957]!	; 0xf75
  a4:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  a8:	6d000073 	stcvs	0, cr0, [r0, #-460]	; 0xfffffe34
  ac:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
  b0:	00000063 	andeq	r0, r0, r3, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0x300
  b8:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  bc:	00010068 	andeq	r0, r1, r8, rrx
  c0:	364b4d00 	strbcc	r4, [fp], -r0, lsl #26
  c4:	35314630 	ldrcc	r4, [r1, #-1584]!	; 0x630
  c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08000205 	stmdaeq	r0, {r0, r2, r9}
  d4:	1a030000 	bne	c00dc <__etext+0xbf53c>
  d8:	bcd73101 	ldflte	f3, [r7], {1}
  dc:	02007530 	andeq	r7, r0, #201326592	; 0xc000000
  e0:	00790104 	rsbseq	r0, r9, r4, lsl #2
  e4:	75010402 	strvc	r0, [r1, #-1026]	; 0x402
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	200b032f 	andcs	r0, fp, pc, lsr #6
  f0:	7575912f 	ldrbvc	r9, [r5, #-303]!	; 0x12f
  f4:	4a0a0375 	bmi	280ed0 <__etext+0x280330>
  f8:	0375832f 	cmneq	r5, #-1140850688	; 0xbc000000
  fc:	4c3f3c0a 	ldcmi	12, cr3, [pc], #-40	; dc <__vector_table+0xdc>
 100:	02040200 	andeq	r0, r4, #0
 104:	0402004b 	streq	r0, [r2], #-75	; 0x4b
 108:	02001f02 	andeq	r1, r0, #8
 10c:	4a060104 	bmi	180524 <__etext+0x17f984>
 110:	02005606 	andeq	r5, r0, #6291456	; 0x600000
 114:	4a060104 	bmi	18052c <__etext+0x17f98c>
 118:	05025d06 	streq	r5, [r2, #-3334]	; 0xd06
 11c:	69010100 	stmdbvs	r1, {r8}
 120:	02000000 	andeq	r0, r0, #0
 124:	00002f00 	andeq	r2, r0, r0, lsl #30
 128:	fb010200 	blx	40932 <__etext+0x3fd92>
 12c:	01000d0e 	tsteq	r0, lr, lsl #26
 130:	00010101 	andeq	r0, r1, r1, lsl #2
 134:	00010000 	andeq	r0, r1, r0
 138:	2e2e0100 	sufcse	f0, f6, f0
 13c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 140:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 144:	74730000 	ldrbtvc	r0, [r3], #-0
 148:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0x261
 14c:	366b5f70 	uqsub16cc	r5, fp, r0
 150:	00632e30 	rsbeq	r2, r3, r0, lsr lr
 154:	00000001 	andeq	r0, r0, r1
 158:	24020500 	strcs	r0, [r2], #-1280	; 0x500
 15c:	03000009 	movweq	r0, #9
 160:	00010397 	muleq	r1, r7, r3
 164:	2f010402 	svccs	0x00010402
 168:	412e0b03 	teqmi	lr, r3, lsl #22
 16c:	59777575 	ldmdbpl	r7!, {r0, r2, r4, r5, r6, r8, sl, ip, sp, lr}^
 170:	02002159 	andeq	r2, r0, #1073741846	; 0x40000016
 174:	79b90104 	ldmibvc	r9!, {r2, r8}
 178:	00215959 	eoreq	r5, r1, r9, asr r9
 17c:	81010402 	tsthi	r1, r2, lsl #8
 180:	0200304e 	andeq	r3, r0, #78	; 0x4e
 184:	02300104 	eorseq	r0, r0, #1
 188:	01010001 	tsteq	r1, r1
 18c:	00000131 	andeq	r0, r0, r1, lsr r1
 190:	00d60002 	sbcseq	r0, r6, r2
 194:	01020000 	mrseq	r0, (UNDEF: 2)
 198:	000d0efb 	strdeq	r0, [sp], -fp
 19c:	01010101 	tsteq	r1, r1, lsl #2
 1a0:	01000000 	mrseq	r0, (UNDEF: 0)
 1a4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 1a8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1ac:	70632f62 	rsbvc	r2, r3, r2, ror #30
 1b0:	682f0075 	stmdavs	pc!, {r0, r2, r4, r5, r6}	; <UNPREDICTABLE>
 1b4:	2f656d6f 	svccs	0x00656d6f
 1b8:	656b6f6d 	strbvs	r6, [fp, #-3949]!	; 0xf6d
 1bc:	6d732f72 	ldclvs	15, cr2, [r3, #-456]!	; 0xfffffe38
 1c0:	5f747261 	svcpl	0x00747261
 1c4:	2f726163 	svccs	0x00726163
 1c8:	2f637273 	svccs	0x00637273
 1cc:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 1d0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 1d8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1dc:	5f342d69 	svcpl	0x00342d69
 1e0:	30322d37 	eorscc	r2, r2, r7, lsr sp
 1e4:	33713331 	cmncc	r1, #-1006632960	; 0xc4000000
 1e8:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
 1ec:	2f2e2e2f 	svccs	0x002e2e2f
 1f0:	2f62696c 	svccs	0x0062696c
 1f4:	2f636367 	svccs	0x00636367
 1f8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1fc:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 200:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 204:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 208:	2f342e37 	svccs	0x00342e37
 20c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 210:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 214:	2f2e2e2f 	svccs	0x002e2e2f
 218:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 21c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 220:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 224:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 228:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 22c:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
 230:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 234:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 238:	6165682f 	cmnvs	r5, pc, lsr #16
 23c:	73726564 	cmnvc	r2, #419430400	; 0x19000000
 240:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
 244:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 248:	30366b5f 	eorscc	r6, r6, pc, asr fp
 24c:	0100632e 	tsteq	r0, lr, lsr #6
 250:	74730000 	ldrbtvc	r0, [r3], #-0
 254:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 258:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 25c:	4b4d0000 	blmi	1340264 <__etext+0x133f6c4>
 260:	31463036 	cmpcc	r6, r6, lsr r0
 264:	00682e35 	rsbeq	r2, r8, r5, lsr lr
 268:	00000003 	andeq	r0, r0, r3
 26c:	d0020500 	andle	r0, r2, r0, lsl #10
 270:	03000009 	movweq	r0, #9
 274:	083f0119 	ldmdaeq	pc!, {r0, r3, r4, r8}	; <UNPREDICTABLE>
 278:	3f087640 	svccc	0x00087640
 27c:	04020075 	streq	r0, [r2], #-117	; 0x75
 280:	06200601 	strteq	r0, [r0], -r1, lsl #12
 284:	0402009f 	streq	r0, [r2], #-159	; 0x9f
 288:	06200601 	strteq	r0, [r0], -r1, lsl #12
 28c:	687675bc 	ldmdavs	r6!, {r2, r3, r4, r5, r7, r8, sl, ip, sp, lr}^
 290:	0200cbbe 	andeq	ip, r0, #194560	; 0x2f800
 294:	4a060204 	bmi	180aac <__etext+0x17ff0c>
 298:	01040200 	mrseq	r0, R12_usr
 29c:	683e064a 	ldmdavs	lr!, {r1, r3, r6, r9, sl}
 2a0:	04020075 	streq	r0, [r2], #-117	; 0x75
 2a4:	06200601 	strteq	r0, [r0], -r1, lsl #12
 2a8:	040200a0 	streq	r0, [r2], #-160	; 0xa0
 2ac:	06200601 	strteq	r0, [r0], -r1, lsl #12
 2b0:	0200d79f 	andeq	sp, r0, #41680896	; 0x27c0000
 2b4:	20060104 	andcs	r0, r6, r4, lsl #2
 2b8:	9f08bc06 	svcls	0x0008bc06
 2bc:	01000502 	tsteq	r0, r2, lsl #10
 2c0:	Address 0x000002c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	4f495047 	svcmi	0x00495047
   4:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
   8:	0070614d 	rsbseq	r6, r0, sp, asr #2
   c:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
  10:	43504700 	cmpmi	r0, #0
  14:	47005248 	strmi	r5, [r0, -r8, asr #4]
  18:	5f4f4950 	svcpl	0x004f4950
  1c:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
  20:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
  24:	46440072 			; <UNDEFINED> instruction: 0x46440072
  28:	47005243 	strmi	r5, [r0, -r3, asr #4]
  2c:	524c4350 	subpl	r4, ip, #1073741825	; 0x40000001
  30:	49445000 	stmdbmi	r4, {ip, lr}^
  34:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
  38:	4d5f4349 	ldclmi	3, cr4, [pc, #-292]	; ffffff1c <__StackLimit+0xdfffff1c>
  3c:	614d6d65 	cmpvs	sp, r5, ror #26
  40:	46440070 			; <UNDEFINED> instruction: 0x46440070
  44:	49005245 	stmdbmi	r0, {r0, r2, r6, r9, ip, lr}
  48:	00524543 	subseq	r4, r2, r3, asr #10
  4c:	616c6564 	cmnvs	ip, r4, ror #10
  50:	53490079 	movtpl	r0, #36985	; 0x9079
  54:	75005246 	strvc	r5, [r0, #-582]	; 0x246
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  64:	4f445000 	svcmi	0x00445000
  68:	54530052 	ldrbpl	r0, [r3], #-82	; 0x52
  6c:	47005249 	strmi	r5, [r0, -r9, asr #4]
  70:	4320554e 	teqmi	r0, #327155712	; 0x13800000
  74:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  78:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  7c:	30333130 	eorscc	r3, r3, r0, lsr r1
  80:	20333139 	eorscs	r3, r3, r9, lsr r1
  84:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  88:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  8c:	415b2029 	cmpmi	fp, r9, lsr #32
  90:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff346 <__StackLimit+0xdffff346>
  94:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  98:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  9c:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  a0:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  a4:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  a8:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  ac:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  b0:	36323032 			; <UNDEFINED> instruction: 0x36323032
  b4:	005d3130 	subseq	r3, sp, r0, lsr r1
  b8:	6e69616d 	powvsez	f6, f1, #5.0
  bc:	44445000 	strbmi	r5, [r4], #-0
  c0:	53490052 	movtpl	r0, #36946	; 0x9052
  c4:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
  c8:	5f434956 	svcpl	0x00434956
  cc:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
  d0:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
  d4:	6f6c0072 	svcvs	0x006c0072
  d8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  ec:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  f0:	745f3874 	ldrbvc	r3, [pc], #-2164	; f8 <__vector_table+0xf8>
  f4:	524f5000 	subpl	r5, pc, #0
  f8:	654d5f54 	strbvs	r5, [sp, #-3924]	; 0xf54
  fc:	70614d6d 	rsbvc	r4, r1, sp, ror #26
 100:	00727450 	rsbseq	r7, r2, r0, asr r4
 104:	524f5350 	subpl	r5, pc, #1073741825	; 0x40000001
 108:	7a697300 	bvc	1a5cd10 <__etext+0x1a5c170>
 10c:	70797465 	rsbsvc	r7, r9, r5, ror #8
 110:	46440065 	strbmi	r0, [r4], -r5, rrx
 114:	50005257 	andpl	r5, r0, r7, asr r2
 118:	4254524f 	subsmi	r5, r4, #-268435452	; 0xf0000004
 11c:	5152495f 	cmppl	r2, pc, asr r9
 120:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
 124:	0072656c 	rsbseq	r6, r2, ip, ror #10
 128:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 12c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 130:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 134:	616d0074 	smcvs	53252	; 0xd004
 138:	632e6e69 	teqvs	lr, #1680	; 0x690
 13c:	6f682f00 	svcvs	0x00682f00
 140:	6d2f656d 	cfstr32vs	mvfx6, [pc, #-436]!	; ffffff94 <__StackLimit+0xdfffff94>
 144:	72656b6f 	rsbvc	r6, r5, #113664	; 0x1bc00
 148:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
 14c:	6c5f6465 	cfldrdvs	mvd6, [pc], {101}	; 0x65
 150:	6e726165 	rpwvssz	f6, f2, f5
 154:	6f72702f 	svcvs	0x0072702f
 158:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
 15c:	616d732f 	cmnvs	sp, pc, lsr #6
 160:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
 164:	702f7261 	eorvc	r7, pc, r1, ror #4
 168:	656a6f72 	strbvs	r6, [sl, #-3954]!	; 0xf72
 16c:	67007463 	strvs	r7, [r0, -r3, ror #8]
 170:	5f6f6970 	svcpl	0x006f6970
 174:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
 178:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
 17c:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
 180:	2074726f 	rsbscs	r7, r4, pc, ror #4
 184:	00746e69 	rsbseq	r6, r4, r9, ror #28
 188:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
 18c:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
 190:	0070614d 	rsbseq	r6, r0, sp, asr #2
 194:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 198:	745f3233 	ldrbvc	r3, [pc], #-563	; 1a0 <__vector_table+0x1a0>
 19c:	4f545000 	svcmi	0x00545000
 1a0:	41490052 	qdaddmi	r0, r2, r9
 1a4:	73005242 	movwvc	r5, #578	; 0x242
 1a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
 1ac:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
 1b0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
 1b4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1b8:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
 1bc:	56524553 			; <UNDEFINED> instruction: 0x56524553
 1c0:	305f4445 	subscc	r4, pc, r5, asr #8
 1c4:	53455200 	movtpl	r5, #20992	; 0x5200
 1c8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
 1cc:	00315f44 	eorseq	r5, r1, r4, asr #30
 1d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
 1d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
 1d8:	5200325f 	andpl	r3, r0, #-268435451	; 0xf0000005
 1dc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 1e0:	5f444556 	svcpl	0x00444556
 1e4:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
 1e8:	56524553 			; <UNDEFINED> instruction: 0x56524553
 1ec:	345f4445 	ldrbcc	r4, [pc], #-1093	; 1f4 <__vector_table+0x1f4>
 1f0:	53455200 	movtpl	r5, #20992	; 0x5200
 1f4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
 1f8:	00355f44 	eorseq	r5, r5, r4, asr #30
 1fc:	524f4350 	subpl	r4, pc, #1073741825	; 0x40000001
 200:	66654400 	strbtvs	r4, [r5], -r0, lsl #8
 204:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
 208:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 20c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
 210:	62655f00 	rsbvs	r5, r5, #0
 214:	5f007373 	svcpl	0x00007373
 218:	74616473 	strbtvc	r6, [r1], #-1139	; 0x473
 21c:	5f670061 	svcpl	0x00670061
 220:	566e6670 			; <UNDEFINED> instruction: 0x566e6670
 224:	6f746365 	svcvs	0x00746365
 228:	5f007372 	svcpl	0x00007372
 22c:	74616465 	strbtvc	r6, [r1], #-1125	; 0x465
 230:	65520061 	ldrbvs	r0, [r2, #-97]	; 0x61
 234:	5f746573 	svcpl	0x00746573
 238:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
 23c:	0072656c 	rsbseq	r6, r2, ip, ror #10
 240:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0x564
 244:	74616e69 	strbtvc	r6, [r1], #-3689	; 0xe69
 248:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 24c:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
 250:	2e006563 	cfsh32cs	mvfx6, mvfx0, #51
 254:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 258:	70632f62 	rsbvc	r2, r3, r2, ror #30
 25c:	74732f75 	ldrbtvc	r2, [r3], #-3957	; 0xf75
 260:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0x261
 264:	366b5f70 	uqsub16cc	r5, fp, r0
 268:	00632e30 	rsbeq	r2, r3, r0, lsr lr
 26c:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
 270:	655f0073 	ldrbvs	r0, [pc, #-115]	; 205 <__vector_table+0x205>
 274:	74786574 	ldrbtvc	r6, [r8], #-1396	; 0x574
 278:	504f5300 	subpl	r5, pc, r0, lsl #6
 27c:	46003554 			; <UNDEFINED> instruction: 0x46003554
 280:	31474643 	cmpcc	r7, r3, asr #12
 284:	46434600 	strbmi	r4, [r3], -r0, lsl #12
 288:	53003247 	movwpl	r3, #583	; 0x247
 28c:	00444944 	subeq	r4, r4, r4, asr #18
 290:	5f47434d 	svcpl	0x0047434d
 294:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 298:	74507061 	ldrbvc	r7, [r0], #-97	; 0x61
 29c:	4f530072 	svcmi	0x00530072
 2a0:	43315450 	teqmi	r1, #1342177280	; 0x50000000
 2a4:	55004746 	strpl	r4, [r0, #-1862]	; 0x746
 2a8:	00484449 	subeq	r4, r8, r9, asr #8
 2ac:	50414650 	subpl	r4, r1, r0, asr r6
 2b0:	49550052 	ldmdbmi	r5, {r1, r4, r6}^
 2b4:	46004c44 	strmi	r4, [r0], -r4, asr #24
 2b8:	4d5f434d 	ldclmi	3, cr4, [pc, #-308]	; 18c <__vector_table+0x18c>
 2bc:	614d6d65 	cmpvs	sp, r5, ror #26
 2c0:	6f630070 	svcvs	0x00630070
 2c4:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 2c8:	6d5f6b6c 	vldrvs	d22, [pc, #-432]	; 120 <__vector_table+0x120>
 2cc:	53007a68 	movwpl	r7, #2664	; 0xa68
 2d0:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 1b4 <__vector_table+0x1b4>
 2d4:	614d6d65 	cmpvs	sp, r5, ror #26
 2d8:	72745070 	rsbsvc	r5, r4, #112	; 0x70
 2dc:	72657000 	rsbvc	r7, r5, #0
 2e0:	5f687069 	svcpl	0x00687069
 2e4:	5f6b6c63 	svcpl	0x006b6c63
 2e8:	007a686b 	rsbseq	r6, sl, fp, ror #16
 2ec:	56474154 			; <UNDEFINED> instruction: 0x56474154
 2f0:	43530044 	cmpmi	r3, #68	; 0x44
 2f4:	00314347 	eorseq	r4, r1, r7, asr #6
 2f8:	43474353 	movtmi	r4, #29523	; 0x7353
 2fc:	43530032 	cmpmi	r3, #50	; 0x32
 300:	00334347 	eorseq	r4, r3, r7, asr #6
 304:	43474353 	movtmi	r4, #29523	; 0x7353
 308:	43530034 	cmpmi	r3, #52	; 0x34
 30c:	00354347 	eorseq	r4, r5, r7, asr #6
 310:	43474353 	movtmi	r4, #29523	; 0x7353
 314:	43530036 	cmpmi	r3, #54	; 0x36
 318:	00374347 	eorseq	r4, r7, r7, asr #6
 31c:	4d444955 	stclmi	9, cr4, [r4, #-340]	; 0xfffffeac
 320:	2e2e0048 	cdpcs	0, 2, cr0, cr14, cr8, {2}
 324:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 328:	7570632f 	ldrbvc	r6, [r0, #-815]!	; 0x32f
 32c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
 330:	5f6d6574 	svcpl	0x006d6574
 334:	2e30366b 	cfmsuba32cs	mvax3, mvax3, mvfx0, mvfx11
 338:	4c430063 	mcrrmi	0, 6, r0, r3, cr3
 33c:	5649444b 	strbpl	r4, [r9], -fp, asr #8
 340:	4c430031 	mcrrmi	0, 3, r0, r3, cr1
 344:	5649444b 	strbpl	r4, [r9], -fp, asr #8
 348:	4c430032 	mcrrmi	0, 3, r0, r3, cr2
 34c:	5649444b 	strbpl	r4, [r9], -fp, asr #8
 350:	46500034 			; <UNDEFINED> instruction: 0x46500034
 354:	43313042 	teqmi	r1, #66	; 0x42
 358:	79530052 	ldmdbvc	r3, {r1, r4, r6}^
 35c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 360:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
 364:	4d495300 	stclmi	3, cr5, [r9, #-0]
 368:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
 36c:	0070614d 	rsbseq	r6, r0, sp, asr #2
 370:	41544144 	cmpmi	r4, r4, asr #2
 374:	004c4d5f 	subeq	r4, ip, pc, asr sp
 378:	5f47434d 	svcpl	0x0047434d
 37c:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 380:	44007061 	strmi	r7, [r0], #-97	; 0x61
 384:	5f415441 	svcpl	0x00415441
 388:	5300554d 	movwpl	r5, #1357	; 0x54d
 38c:	3154504f 	cmpcc	r4, pc, asr #32
 390:	504f5300 	subpl	r5, pc, r0, lsl #6
 394:	53003254 	movwpl	r3, #596	; 0x254
 398:	3654504f 	ldrbcc	r5, [r4], -pc, asr #32
 39c:	504f5300 	subpl	r5, pc, r0, lsl #6
 3a0:	55003754 	strpl	r3, [r0, #-1876]	; 0x754
 3a4:	4c4d4449 	cfstrdmi	mvd4, [sp], {73}	; 0x49
 3a8:	54414400 	strbpl	r4, [r1], #-1024	; 0x400
 3ac:	4d555f41 	ldclmi	15, cr5, [r5, #-260]	; 0xfffffefc
 3b0:	54414400 	strbpl	r4, [r1], #-1024	; 0x400
 3b4:	4d4c5f41 	stclmi	15, cr5, [ip, #-260]	; 0xfffffefc
 3b8:	43544100 	cmpmi	r4, #0
 3bc:	50004c56 	andpl	r4, r0, r6, asr ip
 3c0:	33324246 	teqcc	r2, #1610612740	; 0x60000004
 3c4:	74005243 	strvc	r5, [r0], #-579	; 0x243
 3c8:	5f706d65 	svcpl	0x00706d65
 3cc:	70616670 	rsbvc	r6, r1, r0, ror r6
 3d0:	4d460072 	stclmi	0, cr0, [r6, #-456]	; 0xfffffe38
 3d4:	654d5f43 	strbvs	r5, [sp, #-3907]	; 0xf43
 3d8:	70614d6d 	rsbvc	r4, r1, sp, ror #26
 3dc:	00727450 	rsbseq	r7, r2, r0, asr r4
 3e0:	56435441 	strbpl	r5, [r3], -r1, asr #8
 3e4:	4f530048 	svcmi	0x00530048
 3e8:	00345450 	eorseq	r5, r4, r0, asr r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__etext+0x10d0184>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__StackLimit+0xdffff2fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000800 	andeq	r0, r0, r0, lsl #16
  1c:	0000006c 	andeq	r0, r0, ip, rrx
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0000070d 	andeq	r0, r0, sp, lsl #14
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000086c 	andeq	r0, r0, ip, ror #16
  38:	00000046 	andeq	r0, r0, r6, asr #32
  3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  40:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
  50:	00000028 	andeq	r0, r0, r8, lsr #32
  54:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  58:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  5c:	00000018 	andeq	r0, r0, r8, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000008dc 	ldrdeq	r0, [r0], -ip
  68:	00000046 	andeq	r0, r0, r6, asr #32
  6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  70:	100e4101 	andne	r4, lr, r1, lsl #2
  74:	00070d41 	andeq	r0, r7, r1, asr #26
  78:	0000000c 	andeq	r0, r0, ip
  7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  80:	7c020001 	stcvc	0, cr0, [r2], {1}
  84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000078 	andeq	r0, r0, r8, ror r0
  90:	00000924 	andeq	r0, r0, r4, lsr #18
  94:	00000006 	andeq	r0, r0, r6
  98:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  9c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	00000078 	andeq	r0, r0, r8, ror r0
  a8:	0000092c 	andeq	r0, r0, ip, lsr #18
  ac:	000000a4 	andeq	r0, r0, r4, lsr #1
  b0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  b4:	41018e02 	tstmi	r1, r2, lsl #28
  b8:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  bc:	00000007 	andeq	r0, r0, r7
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  c8:	7c020001 	stcvc	0, cr0, [r2], {1}
  cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  d0:	00000018 	andeq	r0, r0, r8, lsl r0
  d4:	000000c0 	andeq	r0, r0, r0, asr #1
  d8:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  dc:	000001ce 	andeq	r0, r0, lr, asr #3
  e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  e4:	100e4101 	andne	r4, lr, r1, lsl #2
  e8:	00070d41 	andeq	r0, r7, r1, asr #26
