diff --git a/piton/design/chip/rtl/chip.v.pyv b/piton/design/chip/rtl/chip.v.pyv
index 40b53a0..5a5f446 100644
--- a/piton/design/chip/rtl/chip.v.pyv
+++ b/piton/design/chip/rtl/chip.v.pyv
@@ -86,6 +86,9 @@ module chip(
    output [7:0]                                 leds,
 `endif // endif PITON_CHIP_FPGA
 
+  output                      o_clk_muxed,
+  output  [`NUM_TILES*12-1:0] o_probe,
+
 `ifndef PITON_NO_CHIP_BRIDGE
    // For FPGA implementations, we convert to differential and source synchronous
 `ifdef PITON_CHIP_FPGA
@@ -155,6 +158,7 @@ module chip(
 
 <%
     from pyhplib import *
+    from itertools import product
 %>
 
    ///////////////////////
@@ -1160,6 +1164,16 @@ module chip(
             print currenttile;
             # print "`endif"
 %>
+
+<%
+    probes = ["tile_%d_%d_out_%s_noc%d_valid" % (tileY,tileX,direction,noc+1) \
+              for tileY,tileX,direction,noc in product(range(Y_TILES),
+                                                       range(X_TILES),
+                                                       "NESW",
+                                                       range(3))]
+    print "assign o_probe = {%s};" % ','.join(probes[::-1])
+%>
+  assign o_clk_muxed = clk_muxed;
 endmodule
 
 `endif
