{"Source Block": ["oh/src/mio/hdl/mtx_io.v@96:108@HdlStmAssign", "     tx_packet_sdr[IOW-1:0] <= shiftreg[IOW-1:0];\n      \n   // ddr circuit (one stage pipeline delay!)\n   assign ddr_data_even[IOW/2-1:0] = shiftreg[IOW/2-1:0];\n\n   assign ddr_data_odd[IOW/2-1:0] = (iowidth[1:0]==2'b00) ? shiftreg[15:8]  :\n\t\t\t\t    (iowidth[1:0]==2'b01) ? shiftreg[31:16] :\n\t\t\t\t                            shiftreg[63:32];\n   \n   oh_oddr#(.DW(IOW/2))\n   data_oddr (.out\t(tx_packet_ddr[IOW/2-1:0]),\n              .clk\t(io_clk),\n\t      .din1\t(ddr_data_even[IOW/2-1:0]),\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_io.v@94:104", "   // pipeline sdr to compensate for ddr\n   always @ (posedge io_clk)\n     tx_packet_sdr[IOW-1:0] <= shiftreg[IOW-1:0];\n      \n   // ddr circuit (one stage pipeline delay!)\n   assign ddr_data_even[IOW/2-1:0] = shiftreg[IOW/2-1:0];\n\n   assign ddr_data_odd[IOW/2-1:0] = (iowidth[1:0]==2'b00) ? shiftreg[15:8]  :\n\t\t\t\t    (iowidth[1:0]==2'b01) ? shiftreg[31:16] :\n\t\t\t\t                            shiftreg[63:32];\n   \n"]], "Diff Content": {"Delete": [[101, "   assign ddr_data_odd[IOW/2-1:0] = (iowidth[1:0]==2'b00) ? shiftreg[15:8]  :\n"], [102, "\t\t\t\t    (iowidth[1:0]==2'b01) ? shiftreg[31:16] :\n"], [103, "\t\t\t\t                            shiftreg[63:32];\n"]], "Add": [[103, "   assign ddr_data_odd[IOW/2-1:0] = (iowidth[1:0]==2'b00) ? shiftreg[7:4]   : //byte\n"], [103, "\t\t\t\t    (iowidth[1:0]==2'b01) ? shiftreg[15:8]  : //short\n"], [103, "    \t\t\t\t    (iowidth[1:0]==2'b10) ? shiftreg[31:16] : //word\n"], [103, "\t\t\t\t                            shiftreg[63:32];  //double\n"]]}}