Running: D:\programming\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/EDA/New folder/EDA/fifo_controller_tb_isim_beh.exe -prj D:/EDA/New folder/EDA/fifo_controller_tb_beh.prj work.fifo_controller_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/EDA/New folder/EDA/Gray_Counter.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/gra_to_binary.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/fifo_controller.vhd" into library work
Parsing VHDL file "D:/EDA/New folder/EDA/fifo_controller_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160788 KB
Fuse CPU Usage: 264 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Gray_Counter [gray_counter_default]
Compiling architecture behavioral of entity gray_to_binary [gray_to_binary_default]
Compiling architecture behavioral of entity fifo_controller [fifo_controller_default]
Compiling architecture behavior of entity fifo_controller_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable D:/EDA/New folder/EDA/fifo_controller_tb_isim_beh.exe
Fuse Memory Usage: 177408 KB
Fuse CPU Usage: 437 ms
