
---------- Begin Simulation Statistics ----------
simSeconds                                   0.053447                       # Number of seconds simulated (Second)
simTicks                                  53447227000                       # Number of ticks simulated (Tick)
finalTick                                 53447227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    181.95                       # Real time elapsed on the host (Second)
hostTickRate                                293752956                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412115                       # Number of instructions simulated (Count)
simOps                                       86497722                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   266079                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     475403                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          122678                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.019107                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.351943                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      122325     99.71%     99.71% |         269      0.22%     99.93% |          77      0.06%     99.99% |           1      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            122678                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28649244                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.375722                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.248377                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.796355                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20992943     73.28%     73.28% |     6870318     23.98%     97.26% |      655249      2.29%     99.54% |       87177      0.30%     99.85% |       26477      0.09%     99.94% |       11165      0.04%     99.98% |        2890      0.01%     99.99% |        1650      0.01%    100.00% |        1375      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28649244                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28956231                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.199362                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.016890                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.553405                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28911714     99.85%     99.85% |       39027      0.13%     99.98% |        3659      0.01%     99.99% |         979      0.00%    100.00% |         556      0.00%    100.00% |         227      0.00%    100.00% |          21      0.00%    100.00% |          34      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28956231                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28894636                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010649                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007394                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.108786                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28894620    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28894636                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        61595                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    89.725952                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    82.953588                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    43.448543                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       17082     27.73%     27.73% |       39023     63.35%     91.09% |        3659      5.94%     97.03% |         979      1.59%     98.62% |         556      0.90%     99.52% |         227      0.37%     99.89% |          21      0.03%     99.92% |          34      0.06%     99.98% |          14      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        61595                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        61595                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.001201                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.080979                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       61578     99.97%     99.97% |           0      0.00%     99.97% |           6      0.01%     99.98% |           0      0.00%     99.98% |           5      0.01%     99.99% |           0      0.00%     99.99% |           3      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         61595                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        61083                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.037163                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.491432                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       60741     99.44%     99.44% |         261      0.43%     99.87% |          74      0.12%     99.99% |           1      0.00%     99.99% |           4      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         61083                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9052908      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8688326      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11214998      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           61595      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        61084      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        61083      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         39652      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2733      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        19211      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9013256      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8685593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11195787      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        61084      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        61083      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        42384      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        19211      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         61595      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         61084      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        61595      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        61083      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        61595      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        61084      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        61595      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        61083      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        61595                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    89.725952                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    82.953588                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    43.448543                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       17082     27.73%     27.73% |       39023     63.35%     91.09% |        3659      5.94%     97.03% |         979      1.59%     98.62% |         556      0.90%     99.52% |         227      0.37%     99.89% |          21      0.03%     99.92% |          34      0.06%     99.98% |          14      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        61595                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        61594                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9052908                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.400540                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.019615                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.806511                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9026818     99.71%     99.71% |       22350      0.25%     99.96% |        2251      0.02%     99.98% |         839      0.01%     99.99% |         417      0.00%    100.00% |         176      0.00%    100.00% |          19      0.00%    100.00% |          25      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9052908                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9013256                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.011687                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9013251    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9013256                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        39652                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    92.445097                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    84.312117                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    47.451887                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       13562     34.20%     34.20% |       22350     56.37%     90.57% |        2251      5.68%     96.24% |         839      2.12%     98.36% |         417      1.05%     99.41% |         176      0.44%     99.86% |          19      0.05%     99.90% |          25      0.06%     99.97% |          13      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        39652                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748631                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.166453                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019426                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.840879                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10731335     99.84%     99.84% |       15828      0.15%     99.99% |        1189      0.01%    100.00% |         114      0.00%    100.00% |         115      0.00%    100.00% |          40      0.00%    100.00% |           1      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748631                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10729849                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.016666                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.011604                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.132776                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10729843    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10729849                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        18782                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    86.737515                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.054345                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.125365                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1487      7.92%      7.92% |       15827     84.27%     92.18% |        1189      6.33%     98.51% |         114      0.61%     99.12% |         115      0.61%     99.73% |          40      0.21%     99.95% |           1      0.01%     99.95% |           8      0.04%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        18782                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8688325                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.022371                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.442902                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8687432     99.99%     99.99% |         660      0.01%    100.00% |         181      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8688325                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8685593                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000004                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.009561                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8685591    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8685593                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2732                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.129575                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.062204                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    39.541561                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1839     67.31%     67.31% |         660     24.16%     91.47% |         181      6.63%     98.10% |          21      0.77%     98.87% |          20      0.73%     99.60% |          10      0.37%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2732                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466367                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.349945                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215165                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.793147                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466129     99.95%     99.95% |         189      0.04%     99.99% |          38      0.01%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466367                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       465938                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276339                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210565                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.497832                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      465932    100.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       465938                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          429                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    81.293706                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    74.713043                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    42.654091                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         194     45.22%     45.22% |         186     43.36%     88.58% |          38      8.86%     97.44% |           5      1.17%     98.60% |           4      0.93%     99.53% |           1      0.23%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          429                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        39652                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    92.445097                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    84.312117                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    47.451887                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       13562     34.20%     34.20% |       22350     56.37%     90.57% |        2251      5.68%     96.24% |         839      2.12%     98.36% |         417      1.05%     99.41% |         176      0.44%     99.86% |          19      0.05%     99.90% |          25      0.06%     99.97% |          13      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        39652                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        18782                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    86.737515                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.054345                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.125365                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1487      7.92%      7.92% |       15827     84.27%     92.18% |        1189      6.33%     98.51% |         114      0.61%     99.12% |         115      0.61%     99.73% |          40      0.21%     99.95% |           1      0.01%     99.95% |           8      0.04%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        18782                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2732                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.129575                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.062204                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    39.541561                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1839     67.31%     67.31% |         660     24.16%     91.47% |         181      6.63%     98.10% |          21      0.77%     98.87% |          20      0.73%     99.60% |          10      0.37%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2732                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          429                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    81.293706                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    74.713043                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    42.654091                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         194     45.22%     45.22% |         186     43.36%     88.58% |          38      8.86%     97.44% |           5      1.17%     98.60% |           4      0.93%     99.53% |           1      0.23%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          429                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       122678                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.019107                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.351943                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       122325     99.71%     99.71% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          269      0.22%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           77      0.06%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            4      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       122678                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28894636                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        61596                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28956232                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.447226                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.541778                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.036279                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004591                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999888                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.032125                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001143                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.813929                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002295                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10000.538943                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002296                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008738                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998709                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002808                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998728                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        123192                       (Unspecified)
system.caches.network.msg_byte.Control         985536                       (Unspecified)
system.caches.network.msg_count.Data           122168                       (Unspecified)
system.caches.network.msg_byte.Data           8796096                       (Unspecified)
system.caches.network.msg_count.Response_Data       123190                       (Unspecified)
system.caches.network.msg_byte.Response_Data      8869680                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       122166                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       977328                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002295                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8000.539429                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001143                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.819631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.034969                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.573832                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        61596                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       492768                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        61084                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      4398048                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        61595                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      4434840                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        61083                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       488664                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001143                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.633447                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001152                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.033566                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007273                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7000.539654                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.575744                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        61595                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      4434840                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        61083                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       488664                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.571921                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        61596                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       492768                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        61084                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      4398048                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.573832                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        61596                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       492768                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        61084                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      4398048                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        61595                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      4434840                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        61083                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       488664                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002295                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9000.539167                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001164                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.005777                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001153                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.036335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.571921                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        61596                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       492768                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        61084                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      4398048                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.575744                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        61595                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      4434840                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        61083                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       488664                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         53447228                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        98421673                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917800                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95422070                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2273                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12841745                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15238243                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 134                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            53368623                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.787981                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.038442                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22261145     41.71%     41.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8387904     15.72%     57.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4893711      9.17%     66.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6615279     12.40%     78.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3387140      6.35%     85.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4344414      8.14%     93.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2469612      4.63%     98.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    762739      1.43%     99.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    246679      0.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53368623                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   64517     11.48%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     55      0.01%     11.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    906      0.16%     11.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     11.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   29      0.01%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 489295     87.07%     98.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6745      1.20%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               244      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              174      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594724      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55366185     58.02%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1933      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37384      0.04%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104390      2.21%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.28%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.27%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7158      0.01%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275554      0.29%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14974      0.02%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406701      0.43%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1089      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655369      0.69%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393264      0.41%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458755      0.48%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19562038     20.50%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9726305     10.19%     95.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706215      2.84%     98.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454369      1.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95422070                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.785351                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              561973                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005889                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                224142424                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101829531                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84453757                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20634585                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10354540                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313406                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    84071399                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317920                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149606                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2009556                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       591822                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   99339473                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      801                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     23081194                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11575743                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917794                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10744                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       576793                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3356                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72649                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76010                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148659                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94950604                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22141422                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    471466                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33181760                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7155948                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11040338                       # Number of stores executed (Count)
system.cpu.numRate                           1.776530                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94850388                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94767163                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68357431                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110378340                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.773098                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.619301                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1858                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           78605                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48412115                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86497722                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.104005                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.104005                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.905793                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.905793                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  148258879                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  66142457                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154818                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327763                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19976164                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20211679                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48645196                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       23081194                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11575743                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7986892                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2234520                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7741440                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2887378                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146603                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4385029                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4382389                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999398                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592197                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6437                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4058                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2379                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          631                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12832263                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146353                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     51692585                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.673310                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.480514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24369301     47.14%     47.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11252725     21.77%     68.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4371841      8.46%     77.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3770996      7.30%     84.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          755640      1.46%     86.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1032285      2.00%     88.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          493174      0.95%     89.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1127686      2.18%     91.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4518937      8.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     51692585                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48412115                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86497722                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064628                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19315810                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508045                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299466                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79287023                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585648                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587357      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49845554     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102039      2.43%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273295      0.32%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13164      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404782      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          429      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614585     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295968     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701225      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86497722                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4518937                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6726643                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              31452435                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14027803                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1012136                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149606                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4324401                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   812                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101361473                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3698                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8803899                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59686621                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7741440                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5978644                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      44395488                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  300800                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  655                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4174                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           79                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        13928                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8689029                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42506                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53368623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.932955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.106721                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36339861     68.09%     68.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   860948      1.61%     69.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   861554      1.61%     71.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1368358      2.56%     73.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1548617      2.90%     76.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1807561      3.39%     80.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   960854      1.80%     81.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1494324      2.80%     84.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8126546     15.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53368623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.144843                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.116739                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11473874                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3765384                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10238                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3356                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 826925                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    998                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.034979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.349043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19166414     99.23%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  579      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1386      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                16543      0.09%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                19081      0.10%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                35582      0.18%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                19765      0.10%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14085      0.07%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                21019      0.11%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1898      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                291      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                487      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7346      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1182      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1371      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1750      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1181      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1007      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                959      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                659      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                386      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                197      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                142      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 94      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                239      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                249      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                214      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                325      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                172      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                212      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              995      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22139221                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11040342                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7998                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       754                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8689648                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       875                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149606                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7428400                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2698155                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       25541723                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14284034                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3266705                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100626778                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9866                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 237689                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1510246                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  29668                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              36                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           105565594                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   245106771                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                160102388                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10185945                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87699723                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17865857                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917877                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917851                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7803768                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146495118                       # The number of ROB reads (Count)
system.cpu.rob.writes                       200336343                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48412115                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86497722                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    122275.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000553720500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3796                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3796                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               181844                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               57346                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        61595                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       61084                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      61595                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     61084                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     397                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  61595                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 61084                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    47185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    12580                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1133                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      194                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3091                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3810                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3820                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3829                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3831                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3858                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3851                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4069                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3881                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3965                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3819                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3809                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3800                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3796                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.119073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.995528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.626736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15             248      6.53%      6.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31           3547     93.44%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3796                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.082719                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.077959                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.407449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3635     95.76%     95.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                24      0.63%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               123      3.24%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                12      0.32%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    25408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3942080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3909376                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               73756492.54918315                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               73144599.25114544                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    53447217000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      435667.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      3916672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      3907200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 73281107.736421942711                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 73103886.194133132696                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        61595                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        61084                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   3153642250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1288818680500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     51199.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  21099120.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      3942080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3942080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      3909376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3909376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        61595                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            61595                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        61084                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           61084                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     73756493                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           73756493                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     73144599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          73144599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    146901092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         146901092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 61198                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                61050                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3875                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3779                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3706                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3867                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3807                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3509                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3490                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2006179750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              305990000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3153642250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 32781.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51531.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                19330                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               50790                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             31.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        52120                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   150.084421                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    93.771480                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   224.909856                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        39200     75.21%     75.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6076     11.66%     86.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1966      3.77%     90.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          949      1.82%     92.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          609      1.17%     93.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          421      0.81%     94.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          377      0.72%     95.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          318      0.61%     95.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2204      4.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        52120                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3916672                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3907200                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                73.281108                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                73.103886                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        191252040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        101637690                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       222282480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      162174960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4218888960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9270741630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12716795040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    26883772800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    502.996588                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32860111500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1784640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  18802475500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        180941880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         96157710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       214671240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      156506040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4218888960.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9176025870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12796555680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    26839747380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    502.172870                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  33068537000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1784640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  18594050000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  53447227000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
