
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105253                       # Number of seconds simulated
sim_ticks                                105253118103                       # Number of ticks simulated
final_tick                               634890835413                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151680                       # Simulator instruction rate (inst/s)
host_op_rate                                   199232                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7589189                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902332                       # Number of bytes of host memory used
host_seconds                                 13868.82                       # Real time elapsed on the host
sim_insts                                  2103626185                       # Number of instructions simulated
sim_ops                                    2763111280                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5089152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3293056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8385280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1127680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1127680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        39759                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25727                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65510                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8810                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8810                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48351556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31287016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                79667759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10713982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10713982                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10713982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48351556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31287016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               90381740                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252405560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21405241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429085                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1916091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8806329                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8132920                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236472                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87066                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193687970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120490393                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21405241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10369392                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25466919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5733902                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9073705                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11848321                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1915151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232014986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206548067     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725454      1.17%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2138717      0.92%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311012      1.00%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951315      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106206      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758315      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929954      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12545946      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232014986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084805                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477368                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191339015                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11461817                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25325565                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108732                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3779853                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649801                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6539                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145419142                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51761                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3779853                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191594815                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7580691                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2721880                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25179588                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158147                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145202874                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3090                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420319                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        49142                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203180143                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676735712                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676735712                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34729437                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34144                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18064                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601827                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13978347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295931                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1706791                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144689330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137387392                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84516                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20205947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41319294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1981                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232014986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297183                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173986777     74.99%     74.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24489031     10.55%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12387632      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984594      3.44%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6567174      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582067      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185910      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779584      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52217      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232014986                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961460     75.35%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145654     11.42%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168845     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113899398     82.90%     82.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015374      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650408      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806132      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137387392                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275959                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009287                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508150245                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164930115                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133575197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663351                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153771                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1826747                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          700                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143143                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3779853                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6821894                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144723471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13978347                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852709                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18061                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        218471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          700                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1146741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2212049                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134803710                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517826                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583682                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323277                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19238126                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805451                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534076                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133577630                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133575197                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79368021                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213636001                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529209                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371511                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22266472                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1940422                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228235133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389425                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178446261     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328163     10.22%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837026      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819887      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656007      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544853      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534932      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097430      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970574      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228235133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970574                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369997394                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293245583                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20390574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.524056                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.524056                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396188                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396188                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609517939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184051239                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138131817                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252405560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18830640                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16718147                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1620527                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9855482                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9623527                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1198436                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46801                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202709265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106575529                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18830640                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10821963                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21556694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4970460                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2280446                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12397362                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1614897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229887841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208331147     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          980311      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1821295      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1577863      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3190065      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3843723      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          923386      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          505194      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8714857      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229887841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074605                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.422239                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200983084                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4021623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21523631                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22435                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3337067                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1847418                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4352                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120064449                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3337067                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201236833                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2050218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1157399                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21285807                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       820509                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119939830                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       539742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158432205                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    542402154                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    542402154                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130914734                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27517428                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16563                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8296                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2437767                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20829055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3707158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66217                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832615                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119489235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113480957                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72419                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18106849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37849507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229887841                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181294723     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20402317      8.87%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10452728      4.55%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5992357      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6681887      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3345226      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1347279      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311831      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59493      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229887841                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         210288     47.75%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162992     37.01%     84.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67092     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89127172     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       901057      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8267      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19756472     17.41%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3687989      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113480957                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.449598                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             440372                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003881                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    457362546                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137612916                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110864527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113921329                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200472                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3483528                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99719                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3337067                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1394005                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64634                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119505800                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20829055                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3707158                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8296                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          538                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       730031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       978192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1708223                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112476748                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19509132                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1004209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23197089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17376341                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3687957                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445619                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110893547                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110864527                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63407773                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146555010                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439232                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432655                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89115164                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100456946                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19052022                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1624480                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226550774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443419                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188893614     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14291575      6.31%     89.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11133927      4.91%     94.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2203760      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2788229      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       945725      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4027928      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891000      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1375016      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226550774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89115164                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100456946                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20952955                       # Number of memory references committed
system.switch_cpus1.commit.loads             17345520                       # Number of loads committed
system.switch_cpus1.commit.membars               8268                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15839941                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87400931                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1273304                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1375016                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           344684726                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          242355092                       # The number of ROB writes
system.switch_cpus1.timesIdled                5365008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22517719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89115164                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100456946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89115164                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.832353                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.832353                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353063                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353063                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       520764415                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144683718                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126899380                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16536                       # number of misc regfile writes
system.l2.replacements                          65565                       # number of replacements
system.l2.tagsinuse                              2048                       # Cycle average of tags in use
system.l2.total_refs                           126685                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67613                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.873678                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            13.898781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.222858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1172.446387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.311102                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    724.190384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            109.579476                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             27.351012                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006787                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.572484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.353609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.053506                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.013355                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57365                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        19460                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   76825                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13837                       # number of Writeback hits
system.l2.Writeback_hits::total                 13837                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57365                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        19460                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76825                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57365                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        19460                       # number of overall hits
system.l2.overall_hits::total                   76825                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        39759                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25727                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 65510                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        39759                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25727                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65510                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        39759                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25727                       # number of overall misses
system.l2.overall_misses::total                 65510                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1495452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6636489773                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2060562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4221006345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     10861052132                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1495452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6636489773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2060562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4221006345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10861052132                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1495452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6636489773                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2060562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4221006345                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10861052132                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142335                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13837                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13837                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               142335                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              142335                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.409363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.569345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.460252                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.409363                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.569345                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.460252                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.409363                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.569345                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.460252                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149545.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166917.924822                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       147183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164069.123683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165792.278003                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149545.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166917.924822                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       147183                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164069.123683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165792.278003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149545.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166917.924822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       147183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164069.123683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165792.278003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8810                       # number of writebacks
system.l2.writebacks::total                      8810                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        39759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65510                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        39759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        39759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65510                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       911567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4322449529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1245596                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2721814822                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7046421514                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       911567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4322449529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1245596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2721814822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7046421514                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       911567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4322449529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1245596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2721814822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7046421514                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.409363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.569345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.460252                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.409363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.569345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.460252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.409363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.569345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.460252                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91156.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108716.253653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88971.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105796.043923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107562.532652                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91156.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108716.253653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88971.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105796.043923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107562.532652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91156.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108716.253653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88971.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105796.043923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107562.532652                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.767873                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011855960                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849828.080439                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.767873                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876231                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11848310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11848310                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11848310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11848310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11848310                       # number of overall hits
system.cpu0.icache.overall_hits::total       11848310                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1791808                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1791808                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1791808                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1791808                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1791808                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1791808                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11848321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11848321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11848321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11848321                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11848321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11848321                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162891.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162891.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162891.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162891.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162891.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162891.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1578452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1578452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1578452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1578452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1578452                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1578452                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157845.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157845.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157845.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157845.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157845.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157845.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97124                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995652                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97380                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.343726                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.591816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.408184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916374                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083626                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410363                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677229                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18087592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18087592                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18087592                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18087592                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401069                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           83                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401152                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401152                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45025780426                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45025780426                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7519244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7519244                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45033299670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45033299670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45033299670                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45033299670                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811432                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488744                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488744                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488744                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488744                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037097                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021697                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112264.424391                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112264.424391                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90593.301205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90593.301205                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112259.940546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112259.940546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112259.940546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112259.940546                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9002                       # number of writebacks
system.cpu0.dcache.writebacks::total             9002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303945                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303945                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304028                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304028                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304028                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97124                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97124                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97124                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10751221139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10751221139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10751221139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10751221139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10751221139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10751221139                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005253                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005253                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005253                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005253                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110695.823267                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110695.823267                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110695.823267                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110695.823267                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110695.823267                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110695.823267                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992520                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926940479                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713383.510166                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992520                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12397345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12397345                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12397345                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12397345                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12397345                       # number of overall hits
system.cpu1.icache.overall_hits::total       12397345                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2638871                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2638871                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2638871                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2638871                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2638871                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2638871                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12397362                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12397362                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12397362                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12397362                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12397362                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12397362                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155227.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155227.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155227.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155227.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155227.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155227.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2177162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2177162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2177162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2177162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2177162                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2177162                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155511.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155511.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155511.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155511.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155511.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155511.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45187                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227725981                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45443                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5011.244438                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.221206                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.778794                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17789795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17789795                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3590851                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3590851                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8299                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8268                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21380646                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21380646                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21380646                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21380646                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179219                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179219                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179219                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179219                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179219                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23105921576                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23105921576                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23105921576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23105921576                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23105921576                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23105921576                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17969014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17969014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3590851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3590851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8268                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8268                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21559865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21559865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21559865                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21559865                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009974                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009974                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008313                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008313                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008313                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008313                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 128925.624939                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 128925.624939                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 128925.624939                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128925.624939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 128925.624939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128925.624939                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4835                       # number of writebacks
system.cpu1.dcache.writebacks::total             4835                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134032                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134032                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45187                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45187                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45187                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45187                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45187                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5712677566                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5712677566                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5712677566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5712677566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5712677566                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5712677566                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002515                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002096                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002096                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126423.032421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126423.032421                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 126423.032421                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 126423.032421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 126423.032421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 126423.032421                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
