MSDF-Based MAC for Energy-Efficient Neural Networks(2025), https://ieeexplore.ieee.org/document/10893701
Early Termination of the MSDF Computations towards Efficient Inference in Neural Networks(2025), https://ieeexplore.ieee.org/document/11043511
Auto Digit Selection for Most Significant Digit First Multiplication(2025), https://ieeexplore.ieee.org/document/10841412
GELU-MSDF: A Hardware Accelerator for Transformer’s GELU Activation Function Using Most Significant Digit First Computation(2024), https://ieeexplore.ieee.org/document/10737795
RNPE: An MSDF and Redundant Number System-Based DNN Accelerator Engine(2024), https://ieeexplore.ieee.org/document/10595090
Early Termination of the MSDF Computations towards Efficient Inference in Neural Networks(2025), https://ieeexplore.ieee.org/document/11043511
MSDF-SGD: Most-Significant Digit-First Stochastic Gradient Descent for Arbitrary-Precision Training(2023), https://ieeexplore.ieee.org/document/10296407
MSDF-SVM: Advantage of Most Significant Digit First Arithmetic for SVM Realization(2023), https://ieeexplore.ieee.org/document/10477090
kNN-MSDF: A Hardware Accelerator for k-Nearest Neighbors Using Most Significant Digit First Computation(2022), https://ieeexplore.ieee.org/document/9908102
An Energy-Efficient K-means Clustering FPGA Accelerator via Most-Significant Digit First Arithmetic(2022), https://ieeexplore.ieee.org/document/9974222
Most Significant Digit First Multiply-and-Accumulate Unit for Neural Networks(2024), https://ieeexplore.ieee.org/document/10682728
Design Space Exploration for Efficient Quantum Most-Significant Digit-First Arithmetic(2022), https://ieeexplore.ieee.org/document/9924609
DSLR-CNN: Efficient CNN Acceleration Using Digit-Serial Left-to-Right Arithmetic(2024), https://ieeexplore.ieee.org/document/10758633
Sparse Matrix-Vector Multiplication Based on Online Arithmetic(2024), https://ieeexplore.ieee.org/document/10559968
DSLOT-NN: Digit-Serial Left-to-Right Neural Network Accelerator(2023), https://ieeexplore.ieee.org/document/10456878
Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination(2019), https://ieeexplore.ieee.org/document/8706444
Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays(2021), https://arxiv.org/pdf/2304.12946#:~:text=Online%20or%20left%2Dto%2Dright%20(LR)%20arithmetic%20%5B,implementing%20p%3Cn%20digit%20slices
USEFUSE: Uniform stride for enhanced performance in fused layer architecture of deep neural networks(2025), https://arxiv.org/abs/2412.13724
ON-CNN: Low Latency and High Throughput Online Arithmetic-Based Convolutional Neural Network Accelerator(2024), https://ieeexplore.ieee.org/document/10758422
Efficient hardware accelerators for k-nearest neighbors classification using most significant digit first arithmetic(2024), https://dl.acm.org/doi/abs/10.1007/s11227-024-06466-2
Low-Cost Constant Time Signed Digit Selection for Most Significant Bit First Multiplication(2024), https://dl.acm.org/doi/10.1016/j.micpro.2024.105118
Hardware Design Space Exploration in High-Level Synthesis Backend Featuring Online Arithmetic(2024), https://ieeexplore.ieee.org/document/10737716
ECHO: Energy-Efficient Computation Harnessing Online Arithmetic – a MSDF-Based Accelerator for DNN Inference(2024), https://www.mdpi.com/2079-9292/13/10/1893
Low-Latency Online Multiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays(2023), https://arxiv.org/abs/2304.12946
Ice Detection on Edge Device Based on Most Significant Digit First SVM(2023), https://dl.acm.org/doi/10.1145/3579109.3579120
L2R-CIPU: Efficient CNN Computation with Left-to-Right Composite Inner Product Units(2024), https://arxiv.org/abs/2406.00360

