

================================================================
== Vitis HLS Report for 'load_input_buffer_c1'
================================================================
* Date:           Wed Nov  1 16:44:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18240|    18240|  0.182 ms|  0.182 ms|  18240|  18240|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BH      |    18239|    18239|       793|          -|          -|    23|        no|
        | + BH.1   |      765|      765|         3|          -|          -|   255|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 28 
26 --> 27 
27 --> 25 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 32 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 33 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 34 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%h_cast2 = zext i8 %h_read"   --->   Operation 35 'zext' 'h_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_25, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %h_read" [src/conv1.cpp:95]   --->   Operation 37 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln98 = add i9 %zext_ln95, i9 508" [src/conv1.cpp:98]   --->   Operation 38 'add' 'add_ln98' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i9 %add_ln98" [src/conv1.cpp:98]   --->   Operation 39 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln95 = store i5 0, i5 %bh" [src/conv1.cpp:95]   --->   Operation 40 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc" [src/conv1.cpp:95]   --->   Operation 41 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bh_1 = load i5 %bh" [src/conv1.cpp:95]   --->   Operation 42 'load' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i5 %bh_1" [src/conv1.cpp:95]   --->   Operation 43 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i5 %bh_1" [src/conv1.cpp:95]   --->   Operation 44 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bh_1, i5 23" [src/conv1.cpp:95]   --->   Operation 45 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bh_1, i5 1" [src/conv1.cpp:95]   --->   Operation 46 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.split, void %for.end57" [src/conv1.cpp:95]   --->   Operation 47 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %bh_1, i32 2, i32 4" [src/conv1.cpp:95]   --->   Operation 48 'partselect' 'lshr_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %bh_1" [src/conv1.cpp:98]   --->   Operation 49 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln98_1 = add i10 %sext_ln98, i10 %zext_ln95_1" [src/conv1.cpp:98]   --->   Operation 50 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:98]   --->   Operation 51 'bitselect' 'tmp' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %add_ln98_1, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:98]   --->   Operation 52 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln55_1 = add i6 %zext_ln98, i6 60" [src/srcnn.cpp:55->src/conv1.cpp:98]   --->   Operation 53 'add' 'add_ln55_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i6 %add_ln55_1" [src/srcnn.cpp:55->src/conv1.cpp:98]   --->   Operation 54 'sext' 'sext_ln55' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln55 = add i10 %sext_ln55, i10 %h_cast2" [src/srcnn.cpp:55->src/conv1.cpp:98]   --->   Operation 55 'add' 'add_ln55' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:98]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln54 = select i1 %tmp_1, i10 0, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:98]   --->   Operation 57 'select' 'select_ln54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln54 = or i1 %tmp, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv1.cpp:98]   --->   Operation 58 'or' 'or_ln54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln55" [src/srcnn.cpp:54->src/conv1.cpp:98]   --->   Operation 59 'select' 'hclamp' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:100]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln100_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:100]   --->   Operation 61 'bitconcatenate' 'shl_ln100_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i12 %shl_ln100_1" [src/conv1.cpp:100]   --->   Operation 62 'sext' 'sext_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.89ns)   --->   "%sub_ln100 = sub i20 %shl_ln, i20 %sext_ln100" [src/conv1.cpp:100]   --->   Operation 63 'sub' 'sub_ln100' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i20 %sub_ln100" [src/conv1.cpp:100]   --->   Operation 64 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %sext_ln100_2, i64 %input_ftmap_read" [src/conv1.cpp:100]   --->   Operation 65 'add' 'add_ln100' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100, i32 2, i32 63" [src/conv1.cpp:100]   --->   Operation 66 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i62 %trunc_ln3" [src/conv1.cpp:100]   --->   Operation 67 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln100_1" [src/conv1.cpp:100]   --->   Operation 68 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %add_ln100, i64 1016" [src/conv1.cpp:101]   --->   Operation 69 'add' 'add_ln101' <Predicate = (!icmp_ln95)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101, i32 2, i32 63" [src/conv1.cpp:101]   --->   Operation 70 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i62 %trunc_ln4" [src/conv1.cpp:101]   --->   Operation 71 'sext' 'sext_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln101" [src/conv1.cpp:101]   --->   Operation 72 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln120 = ret" [src/conv1.cpp:120]   --->   Operation 73 'ret' 'ret_ln120' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [8/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 74 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [7/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 75 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 76 [8/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 76 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 77 [6/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 77 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [7/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 78 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 79 [5/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 79 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [6/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 80 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 81 [4/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 81 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [5/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 82 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [3/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 83 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 84 [4/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 84 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 85 [2/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 85 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 86 [3/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 86 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [1/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:100]   --->   Operation 87 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [2/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 88 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 89 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:100]   --->   Operation 89 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 90 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 91 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 92 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:101]   --->   Operation 93 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.46>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 94 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 95 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 96 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 97 'add' 'add_ln346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 98 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.76ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 99 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 100 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.39ns)   --->   "%select_ln18 = select i1 %tmp_5, i9 %sext_ln18, i9 %add_ln346" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 101 'select' 'select_ln18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 102 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 103 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.38ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 104 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (1.38ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 105 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 106 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 107 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 108 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.44ns)   --->   "%val = select i1 %tmp_5, i32 %zext_ln21, i32 %tmp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 109 'select' 'val' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (1.01ns)   --->   "%result_2 = sub i32 0, i32 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 110 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.44ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 111 'select' 'result' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.19>
ST_13 : [1/1] (0.42ns)   --->   Input mux for Operation 112 '%conv = sitofp i32 %result'
ST_13 : Operation 112 [4/4] (4.77ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 112 'sitofp' 'conv' <Predicate = true> <Delay = 4.77> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 113 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 113 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 114 [1/1] (7.30ns)   --->   "%data_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:101]   --->   Operation 114 'read' 'data_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 115 'partselect' 'xs_exp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i32 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 116 'trunc' 'trunc_ln371_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 117 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:95]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:95]   --->   Operation 119 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i3 %lshr_ln" [src/conv1.cpp:107]   --->   Operation 120 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (2.11ns)   --->   "%mul_ln107 = mul i12 %zext_ln107, i12 263" [src/conv1.cpp:107]   --->   Operation 121 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i12 %mul_ln107" [src/conv1.cpp:107]   --->   Operation 122 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i12 %mul_ln107" [src/conv1.cpp:107]   --->   Operation 123 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln107_1" [src/conv1.cpp:107]   --->   Operation 124 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.79ns)   --->   "%add_ln107 = add i11 %trunc_ln107, i11 1" [src/conv1.cpp:107]   --->   Operation 125 'add' 'add_ln107' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i11 %add_ln107" [src/conv1.cpp:107]   --->   Operation 126 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln107_2" [src/conv1.cpp:107]   --->   Operation 127 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.79ns)   --->   "%add_ln107_1 = add i11 %trunc_ln107, i11 2" [src/conv1.cpp:107]   --->   Operation 128 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i11 %add_ln107_1" [src/conv1.cpp:107]   --->   Operation 129 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln107_3" [src/conv1.cpp:107]   --->   Operation 130 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.79ns)   --->   "%add_ln107_2 = add i11 %trunc_ln107, i11 3" [src/conv1.cpp:107]   --->   Operation 131 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i11 %add_ln107_2" [src/conv1.cpp:107]   --->   Operation 132 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln107_4" [src/conv1.cpp:107]   --->   Operation 133 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.79ns)   --->   "%add_ln116 = add i11 %trunc_ln107, i11 259" [src/conv1.cpp:116]   --->   Operation 134 'add' 'add_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i11 %add_ln116" [src/conv1.cpp:116]   --->   Operation 135 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln116" [src/conv1.cpp:116]   --->   Operation 136 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.79ns)   --->   "%add_ln116_1 = add i11 %trunc_ln107, i11 260" [src/conv1.cpp:116]   --->   Operation 137 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i11 %add_ln116_1" [src/conv1.cpp:116]   --->   Operation 138 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln116_1" [src/conv1.cpp:116]   --->   Operation 139 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.79ns)   --->   "%add_ln116_2 = add i11 %trunc_ln107, i11 261" [src/conv1.cpp:116]   --->   Operation 140 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i11 %add_ln116_2" [src/conv1.cpp:116]   --->   Operation 141 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln116_2" [src/conv1.cpp:116]   --->   Operation 142 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.79ns)   --->   "%add_ln116_3 = add i11 %trunc_ln107, i11 262" [src/conv1.cpp:116]   --->   Operation 143 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i11 %add_ln116_3" [src/conv1.cpp:116]   --->   Operation 144 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln116_3" [src/conv1.cpp:116]   --->   Operation 145 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln107_1" [src/conv1.cpp:107]   --->   Operation 146 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln107_2" [src/conv1.cpp:107]   --->   Operation 147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln107_3" [src/conv1.cpp:107]   --->   Operation 148 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln107_4" [src/conv1.cpp:107]   --->   Operation 149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln116" [src/conv1.cpp:116]   --->   Operation 150 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln116_1" [src/conv1.cpp:116]   --->   Operation 151 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln116_2" [src/conv1.cpp:116]   --->   Operation 152 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln116_3" [src/conv1.cpp:116]   --->   Operation 153 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln107_1" [src/conv1.cpp:107]   --->   Operation 154 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln107_2" [src/conv1.cpp:107]   --->   Operation 155 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln107_3" [src/conv1.cpp:107]   --->   Operation 156 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln107_4" [src/conv1.cpp:107]   --->   Operation 157 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln116" [src/conv1.cpp:116]   --->   Operation 158 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln116_1" [src/conv1.cpp:116]   --->   Operation 159 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln116_2" [src/conv1.cpp:116]   --->   Operation 160 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln116_3" [src/conv1.cpp:116]   --->   Operation 161 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln107_1" [src/conv1.cpp:107]   --->   Operation 162 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln107_2" [src/conv1.cpp:107]   --->   Operation 163 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln107_3" [src/conv1.cpp:107]   --->   Operation 164 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln107_4" [src/conv1.cpp:107]   --->   Operation 165 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln116" [src/conv1.cpp:116]   --->   Operation 166 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln116_1" [src/conv1.cpp:116]   --->   Operation 167 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln116_2" [src/conv1.cpp:116]   --->   Operation 168 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln116_3" [src/conv1.cpp:116]   --->   Operation 169 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 170 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 171 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 172 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 173 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 174 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.76ns)   --->   "%sub_ln18_1 = sub i8 127, i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 175 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i8 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 176 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.39ns)   --->   "%select_ln18_2 = select i1 %tmp_7, i9 %sext_ln18_2, i9 %add_ln346_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 177 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 178 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 179 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (1.38ns)   --->   "%lshr_ln18_1 = lshr i79 %zext_ln15_1, i79 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 180 'lshr' 'lshr_ln18_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (1.38ns)   --->   "%shl_ln18_1 = shl i79 %zext_ln15_1, i79 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 181 'shl' 'shl_ln18_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_1, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 182 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i1 %tmp_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 183 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18_1, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 184 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.44ns)   --->   "%val_1 = select i1 %tmp_7, i32 %zext_ln21_1, i32 %tmp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 185 'select' 'val_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (1.01ns)   --->   "%result_6 = sub i32 0, i32 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 186 'sub' 'result_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100]   --->   Operation 187 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.73ns)   --->   "%switch_ln107 = switch i2 %trunc_ln95, void %arrayidx261114.3.case.3, i2 0, void %arrayidx261114.3.case.0, i2 1, void %arrayidx261114.3.case.1, i2 2, void %arrayidx261114.3.case.2" [src/conv1.cpp:107]   --->   Operation 188 'switch' 'switch_ln107' <Predicate = true> <Delay = 0.73>
ST_16 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:107]   --->   Operation 189 'store' 'store_ln107' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:107]   --->   Operation 190 'store' 'store_ln107' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:107]   --->   Operation 191 'store' 'store_ln107' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:107]   --->   Operation 192 'store' 'store_ln107' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:107]   --->   Operation 193 'store' 'store_ln107' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 194 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:107]   --->   Operation 194 'store' 'store_ln107' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:107]   --->   Operation 195 'store' 'store_ln107' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_16 : Operation 196 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:107]   --->   Operation 196 'store' 'store_ln107' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30" [src/conv1.cpp:107]   --->   Operation 197 'store' 'store_ln107' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31" [src/conv1.cpp:107]   --->   Operation 198 'store' 'store_ln107' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx261114.3.exit" [src/conv1.cpp:107]   --->   Operation 199 'br' 'br_ln107' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:107]   --->   Operation 200 'store' 'store_ln107' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:107]   --->   Operation 201 'store' 'store_ln107' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx261114.3.exit" [src/conv1.cpp:107]   --->   Operation 202 'br' 'br_ln107' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:107]   --->   Operation 203 'store' 'store_ln107' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 204 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:107]   --->   Operation 204 'store' 'store_ln107' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx261114.3.exit" [src/conv1.cpp:107]   --->   Operation 205 'br' 'br_ln107' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:107]   --->   Operation 206 'store' 'store_ln107' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:107]   --->   Operation 207 'store' 'store_ln107' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx261114.3.exit" [src/conv1.cpp:107]   --->   Operation 208 'br' 'br_ln107' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_17 : Operation 209 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 209 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 210 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 210 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 211 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 211 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 212 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 212 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 213 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 213 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 214 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 214 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 215 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 215 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 216 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:110]   --->   Operation 216 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln110 = br void %load-store-loop" [src/conv1.cpp:110]   --->   Operation 217 'br' 'br_ln110' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 5.64>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%loop_index = phi i8 0, void %arrayidx261114.3.exit, i8 %empty_66, void %.exit"   --->   Operation 218 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i8 %loop_index"   --->   Operation 219 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.76ns)   --->   "%exitcond2 = icmp_eq  i8 %loop_index, i8 255"   --->   Operation 220 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.76ns)   --->   "%empty_66 = add i8 %loop_index, i8 1"   --->   Operation 221 'add' 'empty_66' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %for.inc49"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.76ns)   --->   "%arrayidx31612_sum = add i9 %loop_index_cast, i9 4"   --->   Operation 223 'add' 'arrayidx31612_sum' <Predicate = (!exitcond2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%arrayidx31612_sum_cast219 = zext i9 %arrayidx31612_sum"   --->   Operation 224 'zext' 'arrayidx31612_sum_cast219' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.79ns)   --->   "%empty_68 = add i11 %trunc_ln107, i11 %arrayidx31612_sum_cast219" [src/conv1.cpp:107]   --->   Operation 225 'add' 'empty_68' <Predicate = (!exitcond2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 226 'bitselect' 'xs_sign_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.44ns)   --->   "%result_7 = select i1 %xs_sign_1, i32 %result_6, i32 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 227 'select' 'result_7' <Predicate = (exitcond2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : [1/1] (0.42ns)   --->   Input mux for Operation 228 '%conv1_1 = sitofp i32 %result_7'
ST_25 : Operation 228 [4/4] (4.77ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 228 'sitofp' 'conv1_1' <Predicate = (exitcond2)> <Delay = 4.77> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 229 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:100]   --->   Operation 229 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%empty_67 = bitcast i32 %i1_addr_read" [src/conv1.cpp:100]   --->   Operation 230 'bitcast' 'empty_67' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.23>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_68" [src/conv1.cpp:107]   --->   Operation 232 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %p_cast" [src/conv1.cpp:107]   --->   Operation 233 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast" [src/conv1.cpp:107]   --->   Operation 234 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast" [src/conv1.cpp:107]   --->   Operation 235 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast" [src/conv1.cpp:107]   --->   Operation 236 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.73ns)   --->   "%switch_ln95 = switch i2 %trunc_ln95, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2" [src/conv1.cpp:95]   --->   Operation 237 'switch' 'switch_ln95' <Predicate = true> <Delay = 0.73>
ST_27 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %empty_67, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:100]   --->   Operation 238 'store' 'store_ln100' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 239 'br' 'br_ln0' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %empty_67, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:100]   --->   Operation 240 'store' 'store_ln100' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 241 'br' 'br_ln0' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %empty_67, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:100]   --->   Operation 242 'store' 'store_ln100' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 243 'br' 'br_ln0' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %empty_67, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:100]   --->   Operation 244 'store' 'store_ln100' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 245 'br' 'br_ln0' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 246 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 25> <Delay = 5.19>
ST_28 : Operation 247 [3/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 247 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 26> <Delay = 5.19>
ST_29 : Operation 248 [2/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 248 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 27> <Delay = 6.43>
ST_30 : Operation 249 [1/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101]   --->   Operation 249 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.73ns)   --->   "%switch_ln116 = switch i2 %trunc_ln95, void %arrayidx48913.3.case.3, i2 0, void %arrayidx48913.3.case.0, i2 1, void %arrayidx48913.3.case.1, i2 2, void %arrayidx48913.3.case.2" [src/conv1.cpp:116]   --->   Operation 250 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.73>
ST_30 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32" [src/conv1.cpp:116]   --->   Operation 251 'store' 'store_ln116' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:116]   --->   Operation 252 'store' 'store_ln116' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24" [src/conv1.cpp:116]   --->   Operation 253 'store' 'store_ln116' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25" [src/conv1.cpp:116]   --->   Operation 254 'store' 'store_ln116' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:116]   --->   Operation 255 'store' 'store_ln116' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:116]   --->   Operation 256 'store' 'store_ln116' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:116]   --->   Operation 257 'store' 'store_ln116' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_30 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:116]   --->   Operation 258 'store' 'store_ln116' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>

State 31 <SV = 28> <Delay = 1.23>
ST_31 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:116]   --->   Operation 259 'store' 'store_ln116' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:116]   --->   Operation 260 'store' 'store_ln116' <Predicate = (trunc_ln95 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx48913.3.exit" [src/conv1.cpp:116]   --->   Operation 261 'br' 'br_ln116' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26" [src/conv1.cpp:116]   --->   Operation 262 'store' 'store_ln116' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27" [src/conv1.cpp:116]   --->   Operation 263 'store' 'store_ln116' <Predicate = (trunc_ln95 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx48913.3.exit" [src/conv1.cpp:116]   --->   Operation 264 'br' 'br_ln116' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_31 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:116]   --->   Operation 265 'store' 'store_ln116' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:116]   --->   Operation 266 'store' 'store_ln116' <Predicate = (trunc_ln95 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx48913.3.exit" [src/conv1.cpp:116]   --->   Operation 267 'br' 'br_ln116' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:116]   --->   Operation 268 'store' 'store_ln116' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:116]   --->   Operation 269 'store' 'store_ln116' <Predicate = (trunc_ln95 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln116 = br void %arrayidx48913.3.exit" [src/conv1.cpp:116]   --->   Operation 270 'br' 'br_ln116' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (0.42ns)   --->   "%store_ln95 = store i5 %add_ln95, i5 %bh" [src/conv1.cpp:95]   --->   Operation 271 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_31 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc" [src/conv1.cpp:95]   --->   Operation 272 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [9]  (0.000 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98) [14]  (0.765 ns)

 <State 2>: 5.030ns
The critical path consists of the following:
	'load' operation ('bh', src/conv1.cpp:95) on local variable 'bh' [19]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98) [80]  (0.776 ns)
	'icmp' operation ('icmp_ln55', src/srcnn.cpp:55->src/conv1.cpp:98) [82]  (0.787 ns)
	'or' operation ('or_ln54', src/srcnn.cpp:54->src/conv1.cpp:98) [88]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:54->src/conv1.cpp:98) [89]  (0.403 ns)
	'sub' operation ('sub_ln100', src/conv1.cpp:100) [93]  (0.894 ns)
	'add' operation ('add_ln100', src/conv1.cpp:100) [95]  (1.085 ns)
	'add' operation ('add_ln101', src/conv1.cpp:101) [122]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [99]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('x', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [100]  (7.300 ns)

 <State 12>: 4.465ns
The critical path consists of the following:
	'add' operation ('add_ln346', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [107]  (0.765 ns)
	'select' operation ('select_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [111]  (0.398 ns)
	'shl' operation ('shl_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [115]  (1.388 ns)
	'select' operation ('val', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [119]  (0.449 ns)
	'sub' operation ('result', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [120]  (1.016 ns)
	'select' operation ('result', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [121]  (0.449 ns)

 <State 13>: 5.197ns
The critical path consists of the following:
	multiplexor before operation 'sitofp' with delay (0.427 ns)
'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [147]  (4.770 ns)

 <State 14>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [147]  (5.197 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('x', src/conv1.cpp:101) on port 'i1' (src/conv1.cpp:101) [127]  (7.300 ns)

 <State 16>: 6.434ns
The critical path consists of the following:
	'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100) [147]  (5.197 ns)
	'store' operation ('store_ln107', src/conv1.cpp:107) of variable 'conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:100 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_1' [156]  (1.237 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:110) on port 'i1' (src/conv1.cpp:110) [174]  (7.300 ns)

 <State 25>: 5.646ns
The critical path consists of the following:
	'select' operation ('result_7', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101) [211]  (0.449 ns)
	multiplexor before operation 'sitofp' with delay (0.427 ns)
'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101) [212]  (4.770 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:100) on port 'i1' (src/conv1.cpp:100) [184]  (7.300 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_36', src/conv1.cpp:107) [190]  (0.000 ns)
	'store' operation ('store_ln100', src/conv1.cpp:100) of variable 'empty_67', src/conv1.cpp:100 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [202]  (1.237 ns)

 <State 28>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101) [212]  (5.197 ns)

 <State 29>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101) [212]  (5.197 ns)

 <State 30>: 6.434ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101) [212]  (5.197 ns)
	'store' operation ('store_ln116', src/conv1.cpp:116) of variable 'conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' [233]  (1.237 ns)

 <State 31>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln116', src/conv1.cpp:116) of variable 'conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:101 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [217]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
