--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ok.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 122486 paths analyzed, 26765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.429ns.
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o8012_0 (SLICE_X90Y52.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o8012_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.349ns (1.227 - 1.576)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o8012_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.DQ     Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X38Y49.C2      net (fanout=301)      3.224   rst
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_0
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (0.633ns logic, 6.412ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o8012_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (1.227 - 1.463)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o8012_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.CQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X50Y45.B1      net (fanout=4)        0.690   U31/wd
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_0
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (0.647ns logic, 5.025ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/full (FF)
  Destination:          U31/MEM/U104/_o8012_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (1.227 - 1.462)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/full to U31/MEM/U104/_o8012_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.BQ      Tcko                  0.308   U31/MEM/U104/full
                                                       U31/MEM/U104/full
    SLICE_X50Y45.B2      net (fanout=3)        0.466   U31/MEM/U104/full
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_0
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (0.686ns logic, 4.801ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o8012_1 (SLICE_X90Y52.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o8012_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.349ns (1.227 - 1.576)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o8012_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.DQ     Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X38Y49.C2      net (fanout=301)      3.224   rst
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_1
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (0.633ns logic, 6.412ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o8012_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (1.227 - 1.463)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o8012_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.CQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X50Y45.B1      net (fanout=4)        0.690   U31/wd
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_1
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (0.647ns logic, 5.025ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/full (FF)
  Destination:          U31/MEM/U104/_o8012_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (1.227 - 1.462)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/full to U31/MEM/U104/_o8012_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.BQ      Tcko                  0.308   U31/MEM/U104/full
                                                       U31/MEM/U104/full
    SLICE_X50Y45.B2      net (fanout=3)        0.466   U31/MEM/U104/full
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_1
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (0.686ns logic, 4.801ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o8012_2 (SLICE_X90Y52.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o8012_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.349ns (1.227 - 1.576)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o8012_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.DQ     Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X38Y49.C2      net (fanout=301)      3.224   rst
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_2
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (0.633ns logic, 6.412ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o8012_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.236ns (1.227 - 1.463)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o8012_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.CQ      Tcko                  0.269   U31/wd
                                                       U31/U103/BWD
    SLICE_X50Y45.B1      net (fanout=4)        0.690   U31/wd
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_2
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (0.647ns logic, 5.025ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/full (FF)
  Destination:          U31/MEM/U104/_o8012_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (1.227 - 1.462)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/full to U31/MEM/U104/_o8012_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.BQ      Tcko                  0.308   U31/MEM/U104/full
                                                       U31/MEM/U104/full
    SLICE_X50Y45.B2      net (fanout=3)        0.466   U31/MEM/U104/full
    SLICE_X50Y45.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X38Y49.C1      net (fanout=20)       1.147   U31/MEM/U104/we_full_AND_2_o
    SLICE_X38Y49.C       Tilo                  0.053   U31/MEM/U104/_o8524<7>
                                                       U31/MEM/U104/_n048411
    SLICE_X94Y39.D3      net (fanout=256)      2.100   U31/MEM/U104/_n04841
    SLICE_X94Y39.D       Tilo                  0.053   U31/MEM/U104/_o8012<7>
                                                       U31/MEM/U104/_n05241
    SLICE_X90Y52.CE      net (fanout=8)        1.088   U31/MEM/U104/_n0524
    SLICE_X90Y52.CLK     Tceck                 0.219   U31/MEM/U104/_o8012<3>
                                                       U31/MEM/U104/_o8012_2
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (0.686ns logic, 4.801ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U102/Mram_data (RAMB18_X1Y19.ADDRARDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U102/wrPtr_2 (FF)
  Destination:          U31/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.818 - 0.522)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U102/wrPtr_2 to U31/MEM/U102/Mram_data
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y50.DQ           Tcko                  0.118   U31/MEM/U102/wrPtr<2>
                                                            U31/MEM/U102/wrPtr_2
    RAMB18_X1Y19.ADDRARDADDR5 net (fanout=6)        0.369   U31/MEM/U102/wrPtr<2>
    RAMB18_X1Y19.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   U31/MEM/U102/Mram_data
                                                            U31/MEM/U102/Mram_data
    ------------------------------------------------------  ---------------------------
    Total                                           0.304ns (-0.065ns logic, 0.369ns route)
                                                            (-21.4% logic, 121.4% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U102/Mram_data (RAMB18_X1Y19.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U100/Rx_Data_3 (FF)
  Destination:          U31/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (0.818 - 0.521)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U100/Rx_Data_3 to U31/MEM/U102/Mram_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y53.DQ        Tcko                  0.118   U31/MEM/U100/Rx_Data<3>
                                                         U31/MEM/U100/Rx_Data_3
    RAMB18_X1Y19.DIADI3    net (fanout=1)        0.342   U31/MEM/U100/Rx_Data<3>
    RAMB18_X1Y19.CLKARDCLK Trckd_DIA   (-Th)     0.155   U31/MEM/U102/Mram_data
                                                         U31/MEM/U102/Mram_data
    ---------------------------------------------------  ---------------------------
    Total                                        0.305ns (-0.037ns logic, 0.342ns route)
                                                         (-12.1% logic, 112.1% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U102/Mram_data (RAMB18_X1Y19.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/MEM/U100/Rx_Data_2 (FF)
  Destination:          U31/MEM/U102/Mram_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (0.818 - 0.521)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/MEM/U100/Rx_Data_2 to U31/MEM/U102/Mram_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y53.CQ        Tcko                  0.118   U31/MEM/U100/Rx_Data<3>
                                                         U31/MEM/U100/Rx_Data_2
    RAMB18_X1Y19.DIADI2    net (fanout=1)        0.343   U31/MEM/U100/Rx_Data<2>
    RAMB18_X1Y19.CLKARDCLK Trckd_DIA   (-Th)     0.155   U31/MEM/U102/Mram_data
                                                         U31/MEM/U102/Mram_data
    ---------------------------------------------------  ---------------------------
    Total                                        0.306ns (-0.037ns logic, 0.343ns route)
                                                         (-12.1% logic, 112.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.505ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.495ns (400.802MHz) (Trper_CLKA)
  Physical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y19.CLKARDCLK
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLKA)
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.429|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 122486 paths, 0 nets, and 34459 connections

Design statistics:
   Minimum period:   7.429ns{1}   (Maximum frequency: 134.608MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 18 01:15:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5555 MB



