#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\v2009.vpi";
S_0000024d0d516f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024d0d434350 .scope module, "cpu_core_tb" "cpu_core_tb" 3 3;
 .timescale -9 -12;
L_0000024d0d5a77f0 .functor BUFZ 32, L_0000024d0d6a6130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d0d6981f0_0 .net *"_ivl_0", 31 0, L_0000024d0d6a6130;  1 drivers
v0000024d0d69a1d0_0 .net *"_ivl_15", 15 0, L_0000024d0d6c2400;  1 drivers
L_0000024d0d6e2758 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d699190_0 .net/2u *"_ivl_16", 15 0, L_0000024d0d6e2758;  1 drivers
v0000024d0d698290_0 .net *"_ivl_18", 0 0, L_0000024d0d6c2f40;  1 drivers
v0000024d0d699b90_0 .net *"_ivl_20", 31 0, L_0000024d0d6c0f60;  1 drivers
v0000024d0d699730_0 .net *"_ivl_23", 7 0, L_0000024d0d6c24a0;  1 drivers
v0000024d0d699af0_0 .net *"_ivl_24", 9 0, L_0000024d0d6c1820;  1 drivers
L_0000024d0d6e27a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d699d70_0 .net *"_ivl_27", 1 0, L_0000024d0d6e27a0;  1 drivers
L_0000024d0d6e27e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d698330_0 .net/2u *"_ivl_28", 31 0, L_0000024d0d6e27e8;  1 drivers
v0000024d0d6997d0_0 .net *"_ivl_3", 7 0, L_0000024d0d6a5870;  1 drivers
v0000024d0d698dd0_0 .net *"_ivl_4", 9 0, L_0000024d0d6a5550;  1 drivers
L_0000024d0d6e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d699eb0_0 .net *"_ivl_7", 1 0, L_0000024d0d6e0088;  1 drivers
v0000024d0d6986f0_0 .var "clk", 0 0;
v0000024d0d699ff0_0 .net "d_addr", 31 0, L_0000024d0d6cefc0;  1 drivers
v0000024d0d69a310_0 .net "d_rdata", 31 0, L_0000024d0d6c2540;  1 drivers
v0000024d0d6988d0_0 .net "d_wdata", 31 0, L_0000024d0d6ce8c0;  1 drivers
v0000024d0d698f10_0 .net "d_we", 0 0, L_0000024d0d6ce4d0;  1 drivers
v0000024d0d6983d0 .array "data_mem", 255 0, 31 0;
v0000024d0d6985b0 .array "instr_mem", 255 0, 31 0;
v0000024d0d698790_0 .net "instr_word", 31 0, L_0000024d0d5a77f0;  1 drivers
v0000024d0d698830_0 .net "is_sb", 0 0, L_0000024d0d6cd7b0;  1 drivers
v0000024d0d699050_0 .net "is_sh", 0 0, L_0000024d0d6ce230;  1 drivers
v0000024d0d699230_0 .net "is_sw", 0 0, L_0000024d0d6cd6d0;  1 drivers
v0000024d0d6992d0_0 .net "pc", 31 0, L_0000024d0d5a7940;  1 drivers
v0000024d0d6a50f0_0 .var "prev_pc", 31 0;
v0000024d0d6a5ff0_0 .net "rs2_val_o", 31 0, L_0000024d0d6a7cd0;  1 drivers
v0000024d0d6a6c70_0 .var "rst_n", 0 0;
v0000024d0d6a6090_0 .var/i "tests_passed", 31 0;
v0000024d0d6a5f50_0 .var/i "tests_total", 31 0;
v0000024d0d6a4b50_0 .net "wb_value", 31 0, L_0000024d0d6ce3f0;  1 drivers
v0000024d0d6a6f90_0 .var "word", 31 0;
L_0000024d0d6a6130 .array/port v0000024d0d6985b0, L_0000024d0d6a5550;
L_0000024d0d6a5870 .part L_0000024d0d5a7940, 2, 8;
L_0000024d0d6a5550 .concat [ 8 2 0 0], L_0000024d0d6a5870, L_0000024d0d6e0088;
L_0000024d0d6c2400 .part L_0000024d0d6cefc0, 16, 16;
L_0000024d0d6c2f40 .cmp/eq 16, L_0000024d0d6c2400, L_0000024d0d6e2758;
L_0000024d0d6c0f60 .array/port v0000024d0d6983d0, L_0000024d0d6c1820;
L_0000024d0d6c24a0 .part L_0000024d0d6cefc0, 2, 8;
L_0000024d0d6c1820 .concat [ 8 2 0 0], L_0000024d0d6c24a0, L_0000024d0d6e27a0;
L_0000024d0d6c2540 .functor MUXZ 32, L_0000024d0d6e27e8, L_0000024d0d6c0f60, L_0000024d0d6c2f40, C4<>;
S_0000024d0d5e4240 .scope function.vec4.s1, "check_mem" "check_mem" 3 95, 3 95 0, S_0000024d0d434350;
 .timescale -9 -12;
; Variable check_mem is vec4 return value of scope S_0000024d0d5e4240
v0000024d0d5c9a80_0 .var/i "expected", 31 0;
v0000024d0d5c8900_0 .var/i "idx", 31 0;
TD_cpu_core_tb.check_mem ;
    %ix/getv/s 4, v0000024d0d5c8900_0;
    %load/vec4a v0000024d0d6983d0, 4;
    %load/vec4 v0000024d0d5c9a80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 98 "$display", "  MISMATCH @ idx=%0d exp=%h got=%h", v0000024d0d5c8900_0, v0000024d0d5c9a80_0, &A<v0000024d0d6983d0, v0000024d0d5c8900_0 > {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_mem (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_mem (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0000024d0d45d640 .scope task, "init_mem" "init_mem" 3 67, 3 67 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5ca0c0_0 .var/i "i", 31 0;
TD_cpu_core_tb.init_mem ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5ca0c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000024d0d5ca0c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000024d0d5ca0c0_0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024d0d5ca0c0_0;
    %store/vec4a v0000024d0d6983d0, 4, 0;
    %load/vec4 v0000024d0d5ca0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d0d5ca0c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000024d0d45d7d0 .scope task, "reset_cpu" "reset_cpu" 3 77, 3 77 0, S_0000024d0d434350;
 .timescale -9 -12;
E_0000024d0d5ebee0 .event posedge, v0000024d0d667670_0;
TD_cpu_core_tb.reset_cpu ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d6a6c70_0, 0, 1;
    %wait E_0000024d0d5ebee0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0d6a6c70_0, 0, 1;
    %wait E_0000024d0d5ebee0;
    %delay 1000, 0;
    %end;
S_0000024d0d469f70 .scope task, "run_alu_chain" "run_alu_chain" 3 325, 3 325 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5ca200_0 .var "passed", 0 0;
TD_cpu_core_tb.run_alu_chain ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 329 "$display", "\012=== ALU CHAIN TEST ===" {0 0 0};
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081619, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2163091, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3244563, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4326035, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5407507, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6488979, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 7570451, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2131123, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4293939, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6456755, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8619571, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8396835, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 9445923, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 10495011, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 11544099, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 12593187, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 29, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.7, 11;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_3.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.6, 10;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_3.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_3.4;
    %store/vec4 v0000024d0d5ca200_0, 0, 1;
    %load/vec4 v0000024d0d5ca200_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %vpi_call/w 3 356 "$display", "ALU chain: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d46a100 .scope task, "run_backward_branch" "run_backward_branch" 3 905, 3 905 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5c80e0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_backward_branch ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 909 "$display", "\012=== BACKWARD BRANCH TEST ===" {0 0 0};
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4263550179, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5c80e0_0, 0, 1;
    %load/vec4 v0000024d0d5c80e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %vpi_call/w 3 923 "$display", "backward branch: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d461ad0 .scope task, "run_branch_stress" "run_branch_stress" 3 361, 3 361 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5c8a40_0 .var "passed", 0 0;
TD_cpu_core_tb.run_branch_stress ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 365 "$display", "\012=== BRANCH STRESS TEST ===" {0 0 0};
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3146131, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4293919251, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2131043, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1049235, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3183715, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2097811, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1164387, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3146387, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3200099, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4194963, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2155619, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 10486419, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5251107, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5c8a40_0, 0, 1;
    %load/vec4 v0000024d0d5c8a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %vpi_call/w 3 403 "$display", "branch stress: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d461c60 .scope task, "run_bringup" "run_bringup" 3 106, 3 106 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbd80_0 .var "bringup_passed", 0 0;
v0000024d0d5cb560_0 .var/i "cycle", 31 0;
v0000024d0d5cafc0_0 .var/i "idx", 31 0;
TD_cpu_core_tb.run_bringup ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5cafc0_0, 0, 32;
T_6.14 ;
    %load/vec4 v0000024d0d5cafc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.15, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000024d0d5cafc0_0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %load/vec4 v0000024d0d5cafc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d0d5cafc0_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %pushi/vec4 69206163, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %load/vec4 v0000024d0d6992d0_0;
    %store/vec4 v0000024d0d6a50f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0d5cbd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5cb560_0, 0, 32;
T_6.16 ;
    %load/vec4 v0000024d0d5cb560_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.17, 5;
    %wait E_0000024d0d5ebee0;
    %load/vec4 v0000024d0d5cb560_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.20, 5;
    %load/vec4 v0000024d0d6992d0_0;
    %load/vec4 v0000024d0d6a50f0_0;
    %sub;
    %pushi/vec4 4, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0000024d0d6992d0_0;
    %load/vec4 v0000024d0d6a50f0_0;
    %sub;
    %vpi_call/w 3 123 "$display", "bringup PC mismatch: prev=%h curr=%h diff=%h", v0000024d0d6a50f0_0, v0000024d0d6992d0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d5cbd80_0, 0, 1;
T_6.18 ;
    %vpi_call/w 3 126 "$display", "bringup cycle %0d pc=%h instr=%h", v0000024d0d5cb560_0, v0000024d0d6992d0_0, v0000024d0d698790_0 {0 0 0};
    %load/vec4 v0000024d0d6992d0_0;
    %store/vec4 v0000024d0d6a50f0_0, 0, 32;
    %load/vec4 v0000024d0d5cb560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d0d5cb560_0, 0, 32;
    %jmp T_6.16;
T_6.17 ;
    %load/vec4 v0000024d0d5cbd80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.21, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 66, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %store/vec4 v0000024d0d5cbd80_0, 0, 1;
    %load/vec4 v0000024d0d5cbd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %vpi_call/w 3 130 "$display", "bringup: %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000024d0d5cbd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %vpi_call/w 3 132 "$stop" {0 0 0};
T_6.24 ;
    %end;
S_0000024d0d425a20 .scope task, "run_compare_ops" "run_compare_ops" 3 614, 3 614 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5caac0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_compare_ops ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 618 "$display", "\012=== COMPARE OPERATIONS TEST ===" {0 0 0};
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4289724819, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2138675, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1122995, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3187507, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1156019, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2143283, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3191987, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4202531, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6300707, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 7349795, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8398883, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 9447971, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.30, 12;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_7.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.29, 11;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_7.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.28, 10;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_7.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.27, 9;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_7.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_7.26;
    %store/vec4 v0000024d0d5caac0_0, 0, 1;
    %load/vec4 v0000024d0d5caac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %vpi_call/w 3 645 "$display", "compare ops: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d425bb0 .scope task, "run_context_switch" "run_context_switch" 3 250, 3 250 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5caca0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_context_switch ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 254 "$display", "\012=== CONTEXT SWITCH TEST ===" {0 0 0};
    %pushi/vec4 268435731, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 232784019, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2881487251, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 305136147, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1163920019, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4262535203, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4264632867, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4265681955, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4266731043, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 531, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4261486723, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4265681283, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4269875715, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4274070147, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3154467, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4203555, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5252643, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 222, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.35, 10;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 4294965948, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_8.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.34, 9;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_8.34;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.33, 8;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 1110, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_8.33;
    %store/vec4 v0000024d0d5caca0_0, 0, 1;
    %load/vec4 v0000024d0d5caca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.36, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_8.37, 8;
T_8.36 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_8.37, 8;
 ; End of false expr.
    %blend;
T_8.37;
    %vpi_call/w 3 292 "$display", "context switch: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d414540 .scope task, "run_critical_section" "run_critical_section" 3 734, 3 734 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5ca8e0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_critical_section ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 738 "$display", "\012=== CRITICAL SECTION TEST ===" {0 0 0};
    %pushi/vec4 8388755, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805347443, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805314931, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105379, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805351539, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805314931, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105891, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805347443, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805314931, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2106403, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 8, 0, 32;
    %and;
    %cmpi/e 8, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.39, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 8, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.39;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.38, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 8, 0, 32;
    %and;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.38;
    %store/vec4 v0000024d0d5ca8e0_0, 0, 1;
    %vpi_call/w 3 763 "$display", "  mstatus[0]=%h mstatus[1]=%h mstatus[2]=%h", &A<v0000024d0d6983d0, 0>, &A<v0000024d0d6983d0, 1>, &A<v0000024d0d6983d0, 2> {0 0 0};
    %load/vec4 v0000024d0d5ca8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.40, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_9.41, 8;
T_9.40 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_9.41, 8;
 ; End of false expr.
    %blend;
T_9.41;
    %vpi_call/w 3 764 "$display", "critical section: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65a0b0 .scope task, "run_csr_hazard" "run_csr_hazard" 3 229, 3 229 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb600_0 .var "passed", 0 0;
TD_cpu_core_tb.run_csr_hazard ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 179306771, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872484979, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872423923, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3157027, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %vpi_call/w 3 239 "$display", "CSR hazard test: mem[6]=%h (expect ab)", &A<v0000024d0d6983d0, 6> {0 0 0};
    %pushi/vec4 6, 0, 32;
    %pushi/vec4 171, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cb600_0, 0, 1;
    %load/vec4 v0000024d0d5cb600_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.42, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_10.43, 8;
T_10.42 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_10.43, 8;
 ; End of false expr.
    %blend;
T_10.43;
    %vpi_call/w 3 241 "$display", "CSR hazard: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65aba0 .scope task, "run_csr_mstatus" "run_csr_mstatus" 3 297, 3 297 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cad40_0 .var "passed", 0 0;
TD_cpu_core_tb.run_csr_mstatus ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 301 "$display", "\012=== CSR MSTATUS TEST ===" {0 0 0};
    %pushi/vec4 8388755, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805351539, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805314803, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8388755, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805347443, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805314931, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105891, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 8, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.44, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 8, 0, 32;
    %and;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.44;
    %store/vec4 v0000024d0d5cad40_0, 0, 1;
    %vpi_call/w 3 318 "$display", "  mstatus after disable: %h (expect bit3=0)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %vpi_call/w 3 319 "$display", "  mstatus after enable:  %h (expect bit3=1)", &A<v0000024d0d6983d0, 1> {0 0 0};
    %load/vec4 v0000024d0d5cad40_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.45, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_11.46, 8;
T_11.45 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_11.46, 8;
 ; End of false expr.
    %blend;
T_11.46;
    %vpi_call/w 3 320 "$display", "CSR mstatus: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65ad30 .scope task, "run_csr_rmw" "run_csr_rmw" 3 961, 3 961 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb4c0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_csr_rmw ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 965 "$display", "\012=== CSR READ-MODIFY-WRITE TEST ===" {0 0 0};
    %pushi/vec4 268435603, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872452211, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872423795, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 83951891, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872484979, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872423923, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 336, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cb4c0_0, 0, 1;
    %load/vec4 v0000024d0d5cb4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.47, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_12.48, 8;
T_12.47 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_12.48, 8;
 ; End of false expr.
    %blend;
T_12.48;
    %vpi_call/w 3 981 "$display", "CSR RMW: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65a880 .scope task, "run_csr_sequence" "run_csr_sequence" 3 476, 3 476 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb420_0 .var "passed", 0 0;
TD_cpu_core_tb.run_csr_sequence ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 480 "$display", "\012=== CSR SEQUENCE TEST ===" {0 0 0};
    %pushi/vec4 268435603, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 536871187, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805306771, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872452211, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872424051, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872484979, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872424179, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872517747, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 872424307, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4202531, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6300707, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.50, 9;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_13.50;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.49, 8;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_13.49;
    %store/vec4 v0000024d0d5cb420_0, 0, 1;
    %load/vec4 v0000024d0d5cb420_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.51, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_13.52, 8;
T_13.51 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_13.52, 8;
 ; End of false expr.
    %blend;
T_13.52;
    %vpi_call/w 3 507 "$display", "CSR sequence: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65a560 .scope task, "run_cycles" "run_cycles" 3 87, 3 87 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbce0_0 .var/i "i", 31 0;
v0000024d0d5cade0_0 .var/i "n", 31 0;
TD_cpu_core_tb.run_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5cbce0_0, 0, 32;
T_14.53 ;
    %load/vec4 v0000024d0d5cbce0_0;
    %load/vec4 v0000024d0d5cade0_0;
    %cmp/s;
    %jmp/0xz T_14.54, 5;
    %wait E_0000024d0d5ebee0;
    %load/vec4 v0000024d0d5cbce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d0d5cbce0_0, 0, 32;
    %jmp T_14.53;
T_14.54 ;
    %end;
S_0000024d0d65a240 .scope task, "run_external_irq" "run_external_irq" 3 658, 3 658 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb880_0 .var "passed", 0 0;
TD_cpu_core_tb.run_external_irq ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 662 "$display", "\012=== EXTERNAL IRQ TEST ===" {0 0 0};
    %pushi/vec4 67109523, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810717299, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810557811, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105379, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cb880_0, 0, 1;
    %load/vec4 v0000024d0d5cb880_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.55, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_15.56, 8;
T_15.55 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_15.56, 8;
 ; End of false expr.
    %blend;
T_15.56;
    %vpi_call/w 3 677 "$display", "external IRQ setup: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65a6f0 .scope task, "run_forward_branch" "run_forward_branch" 3 152, 3 152 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbe20_0 .var "passed", 0 0;
TD_cpu_core_tb.run_forward_branch ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 3145875, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081651, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2163123, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3155491, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2130019, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8739, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2107939, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %vpi_call/w 3 166 "$display", "forwarding test EARLY results (after 20 cycles):" {0 0 0};
    %vpi_call/w 3 167 "$display", "  mem[0]=%h, mem[1]=%h, mem[3]=%h, mem[4]=%h, mem[5]=%h", &A<v0000024d0d6983d0, 0>, &A<v0000024d0d6983d0, 1>, &A<v0000024d0d6983d0, 3>, &A<v0000024d0d6983d0, 4>, &A<v0000024d0d6983d0, 5> {0 0 0};
    %vpi_call/w 3 168 "$display", "  Expected: mem[3]=0xc (x3=x2+x2=6+6), mem[4]=0x0 (x0), mem[5]=0x6 (x2)" {0 0 0};
    %pushi/vec4 180, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %vpi_call/w 3 170 "$display", "forwarding test FINAL results:" {0 0 0};
    %vpi_call/w 3 171 "$display", "  mem[0]=%h, mem[1]=%h, mem[3]=%h, mem[4]=%h, mem[5]=%h", &A<v0000024d0d6983d0, 0>, &A<v0000024d0d6983d0, 1>, &A<v0000024d0d6983d0, 3>, &A<v0000024d0d6983d0, 4>, &A<v0000024d0d6983d0, 5> {0 0 0};
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.58, 9;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_16.58;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.57, 8;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_16.57;
    %store/vec4 v0000024d0d5cbe20_0, 0, 1;
    %load/vec4 v0000024d0d5cbe20_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.59, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_16.60, 8;
T_16.59 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_16.60, 8;
 ; End of false expr.
    %blend;
T_16.60;
    %vpi_call/w 3 173 "$display", "forwarding & branch: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65a3d0 .scope task, "run_full_context" "run_full_context" 3 826, 3 826 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb740_0 .var "passed", 0 0;
TD_cpu_core_tb.run_full_context ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 830 "$display", "\012=== FULL CONTEXT SAVE/RESTORE TEST ===" {0 0 0};
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2097555, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3146387, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4195091, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5243795, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6292755, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 7341459, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 268435731, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4262538787, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4264635427, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4266732067, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4267780131, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4268828195, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4271973411, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4273021475, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4265672979, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 915, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1299, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1427, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 75139, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4269315, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8463235, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 12657411, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 16851587, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 21045635, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 25239683, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3154467, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 10495523, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 11544611, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_17.64, 11;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_17.64;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.63, 10;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_17.63;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.62, 9;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_17.62;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_17.61, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_17.61;
    %store/vec4 v0000024d0d5cb740_0, 0, 1;
    %load/vec4 v0000024d0d5cb740_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.65, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_17.66, 8;
T_17.65 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_17.66, 8;
 ; End of false expr.
    %blend;
T_17.66;
    %vpi_call/w 3 878 "$display", "full context: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65aa10 .scope task, "run_interrupt_sim" "run_interrupt_sim" 3 512, 3 512 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb7e0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_interrupt_sim ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 516 "$display", "\012=== INTERRUPT SIMULATION TEST ===" {0 0 0};
    %pushi/vec4 67109523, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810717299, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8389395, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 805511283, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 115, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2097427, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105891, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 807403635, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.67, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_18.67;
    %store/vec4 v0000024d0d5cb7e0_0, 0, 1;
    %vpi_call/w 3 545 "$display", "  counter after trap: %h (expect 4)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %vpi_call/w 3 546 "$display", "  handler marker:     %h (expect 2)", &A<v0000024d0d6983d0, 1> {0 0 0};
    %load/vec4 v0000024d0d5cb7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.68, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_18.69, 8;
T_18.68 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_18.69, 8;
 ; End of false expr.
    %blend;
T_18.69;
    %vpi_call/w 3 547 "$display", "interrupt sim: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65aec0 .scope task, "run_jal_jalr" "run_jal_jalr" 3 446, 3 446 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cae80_0 .var "passed", 0 0;
TD_cpu_core_tb.run_jal_jalr ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 450 "$display", "\012=== JAL/JALR TEST ===" {0 0 0};
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 33554671, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 10493987, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1057315, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 44041491, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 32871, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.70, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_19.70;
    %store/vec4 v0000024d0d5cae80_0, 0, 1;
    %vpi_call/w 3 469 "$display", "  return value: %h (expect 42)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %vpi_call/w 3 470 "$display", "  return addr:  %h (expect 8)", &A<v0000024d0d6983d0, 1> {0 0 0};
    %load/vec4 v0000024d0d5cae80_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.71, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_19.72, 8;
T_19.71 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_19.72, 8;
 ; End of false expr.
    %blend;
T_19.72;
    %vpi_call/w 3 471 "$display", "JAL/JALR: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65bd40 .scope task, "run_load_store_sizes" "run_load_store_sizes" 3 408, 3 408 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbec0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_load_store_sizes ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 412 "$display", "\012=== LOAD/STORE SIZES TEST ===" {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6983d0, 4, 0;
    %pushi/vec4 131, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8579, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 16899, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 21123, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1057315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2106403, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3155491, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4204579, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5253667, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 178258707, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6488099, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 4294967279, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.76, 11;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 4294950639, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_20.76;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.75, 10;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_20.75;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.74, 9;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 239, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_20.74;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.73, 8;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 48879, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_20.73;
    %store/vec4 v0000024d0d5cbec0_0, 0, 1;
    %load/vec4 v0000024d0d5cbec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.77, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_20.78, 8;
T_20.77 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_20.78, 8;
 ; End of false expr.
    %blend;
T_20.78;
    %vpi_call/w 3 441 "$display", "load/store sizes: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65b250 .scope task, "run_load_use" "run_load_use" 3 136, 3 136 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb060_0 .var "passed", 0 0;
TD_cpu_core_tb.run_load_use ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6983d0, 4, 0;
    %pushi/vec4 8579, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 98867, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %vpi_call/w 3 144 "$display", "load-use instructions: %h %h %h", &A<v0000024d0d6985b0, 0>, &A<v0000024d0d6985b0, 1>, &A<v0000024d0d6985b0, 2> {0 0 0};
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cb060_0, 0, 1;
    %load/vec4 v0000024d0d5cb060_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.79, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_21.80, 8;
T_21.79 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_21.80, 8;
 ; End of false expr.
    %blend;
T_21.80;
    %vpi_call/w 3 148 "$display", "load-use hazard: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c6a0 .scope task, "run_logical_ops" "run_logical_ops" 3 583, 3 583 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb2e0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_logical_ops ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 587 "$display", "\012=== LOGICAL OPERATIONS TEST ===" {0 0 0};
    %pushi/vec4 267387027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 251658515, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2159027, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2155059, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2146995, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 267449107, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 58259, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 15778835, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6301219, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 7350307, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8399395, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_22.85, 12;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_22.85;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_22.84, 11;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_22.84;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.83, 10;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_22.83;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.82, 9;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_22.82;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_22.81, 8;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_22.81;
    %store/vec4 v0000024d0d5cb2e0_0, 0, 1;
    %load/vec4 v0000024d0d5cb2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.86, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_22.87, 8;
T_22.86 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_22.87, 8;
 ; End of false expr.
    %blend;
T_22.87;
    %vpi_call/w 3 609 "$display", "logical ops: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c830 .scope task, "run_lui_auipc" "run_lui_auipc" 3 682, 3 682 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb920_0 .var "passed", 0 0;
TD_cpu_core_tb.run_lui_auipc ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 686 "$display", "\012=== LUI/AUIPC TEST ===" {0 0 0};
    %pushi/vec4 305418423, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4375, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105891, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 305418241, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.88, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 4104, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_23.88;
    %store/vec4 v0000024d0d5cb920_0, 0, 1;
    %load/vec4 v0000024d0d5cb920_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.89, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_23.90, 8;
T_23.89 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_23.90, 8;
 ; End of false expr.
    %blend;
T_23.90;
    %vpi_call/w 3 697 "$display", "LUI/AUIPC: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65bed0 .scope task, "run_mcause_test" "run_mcause_test" 3 769, 3 769 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbb00_0 .var "passed", 0 0;
TD_cpu_core_tb.run_mcause_test ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 773 "$display", "\012=== MCAUSE TEST ===" {0 0 0};
    %pushi/vec4 33555091, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810717299, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 115, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 874520947, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 65939, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 807403635, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cbb00_0, 0, 1;
    %vpi_call/w 3 791 "$display", "  mcause=%h (expect 0xB for ecall)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %load/vec4 v0000024d0d5cbb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.91, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_24.92, 8;
T_24.91 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_24.92, 8;
 ; End of false expr.
    %blend;
T_24.92;
    %vpi_call/w 3 792 "$display", "mcause test: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c510 .scope task, "run_mepc_test" "run_mepc_test" 3 797, 3 797 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb100_0 .var "passed", 0 0;
TD_cpu_core_tb.run_mepc_test ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 801 "$display", "\012=== MEPC TEST ===" {0 0 0};
    %pushi/vec4 33555091, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810717299, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 115, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 16778003, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 873664627, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 807403635, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %store/vec4 v0000024d0d5cb100_0, 0, 1;
    %vpi_call/w 3 820 "$display", "  mem[0]=%h (expect 1)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %load/vec4 v0000024d0d5cb100_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.93, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_25.94, 8;
T_25.93 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_25.94, 8;
 ; End of false expr.
    %blend;
T_25.94;
    %vpi_call/w 3 821 "$display", "mepc test: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65b890 .scope task, "run_misaligned" "run_misaligned" 3 215, 3 215 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5caf20_0 .var "passed", 0 0;
TD_cpu_core_tb.run_misaligned ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 1056899, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8739, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 9251, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_26.95, 8;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_26.95;
    %store/vec4 v0000024d0d5caf20_0, 0, 1;
    %load/vec4 v0000024d0d5caf20_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.96, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_26.97, 8;
T_26.96 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_26.97, 8;
 ; End of false expr.
    %blend;
T_26.97;
    %vpi_call/w 3 225 "$display", "misaligned trap: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c9c0 .scope task, "run_shift_ops" "run_shift_ops" 3 552, 3 552 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbba0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_shift_ops ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 556 "$display", "\012=== SHIFT OPERATIONS TEST ===" {0 0 0};
    %pushi/vec4 267387027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4231443, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4247955, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2147484179, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4026532371, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4160750099, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1077990035, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1078088467, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2105379, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3154467, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6301219, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 4080, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.100, 10;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_27.100;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.99, 9;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_27.99;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_27.98, 8;
    %pushi/vec4 3, 0, 32;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_27.98;
    %store/vec4 v0000024d0d5cbba0_0, 0, 1;
    %load/vec4 v0000024d0d5cbba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.101, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_27.102, 8;
T_27.101 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_27.102, 8;
 ; End of false expr.
    %blend;
T_27.102;
    %vpi_call/w 3 578 "$display", "shift ops: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c380 .scope task, "run_stack_ops" "run_stack_ops" 3 702, 3 702 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cbf60_0 .var "passed", 0 0;
TD_cpu_core_tb.run_stack_ops ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 706 "$display", "\012=== STACK OPERATIONS TEST ===" {0 0 0};
    %pushi/vec4 134218003, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 178258067, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4262538787, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4290838803, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 196083859, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4262538787, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4290838803, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 74115, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4260115, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 74243, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4260115, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 187, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_28.103, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_28.103;
    %store/vec4 v0000024d0d5cbf60_0, 0, 1;
    %load/vec4 v0000024d0d5cbf60_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.104, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_28.105, 8;
T_28.104 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_28.105, 8;
 ; End of false expr.
    %blend;
T_28.105;
    %vpi_call/w 3 729 "$display", "stack ops: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65cb50 .scope task, "run_sub_test" "run_sub_test" 3 883, 3 883 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cb9c0_0 .var "passed", 0 0;
TD_cpu_core_tb.run_sub_test ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 887 "$display", "\012=== SUB INSTRUCTION TEST ===" {0 0 0};
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3146003, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1075872179, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1074791091, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_29.106, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_29.106;
    %store/vec4 v0000024d0d5cb9c0_0, 0, 1;
    %load/vec4 v0000024d0d5cb9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.107, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_29.108, 8;
T_29.107 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_29.108, 8;
 ; End of false expr.
    %blend;
T_29.108;
    %vpi_call/w 3 900 "$display", "sub test: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65cce0 .scope task, "run_trap_mret" "run_trap_mret" 3 177, 3 177 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5cba60_0 .var "passed", 0 0;
TD_cpu_core_tb.run_trap_mret ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %pushi/vec4 33555091, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 810717299, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 115, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1057315, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2097939, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 6299683, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 807403635, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %vpi_call/w 3 191 "$display", "\012=== TRAP/MRET TEST DEBUG ===" {0 0 0};
    %vpi_call/w 3 192 "$display", "Instruction sequence:" {0 0 0};
    %vpi_call/w 3 193 "$display", "  [0x00] addi x5,x0,32    -> x5=0x20 (mtvec address)" {0 0 0};
    %vpi_call/w 3 194 "$display", "  [0x04] csrrw x0,mtvec,x5 -> mtvec=0x20" {0 0 0};
    %vpi_call/w 3 195 "$display", "  [0x08] addi x1,x0,1     -> x1=1" {0 0 0};
    %vpi_call/w 3 196 "$display", "  [0x0C] ecall             -> trap! PC -> 0x20 (mtvec), mepc=0x0C" {0 0 0};
    %vpi_call/w 3 197 "$display", "  [0x10] sw x1,4(x0)      -> mem[1]=x1 (should be 1)" {0 0 0};
    %vpi_call/w 3 198 "$display", "  [0x20] addi x6,x0,2     -> x6=2 (trap handler start)" {0 0 0};
    %vpi_call/w 3 199 "$display", "  [0x24] sw x6,0(x0)      -> mem[0]=x6 (should be 2)" {0 0 0};
    %vpi_call/w 3 200 "$display", "  [0x28] mret              -> PC -> mepc=0x0C+4=0x10, continue" {0 0 0};
    %vpi_call/w 3 201 "$display", "Expected: mem[0]=2, mem[1]=1" {0 0 0};
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %vpi_call/w 3 205 "$display", "\012=== TRAP/MRET TEST RESULTS ===" {0 0 0};
    %vpi_call/w 3 206 "$display", "Final memory values:" {0 0 0};
    %vpi_call/w 3 207 "$display", "  mem[0]=%h (expect 2)", &A<v0000024d0d6983d0, 0> {0 0 0};
    %vpi_call/w 3 208 "$display", "  mem[1]=%h (expect 1)", &A<v0000024d0d6983d0, 1> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_30.109, 8;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024d0d5c9a80_0, 0, 32;
    %store/vec4 v0000024d0d5c8900_0, 0, 32;
    %callf/vec4 TD_cpu_core_tb.check_mem, S_0000024d0d5e4240;
    %and;
T_30.109;
    %store/vec4 v0000024d0d5cba60_0, 0, 1;
    %load/vec4 v0000024d0d5cba60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.110, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_30.111, 8;
T_30.110 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_30.111, 8;
 ; End of false expr.
    %blend;
T_30.111;
    %vpi_call/w 3 211 "$display", "trap entry/mret: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65ce70 .scope task, "run_uart_concept" "run_uart_concept" 3 929, 3 929 0, S_0000024d0d434350;
 .timescale -9 -12;
v0000024d0d5ca980_0 .var "passed", 0 0;
TD_cpu_core_tb.run_uart_concept ;
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %vpi_call/w 3 933 "$display", "\012=== UART CONCEPT TEST ===" {0 0 0};
    %pushi/vec4 75497619, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 105906451, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 113246611, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 116392467, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 1048611, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 2097187, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 3145763, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 4194339, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 8835, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %pushi/vec4 5251619, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024d0d6985b0, 4, 0;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024d0d5cade0_0, 0, 32;
    %fork TD_cpu_core_tb.run_cycles, S_0000024d0d65a560;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pushi/vec4 111, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024d0d5ca980_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024d0d6983d0, 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call/w 3 955 "$display", "  Last byte = 0x%h (expect 0x6F = 'o')", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000024d0d5ca980_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.112, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_31.113, 8;
T_31.112 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_31.113, 8;
 ; End of false expr.
    %blend;
T_31.113;
    %vpi_call/w 3 956 "$display", "UART concept: %s", S<0,vec4,u32> {1 0 0};
    %end;
S_0000024d0d65c060 .scope module, "uut" "cpu_core" 3 22, 4 4 0, S_0000024d0d434350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "step_pulse";
    .port_info 3 /INPUT 1 "irq_i";
    .port_info 4 /OUTPUT 32 "pc_o";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /OUTPUT 32 "d_addr";
    .port_info 7 /OUTPUT 32 "d_wdata";
    .port_info 8 /INPUT 32 "d_rdata";
    .port_info 9 /OUTPUT 1 "d_we";
    .port_info 10 /OUTPUT 32 "wb_value";
    .port_info 11 /OUTPUT 1 "is_sw_o";
    .port_info 12 /OUTPUT 1 "is_sh_o";
    .port_info 13 /OUTPUT 1 "is_sb_o";
    .port_info 14 /OUTPUT 32 "rs2_val_o";
P_0000024d0d42deb0 .param/l "CLINT_MTIMECMP_HI" 1 4 515, C4<11111111111111110000000000010100>;
P_0000024d0d42dee8 .param/l "CLINT_MTIMECMP_LO" 1 4 514, C4<11111111111111110000000000010000>;
P_0000024d0d42df20 .param/l "CLINT_MTIME_HI" 1 4 513, C4<11111111111111110000000000001100>;
P_0000024d0d42df58 .param/l "CLINT_MTIME_LO" 1 4 512, C4<11111111111111110000000000001000>;
P_0000024d0d42df90 .param/l "CSR_MCAUSE_ADDR" 1 4 521, C4<11111111111111111111111111001100>;
P_0000024d0d42dfc8 .param/l "CSR_MEPC_ADDR" 1 4 520, C4<11111111111111111111111111001000>;
P_0000024d0d42e000 .param/l "CSR_MSTATUS_ADDR" 1 4 519, C4<11111111111111111111111111000100>;
P_0000024d0d42e038 .param/l "CSR_MTVEC_ADDR" 1 4 518, C4<11111111111111111111111111000000>;
P_0000024d0d42e070 .param/l "CSR_NUM_MCAUSE" 1 4 508, C4<001101000010>;
P_0000024d0d42e0a8 .param/l "CSR_NUM_MEPC" 1 4 507, C4<001101000001>;
P_0000024d0d42e0e0 .param/l "CSR_NUM_MHARTID" 1 4 510, C4<111100010100>;
P_0000024d0d42e118 .param/l "CSR_NUM_MIE" 1 4 504, C4<001100000100>;
P_0000024d0d42e150 .param/l "CSR_NUM_MIP" 1 4 509, C4<001101000100>;
P_0000024d0d42e188 .param/l "CSR_NUM_MSCRATCH" 1 4 506, C4<001101000000>;
P_0000024d0d42e1c0 .param/l "CSR_NUM_MSTATUS" 1 4 503, C4<001100000000>;
P_0000024d0d42e1f8 .param/l "CSR_NUM_MTVEC" 1 4 505, C4<001100000101>;
L_0000024d0d6e26c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024d0d5a75c0 .functor AND 1, L_0000024d0d6e26c8, L_0000024d0d6a5af0, C4<1>, C4<1>;
L_0000024d0d5a7940 .functor BUFZ 32, v0000024d0d66b220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d4ddf20 .functor OR 1, v0000024d0d668f70_0, v0000024d0d668390_0, C4<0>, C4<0>;
L_0000024d0d6a9400 .functor OR 1, L_0000024d0d4ddf20, v0000024d0d669470_0, C4<0>, C4<0>;
L_0000024d0d6a9320 .functor OR 1, L_0000024d0d6a9400, v0000024d0d6693d0_0, C4<0>, C4<0>;
L_0000024d0d6a7f00 .functor OR 1, L_0000024d0d6a9320, v0000024d0d6690b0_0, C4<0>, C4<0>;
L_0000024d0d6a88a0 .functor AND 1, v0000024d0d668110_0, L_0000024d0d6a2490, C4<1>, C4<1>;
L_0000024d0d6a8b40 .functor AND 1, L_0000024d0d6a88a0, L_0000024d0d6a2f30, C4<1>, C4<1>;
L_0000024d0d6a8c20 .functor AND 1, L_0000024d0d6a8b40, L_0000024d0d6a3570, C4<1>, C4<1>;
L_0000024d0d6a8910 .functor AND 1, L_0000024d0d6a8c20, L_0000024d0d6a2df0, C4<1>, C4<1>;
L_0000024d0d6a8050 .functor AND 1, L_0000024d0d6a8910, L_0000024d0d6a3110, C4<1>, C4<1>;
L_0000024d0d6a9390 .functor AND 1, L_0000024d0d6a8050, L_0000024d0d6a2e90, C4<1>, C4<1>;
L_0000024d0d6a8670 .functor AND 1, L_0000024d0d6a9390, L_0000024d0d6a4790, C4<1>, C4<1>;
L_0000024d0d6a8a60 .functor AND 1, L_0000024d0d6cdeb0, L_0000024d0d6a4290, C4<1>, C4<1>;
L_0000024d0d6a81a0 .functor AND 1, L_0000024d0d6a8670, L_0000024d0d6a22b0, C4<1>, C4<1>;
L_0000024d0d6a8d00 .functor AND 1, L_0000024d0d6a81a0, L_0000024d0d6a4830, C4<1>, C4<1>;
L_0000024d0d6a8590 .functor AND 1, L_0000024d0d6a8670, L_0000024d0d6a2350, C4<1>, C4<1>;
L_0000024d0d6a7db0 .functor AND 1, L_0000024d0d6a8590, L_0000024d0d6a2670, C4<1>, C4<1>;
L_0000024d0d6a86e0 .functor AND 1, L_0000024d0d6a2c10, L_0000024d0d6a8a60, C4<1>, C4<1>;
L_0000024d0d6a8830 .functor AND 1, L_0000024d0d6a86e0, L_0000024d0d6a3390, C4<1>, C4<1>;
L_0000024d0d6a9470 .functor AND 1, L_0000024d0d6a8830, L_0000024d0d6a3610, C4<1>, C4<1>;
L_0000024d0d6a9160 .functor AND 1, L_0000024d0d6a20d0, L_0000024d0d6a8a60, C4<1>, C4<1>;
L_0000024d0d6a7b80 .functor AND 1, L_0000024d0d6a9160, L_0000024d0d6a3890, C4<1>, C4<1>;
L_0000024d0d6a82f0 .functor AND 1, L_0000024d0d6a7b80, L_0000024d0d6a3b10, C4<1>, C4<1>;
L_0000024d0d6a7cd0 .functor BUFZ 32, L_0000024d0d6a3430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6a8ec0 .functor OR 1, L_0000024d0d5a4680, L_0000024d0d5a5720, C4<0>, C4<0>;
L_0000024d0d6a8600 .functor OR 1, L_0000024d0d6a8ec0, L_0000024d0d5a44c0, C4<0>, C4<0>;
L_0000024d0d6a7f70 .functor OR 1, L_0000024d0d6a8600, L_0000024d0d5a45a0, C4<0>, C4<0>;
L_0000024d0d6a8e50 .functor OR 1, L_0000024d0d6a7f70, L_0000024d0d5a4d80, C4<0>, C4<0>;
L_0000024d0d6a78e0 .functor OR 1, L_0000024d0d6a8e50, L_0000024d0d5a3c70, C4<0>, C4<0>;
L_0000024d0d6a8980 .functor OR 1, L_0000024d0d6a78e0, L_0000024d0d5a4b50, C4<0>, C4<0>;
L_0000024d0d6a7a30 .functor OR 1, L_0000024d0d6a8980, L_0000024d0d5a4450, C4<0>, C4<0>;
L_0000024d0d6a7950 .functor OR 1, L_0000024d0d6a7a30, L_0000024d0d5a46f0, C4<0>, C4<0>;
L_0000024d0d6a8130 .functor OR 1, L_0000024d0d5a47d0, L_0000024d0d5a5250, C4<0>, C4<0>;
L_0000024d0d6a80c0 .functor OR 1, L_0000024d0d6a8130, L_0000024d0d5a4bc0, C4<0>, C4<0>;
L_0000024d0d6a9240 .functor BUFZ 32, L_0000024d0d6a2530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6a8f30 .functor BUFZ 32, L_0000024d0d6a3430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6a8750 .functor OR 1, L_0000024d0d5a45a0, L_0000024d0d5a4ca0, C4<0>, C4<0>;
L_0000024d0d6a7bf0 .functor OR 1, L_0000024d0d6a8750, L_0000024d0d5a4a00, C4<0>, C4<0>;
L_0000024d0d6a8210 .functor OR 1, L_0000024d0d6a7bf0, L_0000024d0d5a4060, C4<0>, C4<0>;
L_0000024d0d6a7aa0 .functor OR 1, L_0000024d0d6a8210, L_0000024d0d5a5480, C4<0>, C4<0>;
L_0000024d0d6a8fa0 .functor OR 1, L_0000024d0d6a7aa0, L_0000024d0d5a4ae0, C4<0>, C4<0>;
L_0000024d0d6a8280 .functor OR 1, L_0000024d0d6a8fa0, L_0000024d0d5a4680, C4<0>, C4<0>;
L_0000024d0d6a8440 .functor OR 1, L_0000024d0d6a8280, L_0000024d0d5a5720, C4<0>, C4<0>;
L_0000024d0d6a8360 .functor OR 1, L_0000024d0d6a8440, L_0000024d0d5a44c0, C4<0>, C4<0>;
L_0000024d0d6a9010 .functor OR 1, L_0000024d0d6a8360, L_0000024d0d5a4d80, C4<0>, C4<0>;
L_0000024d0d6a89f0 .functor OR 1, L_0000024d0d6a9010, L_0000024d0d5a3c70, C4<0>, C4<0>;
L_0000024d0d6a87c0 .functor OR 1, L_0000024d0d6a89f0, L_0000024d0d5a4b50, C4<0>, C4<0>;
L_0000024d0d6a8ad0 .functor OR 1, L_0000024d0d6a87c0, L_0000024d0d5a4450, C4<0>, C4<0>;
L_0000024d0d6a8bb0 .functor OR 1, L_0000024d0d6a8ad0, L_0000024d0d5a46f0, C4<0>, C4<0>;
L_0000024d0d6a7c60 .functor OR 1, L_0000024d0d6a8bb0, L_0000024d0d5a4300, C4<0>, C4<0>;
L_0000024d0d6a9080 .functor OR 1, L_0000024d0d6a7c60, L_0000024d0d5a4c30, C4<0>, C4<0>;
L_0000024d0d6a7d40 .functor OR 1, L_0000024d0d6a9080, L_0000024d0d5a4920, C4<0>, C4<0>;
L_0000024d0d6a8c90 .functor OR 1, L_0000024d0d6a7d40, L_0000024d0d5a4ed0, C4<0>, C4<0>;
L_0000024d0d6a7b10 .functor OR 1, L_0000024d0d6a8c90, L_0000024d0d5a4760, C4<0>, C4<0>;
L_0000024d0d6a90f0 .functor OR 1, L_0000024d0d6a7b10, L_0000024d0d5a79b0, C4<0>, C4<0>;
L_0000024d0d6a83d0 .functor OR 1, L_0000024d0d6a90f0, L_0000024d0d5a51e0, C4<0>, C4<0>;
L_0000024d0d6a7e20 .functor OR 1, L_0000024d0d6a83d0, L_0000024d0d5a5100, C4<0>, C4<0>;
L_0000024d0d6a79c0 .functor OR 1, L_0000024d0d6a7e20, L_0000024d0d5a5170, C4<0>, C4<0>;
L_0000024d0d6a7e90 .functor OR 1, L_0000024d0d6a79c0, L_0000024d0d5a48b0, C4<0>, C4<0>;
L_0000024d0d6a8d70 .functor OR 1, L_0000024d0d6a7e90, L_0000024d0d6a6450, C4<0>, C4<0>;
L_0000024d0d6a84b0 .functor OR 1, L_0000024d0d6a8d70, L_0000024d0d5a5020, C4<0>, C4<0>;
L_0000024d0d6a91d0 .functor OR 1, L_0000024d0d6a84b0, L_0000024d0d6a18b0, C4<0>, C4<0>;
L_0000024d0d6a92b0 .functor OR 1, L_0000024d0d6a91d0, L_0000024d0d6a0c30, C4<0>, C4<0>;
L_0000024d0d6a7fe0 .functor OR 1, L_0000024d0d6a92b0, L_0000024d0d5a3ce0, C4<0>, C4<0>;
L_0000024d0d6a8de0 .functor OR 1, L_0000024d0d69f970, L_0000024d0d5a54f0, C4<0>, C4<0>;
L_0000024d0d6a8520 .functor OR 1, L_0000024d0d6a8de0, L_0000024d0d5a5560, C4<0>, C4<0>;
L_0000024d0d6a9630 .functor AND 1, L_0000024d0d6a7fe0, L_0000024d0d6a2fd0, C4<1>, C4<1>;
L_0000024d0d6a95c0 .functor BUFZ 32, L_0000024d0d6a0410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6a9860 .functor OR 1, L_0000024d0d5a51e0, L_0000024d0d5a5100, C4<0>, C4<0>;
L_0000024d0d6aac80 .functor OR 1, L_0000024d0d6a9860, L_0000024d0d5a79b0, C4<0>, C4<0>;
L_0000024d0d6a98d0 .functor OR 1, L_0000024d0d6aac80, L_0000024d0d5a5170, C4<0>, C4<0>;
L_0000024d0d6a9da0 .functor OR 1, L_0000024d0d6a98d0, L_0000024d0d5a48b0, C4<0>, C4<0>;
L_0000024d0d6a9cc0 .functor OR 1, L_0000024d0d6a9da0, L_0000024d0d5a47d0, C4<0>, C4<0>;
L_0000024d0d6aa740 .functor OR 1, L_0000024d0d6a9cc0, L_0000024d0d5a5250, C4<0>, C4<0>;
L_0000024d0d6aa190 .functor OR 1, L_0000024d0d6aa740, L_0000024d0d5a4bc0, C4<0>, C4<0>;
L_0000024d0d6a9e10 .functor BUFZ 32, L_0000024d0d6a3430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6aa890 .functor OR 1, L_0000024d0d6a34d0, L_0000024d0d6a2ad0, C4<0>, C4<0>;
L_0000024d0d6a9ef0 .functor AND 1, L_0000024d0d6aa890, L_0000024d0d6a3bb0, C4<1>, C4<1>;
L_0000024d0d6a9550 .functor OR 1, L_0000024d0d6a3250, L_0000024d0d6a9ef0, C4<0>, C4<0>;
L_0000024d0d6aae40 .functor OR 1, L_0000024d0d6a9550, L_0000024d0d6a3c50, C4<0>, C4<0>;
L_0000024d0d6a9c50 .functor OR 1, L_0000024d0d6a3e30, L_0000024d0d6a36b0, C4<0>, C4<0>;
L_0000024d0d6aaf90 .functor AND 1, L_0000024d0d6a9c50, L_0000024d0d6a3750, C4<1>, C4<1>;
L_0000024d0d6aaeb0 .functor OR 1, L_0000024d0d6aae40, L_0000024d0d6aaf90, C4<0>, C4<0>;
L_0000024d0d6aa350 .functor AND 1, v0000024d0d6689d0_0, L_0000024d0d6aaeb0, C4<1>, C4<1>;
L_0000024d0d6aacf0 .functor AND 1, L_0000024d0d5a3ce0, v0000024d0d6689d0_0, C4<1>, C4<1>;
L_0000024d0d6a9b00 .functor AND 1, L_0000024d0d6aacf0, L_0000024d0d6a37f0, C4<1>, C4<1>;
L_0000024d0d6aa970 .functor AND 1, L_0000024d0d6a9b00, L_0000024d0d6aa350, C4<1>, C4<1>;
L_0000024d0d6ab070 .functor AND 1, v0000024d0d6689d0_0, v0000024d0d668110_0, C4<1>, C4<1>;
L_0000024d0d6a9a90 .functor AND 1, L_0000024d0d6ab070, L_0000024d0d6a2cb0, C4<1>, C4<1>;
L_0000024d0d6a9940 .functor OR 1, L_0000024d0d6a3930, L_0000024d0d6a39d0, C4<0>, C4<0>;
L_0000024d0d6aaf20 .functor AND 1, L_0000024d0d6a9a90, L_0000024d0d6a9940, C4<1>, C4<1>;
L_0000024d0d6ab000 .functor AND 1, L_0000024d0d6bfac0, v0000024d0d6689d0_0, C4<1>, C4<1>;
L_0000024d0d6a96a0 .functor AND 1, L_0000024d0d6ab000, L_0000024d0d6a3a70, C4<1>, C4<1>;
L_0000024d0d6aa2e0 .functor AND 1, L_0000024d0d6a96a0, L_0000024d0d6aa350, C4<1>, C4<1>;
L_0000024d0d6aa4a0 .functor OR 1, L_0000024d0d6aa970, L_0000024d0d6aaf20, C4<0>, C4<0>;
L_0000024d0d6a9f60 .functor OR 1, L_0000024d0d6aa4a0, L_0000024d0d6aa2e0, C4<0>, C4<0>;
L_0000024d0d6a9710 .functor BUFZ 1, L_0000024d0d6a9f60, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aad60 .functor NOT 1, L_0000024d0d6e26c8, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa510 .functor OR 1, L_0000024d0d6a9780, L_0000024d0d6a9f60, C4<0>, C4<0>;
L_0000024d0d6a9d30 .functor AND 1, v0000024d0d668250_0, L_0000024d0d6a3ed0, C4<1>, C4<1>;
L_0000024d0d6aa5f0 .functor AND 1, v0000024d0d668ed0_0, L_0000024d0d6a41f0, C4<1>, C4<1>;
L_0000024d0d6aab30 .functor OR 1, L_0000024d0d6a9d30, L_0000024d0d6aa5f0, C4<0>, C4<0>;
L_0000024d0d6aa660 .functor AND 1, v0000024d0d669650_0, L_0000024d0d6a3f70, C4<1>, C4<1>;
L_0000024d0d6aa900 .functor OR 1, L_0000024d0d6aab30, L_0000024d0d6aa660, C4<0>, C4<0>;
L_0000024d0d6a9b70 .functor AND 1, v0000024d0d669010_0, L_0000024d0d6a4330, C4<1>, C4<1>;
L_0000024d0d6aa9e0 .functor OR 1, L_0000024d0d6aa900, L_0000024d0d6a9b70, C4<0>, C4<0>;
L_0000024d0d6a94e0 .functor AND 1, v0000024d0d668e30_0, L_0000024d0d6a40b0, C4<1>, C4<1>;
L_0000024d0d6aa6d0 .functor OR 1, L_0000024d0d6aa9e0, L_0000024d0d6a94e0, C4<0>, C4<0>;
L_0000024d0d6a9fd0 .functor AND 1, v0000024d0d668930_0, L_0000024d0d6a43d0, C4<1>, C4<1>;
L_0000024d0d6aa0b0 .functor OR 1, L_0000024d0d6aa6d0, L_0000024d0d6a9fd0, C4<0>, C4<0>;
L_0000024d0d6aa120 .functor OR 1, L_0000024d0d6aa0b0, v0000024d0d668d90_0, C4<0>, C4<0>;
L_0000024d0d6a9780 .functor OR 1, L_0000024d0d6aa120, v0000024d0d668cf0_0, C4<0>, C4<0>;
L_0000024d0d6e1d80 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0000024d0d6a97f0 .functor AND 32, L_0000024d0d6a28f0, L_0000024d0d6e1d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024d0d6a99b0 .functor BUFZ 5, v0000024d0d669510_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024d0d6aa7b0 .functor BUFZ 1, v0000024d0d668110_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6a9a20 .functor BUFZ 32, v0000024d0d667850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6aa820 .functor BUFZ 32, v0000024d0d669790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6a9be0 .functor BUFZ 1, v0000024d0d668f70_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa430 .functor BUFZ 1, v0000024d0d668390_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6a9e80 .functor BUFZ 1, v0000024d0d669470_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aac10 .functor BUFZ 1, v0000024d0d6693d0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aaa50 .functor BUFZ 1, v0000024d0d6690b0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa040 .functor BUFZ 1, v0000024d0d6695b0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aadd0 .functor BUFZ 1, v0000024d0d6682f0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa200 .functor BUFZ 1, v0000024d0d668b10_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aaac0 .functor BUFZ 1, v0000024d0d668d90_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa270 .functor BUFZ 1, v0000024d0d668cf0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa3c0 .functor BUFZ 1, v0000024d0d668a70_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aa580 .functor BUFZ 1, v0000024d0d668570_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6aaba0 .functor BUFZ 32, v0000024d0d669150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ab7e0 .functor BUFZ 32, v0000024d0d6678f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ab4d0 .functor BUFZ 32, v0000024d0d6691f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ab150 .functor BUFZ 1, v0000024d0d6689d0_0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ab3f0 .functor BUFZ 12, v0000024d0d666310_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0000024d0d6ab0e0 .functor BUFZ 3, v0000024d0d665910_0, C4<000>, C4<000>, C4<000>;
L_0000024d0d6ab2a0 .functor BUFZ 5, v0000024d0d668bb0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024d0d6ab770 .functor BUFZ 32, v0000024d0d668750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ab380 .functor AND 1, L_0000024d0d6a9e80, L_0000024d0d6bfb60, C4<1>, C4<1>;
L_0000024d0d6ab1c0 .functor OR 1, L_0000024d0d6aa430, L_0000024d0d6aaa50, C4<0>, C4<0>;
L_0000024d0d6ab230 .functor AND 1, L_0000024d0d6ab1c0, L_0000024d0d6c0380, C4<1>, C4<1>;
L_0000024d0d6ab310 .functor OR 1, L_0000024d0d6ab380, L_0000024d0d6ab230, C4<0>, C4<0>;
L_0000024d0d6ab540 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6beb20, C4<1>, C4<1>;
L_0000024d0d6ab460 .functor AND 1, L_0000024d0d6aadd0, L_0000024d0d6bee40, C4<1>, C4<1>;
L_0000024d0d6ab5b0 .functor OR 1, L_0000024d0d6ab540, L_0000024d0d6ab460, C4<0>, C4<0>;
L_0000024d0d6ab700 .functor OR 1, L_0000024d0d6ab310, L_0000024d0d6ab5b0, C4<0>, C4<0>;
L_0000024d0d6ab620 .functor BUFZ 32, v0000024d0d669330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ab690 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6bf840, C4<1>, C4<1>;
L_0000024d0d6ce000 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6bf8e0, C4<1>, C4<1>;
L_0000024d0d6ce930 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6be3a0, C4<1>, C4<1>;
L_0000024d0d6ce5b0 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6bf5c0, C4<1>, C4<1>;
L_0000024d0d6cf030 .functor OR 1, L_0000024d0d6bf840, L_0000024d0d6bf8e0, C4<0>, C4<0>;
L_0000024d0d6cee70 .functor OR 1, L_0000024d0d6cf030, L_0000024d0d6be3a0, C4<0>, C4<0>;
L_0000024d0d6ced20 .functor OR 1, L_0000024d0d6cee70, L_0000024d0d6bf5c0, C4<0>, C4<0>;
L_0000024d0d6ceaf0 .functor AND 1, L_0000024d0d6a9e80, L_0000024d0d6ced20, C4<1>, C4<1>;
L_0000024d0d6cd890 .functor OR 1, L_0000024d0d6ab690, L_0000024d0d6ce000, C4<0>, C4<0>;
L_0000024d0d6ce540 .functor OR 1, L_0000024d0d6cd890, L_0000024d0d6ce930, C4<0>, C4<0>;
L_0000024d0d6ce620 .functor OR 1, L_0000024d0d6ce540, L_0000024d0d6ce5b0, C4<0>, C4<0>;
L_0000024d0d6e2710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cec40 .functor OR 1, L_0000024d0d6bf980, L_0000024d0d6e2710, C4<0>, C4<0>;
L_0000024d0d6cd660 .functor AND 1, L_0000024d0d6cec40, L_0000024d0d6bf7a0, C4<1>, C4<1>;
L_0000024d0d6cef50 .functor AND 1, L_0000024d0d6cd660, L_0000024d0d6be8a0, C4<1>, C4<1>;
L_0000024d0d6cd5f0 .functor BUFZ 1, L_0000024d0d5a54f0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cd900 .functor OR 1, L_0000024d0d6cef50, L_0000024d0d6cd5f0, C4<0>, C4<0>;
L_0000024d0d6cd580 .functor BUFZ 32, v0000024d0d685fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6cdcf0 .functor BUFZ 1, L_0000024d0d6a9780, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce310 .functor BUFZ 1, L_0000024d0d6cd900, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cee00 .functor AND 1, L_0000024d0d6bfac0, L_0000024d0d6beda0, C4<1>, C4<1>;
L_0000024d0d6cecb0 .functor OR 1, L_0000024d0d6cdcf0, L_0000024d0d6ce310, C4<0>, C4<0>;
L_0000024d0d6cddd0 .functor OR 1, L_0000024d0d6cecb0, L_0000024d0d6ab700, C4<0>, C4<0>;
L_0000024d0d6ce070 .functor OR 1, L_0000024d0d6cddd0, L_0000024d0d6cee00, C4<0>, C4<0>;
L_0000024d0d6cde40 .functor BUFZ 1, L_0000024d0d6ce070, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce9a0 .functor NOT 1, L_0000024d0d6e26c8, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ced90 .functor OR 1, L_0000024d0d6ce9a0, L_0000024d0d6a9f60, C4<0>, C4<0>;
L_0000024d0d6ceee0 .functor BUFZ 1, L_0000024d0d6ce070, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce2a0 .functor OR 1, L_0000024d0d6a9e80, L_0000024d0d6aa200, C4<0>, C4<0>;
L_0000024d0d6cea80 .functor OR 1, L_0000024d0d6be760, L_0000024d0d6bf020, C4<0>, C4<0>;
L_0000024d0d6ce0e0 .functor OR 1, L_0000024d0d6cea80, L_0000024d0d6c0560, C4<0>, C4<0>;
L_0000024d0d6ce380 .functor OR 1, L_0000024d0d6ce0e0, L_0000024d0d6be4e0, C4<0>, C4<0>;
L_0000024d0d6cebd0 .functor AND 1, L_0000024d0d6ce2a0, L_0000024d0d6ce380, C4<1>, C4<1>;
L_0000024d0d6cefc0 .functor BUFZ 32, L_0000024d0d6a9a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ce8c0 .functor BUFZ 32, L_0000024d0d6aa820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6cea10 .functor OR 1, L_0000024d0d6c04c0, L_0000024d0d6be6c0, C4<0>, C4<0>;
L_0000024d0d6cf0a0 .functor OR 1, L_0000024d0d6cea10, L_0000024d0d6be940, C4<0>, C4<0>;
L_0000024d0d6ce150 .functor OR 1, L_0000024d0d6cf0a0, L_0000024d0d6be300, C4<0>, C4<0>;
L_0000024d0d6ce690 .functor AND 1, L_0000024d0d6aa200, L_0000024d0d6ce150, C4<1>, C4<1>;
L_0000024d0d6cd970 .functor OR 1, L_0000024d0d6aa040, L_0000024d0d6aadd0, C4<0>, C4<0>;
L_0000024d0d6ce700 .functor OR 1, L_0000024d0d6cd970, L_0000024d0d6aa200, C4<0>, C4<0>;
L_0000024d0d6cd9e0 .functor NOT 1, L_0000024d0d6ce690, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cda50 .functor AND 1, L_0000024d0d6ce700, L_0000024d0d6cd9e0, C4<1>, C4<1>;
L_0000024d0d6cd740 .functor NOT 1, L_0000024d0d6ce620, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce1c0 .functor AND 1, L_0000024d0d6cda50, L_0000024d0d6cd740, C4<1>, C4<1>;
L_0000024d0d6cdac0 .functor NOT 1, L_0000024d0d6ab700, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cd510 .functor AND 1, L_0000024d0d6ce1c0, L_0000024d0d6cdac0, C4<1>, C4<1>;
L_0000024d0d6cd6d0 .functor BUFZ 1, L_0000024d0d6aa200, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce230 .functor BUFZ 1, L_0000024d0d6aadd0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cd7b0 .functor BUFZ 1, L_0000024d0d6aa040, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cd820 .functor BUFZ 1, L_0000024d0d6ceaf0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ceb60 .functor AND 1, L_0000024d0d6a9e80, L_0000024d0d6cebd0, C4<1>, C4<1>;
L_0000024d0d6cdb30 .functor BUFZ 1, L_0000024d0d6ab150, C4<0>, C4<0>, C4<0>;
L_0000024d0d6cdc10 .functor OR 1, L_0000024d0d6a9be0, L_0000024d0d6aa430, C4<0>, C4<0>;
L_0000024d0d6cdba0 .functor OR 1, L_0000024d0d6cdc10, L_0000024d0d6a9e80, C4<0>, C4<0>;
L_0000024d0d6cdc80 .functor OR 1, L_0000024d0d6cdba0, L_0000024d0d6aac10, C4<0>, C4<0>;
L_0000024d0d6cdd60 .functor OR 1, L_0000024d0d6cdc80, L_0000024d0d6aaa50, C4<0>, C4<0>;
L_0000024d0d6ce3f0 .functor BUFZ 32, L_0000024d0d6c1f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6cdeb0 .functor BUFZ 1, L_0000024d0d6aa7b0, C4<0>, C4<0>, C4<0>;
L_0000024d0d6ce460 .functor BUFZ 5, L_0000024d0d6a99b0, C4<00000>, C4<00000>, C4<00000>;
L_0000024d0d6cdf20 .functor BUFZ 32, L_0000024d0d6c1f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0d6ce4d0 .functor BUFT 1, L_0000024d0d6cd510, C4<0>, C4<0>, C4<0>;
v0000024d0d66fc80_0 .net *"_ivl_1", 0 0, L_0000024d0d6a5af0;  1 drivers
v0000024d0d66eb00_0 .net *"_ivl_10", 0 0, L_0000024d0d6a9320;  1 drivers
v0000024d0d66e420_0 .net *"_ivl_102", 31 0, L_0000024d0d6a4510;  1 drivers
v0000024d0d66ef60_0 .net *"_ivl_108", 0 0, L_0000024d0d6a8ec0;  1 drivers
v0000024d0d66e1a0_0 .net *"_ivl_110", 0 0, L_0000024d0d6a8600;  1 drivers
v0000024d0d66e600_0 .net *"_ivl_112", 0 0, L_0000024d0d6a7f70;  1 drivers
v0000024d0d66f5a0_0 .net *"_ivl_114", 0 0, L_0000024d0d6a8e50;  1 drivers
v0000024d0d66fd20_0 .net *"_ivl_116", 0 0, L_0000024d0d6a78e0;  1 drivers
v0000024d0d66faa0_0 .net *"_ivl_118", 0 0, L_0000024d0d6a8980;  1 drivers
v0000024d0d66f8c0_0 .net *"_ivl_120", 0 0, L_0000024d0d6a7a30;  1 drivers
v0000024d0d66ed80_0 .net *"_ivl_122", 0 0, L_0000024d0d6a7950;  1 drivers
v0000024d0d66e380_0 .net *"_ivl_126", 0 0, L_0000024d0d6a8130;  1 drivers
v0000024d0d66d7a0_0 .net *"_ivl_128", 0 0, L_0000024d0d6a80c0;  1 drivers
v0000024d0d66da20_0 .net *"_ivl_130", 31 0, L_0000024d0d6a4150;  1 drivers
v0000024d0d66d980_0 .net *"_ivl_132", 31 0, L_0000024d0d6a31b0;  1 drivers
L_0000024d0d6e1900 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66d8e0_0 .net/2u *"_ivl_14", 4 0, L_0000024d0d6e1900;  1 drivers
v0000024d0d66f460_0 .net *"_ivl_140", 0 0, L_0000024d0d6a8750;  1 drivers
v0000024d0d66e240_0 .net *"_ivl_142", 0 0, L_0000024d0d6a7bf0;  1 drivers
v0000024d0d66dca0_0 .net *"_ivl_144", 0 0, L_0000024d0d6a8210;  1 drivers
v0000024d0d66e4c0_0 .net *"_ivl_146", 0 0, L_0000024d0d6a7aa0;  1 drivers
v0000024d0d66e2e0_0 .net *"_ivl_148", 0 0, L_0000024d0d6a8fa0;  1 drivers
v0000024d0d66fb40_0 .net *"_ivl_150", 0 0, L_0000024d0d6a8280;  1 drivers
v0000024d0d66f0a0_0 .net *"_ivl_152", 0 0, L_0000024d0d6a8440;  1 drivers
v0000024d0d66e9c0_0 .net *"_ivl_154", 0 0, L_0000024d0d6a8360;  1 drivers
v0000024d0d66f000_0 .net *"_ivl_156", 0 0, L_0000024d0d6a9010;  1 drivers
v0000024d0d66eba0_0 .net *"_ivl_158", 0 0, L_0000024d0d6a89f0;  1 drivers
v0000024d0d66fbe0_0 .net *"_ivl_16", 0 0, L_0000024d0d6a2490;  1 drivers
v0000024d0d66dd40_0 .net *"_ivl_160", 0 0, L_0000024d0d6a87c0;  1 drivers
v0000024d0d66f280_0 .net *"_ivl_162", 0 0, L_0000024d0d6a8ad0;  1 drivers
v0000024d0d66f6e0_0 .net *"_ivl_164", 0 0, L_0000024d0d6a8bb0;  1 drivers
v0000024d0d66fa00_0 .net *"_ivl_166", 0 0, L_0000024d0d6a7c60;  1 drivers
v0000024d0d66e7e0_0 .net *"_ivl_168", 0 0, L_0000024d0d6a9080;  1 drivers
v0000024d0d66e6a0_0 .net *"_ivl_170", 0 0, L_0000024d0d6a7d40;  1 drivers
v0000024d0d66e880_0 .net *"_ivl_172", 0 0, L_0000024d0d6a8c90;  1 drivers
v0000024d0d66ec40_0 .net *"_ivl_174", 0 0, L_0000024d0d6a7b10;  1 drivers
v0000024d0d66d660_0 .net *"_ivl_176", 0 0, L_0000024d0d6a90f0;  1 drivers
v0000024d0d66e740_0 .net *"_ivl_178", 0 0, L_0000024d0d6a83d0;  1 drivers
v0000024d0d66ece0_0 .net *"_ivl_180", 0 0, L_0000024d0d6a7e20;  1 drivers
v0000024d0d66d700_0 .net *"_ivl_182", 0 0, L_0000024d0d6a79c0;  1 drivers
v0000024d0d66f320_0 .net *"_ivl_184", 0 0, L_0000024d0d6a7e90;  1 drivers
v0000024d0d66dac0_0 .net *"_ivl_186", 0 0, L_0000024d0d6a8d70;  1 drivers
v0000024d0d66db60_0 .net *"_ivl_188", 0 0, L_0000024d0d6a84b0;  1 drivers
v0000024d0d66f820_0 .net *"_ivl_190", 0 0, L_0000024d0d6a91d0;  1 drivers
v0000024d0d66d840_0 .net *"_ivl_192", 0 0, L_0000024d0d6a92b0;  1 drivers
v0000024d0d66dc00_0 .net *"_ivl_194", 0 0, L_0000024d0d6a7fe0;  1 drivers
v0000024d0d66dde0_0 .net *"_ivl_196", 0 0, L_0000024d0d6a8de0;  1 drivers
v0000024d0d66f3c0_0 .net *"_ivl_198", 0 0, L_0000024d0d6a8520;  1 drivers
v0000024d0d66f780_0 .net *"_ivl_201", 0 0, L_0000024d0d6a2fd0;  1 drivers
L_0000024d0d6e1ab0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d66de80_0 .net/2u *"_ivl_204", 31 0, L_0000024d0d6e1ab0;  1 drivers
v0000024d0d66df20_0 .net *"_ivl_21", 0 0, L_0000024d0d6a2f30;  1 drivers
v0000024d0d66dfc0_0 .net *"_ivl_212", 0 0, L_0000024d0d6a9860;  1 drivers
v0000024d0d66e060_0 .net *"_ivl_214", 0 0, L_0000024d0d6aac80;  1 drivers
v0000024d0d6702c0_0 .net *"_ivl_216", 0 0, L_0000024d0d6a98d0;  1 drivers
v0000024d0d671300_0 .net *"_ivl_218", 0 0, L_0000024d0d6a9da0;  1 drivers
v0000024d0d6711c0_0 .net *"_ivl_220", 0 0, L_0000024d0d6a9cc0;  1 drivers
v0000024d0d670b80_0 .net *"_ivl_222", 0 0, L_0000024d0d6aa740;  1 drivers
v0000024d0d670c20_0 .net *"_ivl_224", 0 0, L_0000024d0d6aa190;  1 drivers
v0000024d0d671620_0 .net *"_ivl_23", 0 0, L_0000024d0d6a8b40;  1 drivers
L_0000024d0d6e1b40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d671e40_0 .net/2u *"_ivl_232", 2 0, L_0000024d0d6e1b40;  1 drivers
v0000024d0d671a80_0 .net *"_ivl_234", 0 0, L_0000024d0d6a3250;  1 drivers
L_0000024d0d6e1b88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024d0d670360_0 .net/2u *"_ivl_236", 2 0, L_0000024d0d6e1b88;  1 drivers
v0000024d0d671d00_0 .net *"_ivl_238", 0 0, L_0000024d0d6a34d0;  1 drivers
L_0000024d0d6e1bd0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024d0d670cc0_0 .net/2u *"_ivl_240", 2 0, L_0000024d0d6e1bd0;  1 drivers
v0000024d0d6718a0_0 .net *"_ivl_242", 0 0, L_0000024d0d6a2ad0;  1 drivers
v0000024d0d6713a0_0 .net *"_ivl_245", 0 0, L_0000024d0d6aa890;  1 drivers
v0000024d0d6709a0_0 .net *"_ivl_247", 0 0, L_0000024d0d6a3bb0;  1 drivers
v0000024d0d670180_0 .net *"_ivl_249", 0 0, L_0000024d0d6a9ef0;  1 drivers
v0000024d0d670a40_0 .net *"_ivl_25", 0 0, L_0000024d0d6a3570;  1 drivers
v0000024d0d670860_0 .net *"_ivl_251", 0 0, L_0000024d0d6a9550;  1 drivers
L_0000024d0d6e1c18 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d6719e0_0 .net/2u *"_ivl_252", 2 0, L_0000024d0d6e1c18;  1 drivers
v0000024d0d6716c0_0 .net *"_ivl_254", 0 0, L_0000024d0d6a3c50;  1 drivers
v0000024d0d671940_0 .net *"_ivl_257", 0 0, L_0000024d0d6aae40;  1 drivers
L_0000024d0d6e1c60 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000024d0d670400_0 .net/2u *"_ivl_258", 2 0, L_0000024d0d6e1c60;  1 drivers
v0000024d0d670d60_0 .net *"_ivl_260", 0 0, L_0000024d0d6a3e30;  1 drivers
L_0000024d0d6e1ca8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000024d0d670900_0 .net/2u *"_ivl_262", 2 0, L_0000024d0d6e1ca8;  1 drivers
v0000024d0d671260_0 .net *"_ivl_264", 0 0, L_0000024d0d6a36b0;  1 drivers
v0000024d0d671120_0 .net *"_ivl_267", 0 0, L_0000024d0d6a9c50;  1 drivers
v0000024d0d670ae0_0 .net *"_ivl_269", 0 0, L_0000024d0d6a3750;  1 drivers
v0000024d0d6707c0_0 .net *"_ivl_27", 0 0, L_0000024d0d6a8c20;  1 drivers
v0000024d0d6725c0_0 .net *"_ivl_271", 0 0, L_0000024d0d6aaf90;  1 drivers
v0000024d0d672340_0 .net *"_ivl_273", 0 0, L_0000024d0d6aaeb0;  1 drivers
v0000024d0d672200_0 .net *"_ivl_277", 0 0, L_0000024d0d6aacf0;  1 drivers
v0000024d0d671760_0 .net *"_ivl_278", 0 0, L_0000024d0d6a37f0;  1 drivers
v0000024d0d6723e0_0 .net *"_ivl_281", 0 0, L_0000024d0d6a9b00;  1 drivers
v0000024d0d671800_0 .net *"_ivl_285", 0 0, L_0000024d0d6ab070;  1 drivers
L_0000024d0d6e1cf0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d672160_0 .net/2u *"_ivl_286", 4 0, L_0000024d0d6e1cf0;  1 drivers
v0000024d0d672480_0 .net *"_ivl_288", 0 0, L_0000024d0d6a2cb0;  1 drivers
v0000024d0d671da0_0 .net *"_ivl_29", 0 0, L_0000024d0d6a2df0;  1 drivers
v0000024d0d6700e0_0 .net *"_ivl_291", 0 0, L_0000024d0d6a9a90;  1 drivers
v0000024d0d6704a0_0 .net *"_ivl_292", 0 0, L_0000024d0d6a3930;  1 drivers
v0000024d0d672520_0 .net *"_ivl_294", 0 0, L_0000024d0d6a39d0;  1 drivers
v0000024d0d6714e0_0 .net *"_ivl_297", 0 0, L_0000024d0d6a9940;  1 drivers
v0000024d0d6722a0_0 .net *"_ivl_301", 0 0, L_0000024d0d6ab000;  1 drivers
L_0000024d0d6e1d38 .functor BUFT 1, C4<001101000001>, C4<0>, C4<0>, C4<0>;
v0000024d0d66fe60_0 .net/2u *"_ivl_302", 11 0, L_0000024d0d6e1d38;  1 drivers
v0000024d0d670e00_0 .net *"_ivl_304", 0 0, L_0000024d0d6a3a70;  1 drivers
v0000024d0d671b20_0 .net *"_ivl_307", 0 0, L_0000024d0d6a96a0;  1 drivers
v0000024d0d670680_0 .net *"_ivl_31", 0 0, L_0000024d0d6a8910;  1 drivers
v0000024d0d66ff00_0 .net *"_ivl_310", 0 0, L_0000024d0d6aa4a0;  1 drivers
v0000024d0d670ea0_0 .net *"_ivl_327", 0 0, L_0000024d0d6a9d30;  1 drivers
v0000024d0d671bc0_0 .net *"_ivl_329", 0 0, L_0000024d0d6a41f0;  1 drivers
v0000024d0d670540_0 .net *"_ivl_33", 0 0, L_0000024d0d6a3110;  1 drivers
v0000024d0d66ffa0_0 .net *"_ivl_331", 0 0, L_0000024d0d6aa5f0;  1 drivers
v0000024d0d671c60_0 .net *"_ivl_333", 0 0, L_0000024d0d6aab30;  1 drivers
v0000024d0d670f40_0 .net *"_ivl_335", 0 0, L_0000024d0d6aa660;  1 drivers
v0000024d0d670fe0_0 .net *"_ivl_337", 0 0, L_0000024d0d6aa900;  1 drivers
v0000024d0d670040_0 .net *"_ivl_339", 0 0, L_0000024d0d6a4330;  1 drivers
v0000024d0d671580_0 .net *"_ivl_341", 0 0, L_0000024d0d6a9b70;  1 drivers
v0000024d0d670220_0 .net *"_ivl_343", 0 0, L_0000024d0d6aa9e0;  1 drivers
v0000024d0d671440_0 .net *"_ivl_345", 0 0, L_0000024d0d6a94e0;  1 drivers
v0000024d0d6705e0_0 .net *"_ivl_347", 0 0, L_0000024d0d6aa6d0;  1 drivers
v0000024d0d671080_0 .net *"_ivl_349", 0 0, L_0000024d0d6a43d0;  1 drivers
v0000024d0d671ee0_0 .net *"_ivl_35", 0 0, L_0000024d0d6a8050;  1 drivers
v0000024d0d670720_0 .net *"_ivl_351", 0 0, L_0000024d0d6a9fd0;  1 drivers
v0000024d0d671f80_0 .net *"_ivl_353", 0 0, L_0000024d0d6aa0b0;  1 drivers
v0000024d0d672020_0 .net *"_ivl_355", 0 0, L_0000024d0d6aa120;  1 drivers
v0000024d0d6720c0_0 .net *"_ivl_358", 31 0, L_0000024d0d6a2850;  1 drivers
v0000024d0d672980_0 .net *"_ivl_360", 31 0, L_0000024d0d6a28f0;  1 drivers
v0000024d0d672c00_0 .net/2u *"_ivl_362", 31 0, L_0000024d0d6e1d80;  1 drivers
v0000024d0d672ac0_0 .net *"_ivl_364", 31 0, L_0000024d0d6a97f0;  1 drivers
v0000024d0d672840_0 .net *"_ivl_366", 31 0, L_0000024d0d6a2990;  1 drivers
v0000024d0d672b60_0 .net *"_ivl_368", 31 0, L_0000024d0d6c0100;  1 drivers
v0000024d0d6727a0_0 .net *"_ivl_37", 0 0, L_0000024d0d6a2e90;  1 drivers
v0000024d0d672ca0_0 .net *"_ivl_39", 0 0, L_0000024d0d6a9390;  1 drivers
v0000024d0d672a20_0 .net *"_ivl_41", 0 0, L_0000024d0d6a4790;  1 drivers
v0000024d0d672d40_0 .net *"_ivl_421", 1 0, L_0000024d0d6c0060;  1 drivers
v0000024d0d672660_0 .net *"_ivl_423", 0 0, L_0000024d0d6bfb60;  1 drivers
v0000024d0d672700_0 .net *"_ivl_425", 0 0, L_0000024d0d6ab380;  1 drivers
v0000024d0d6728e0_0 .net *"_ivl_426", 0 0, L_0000024d0d6ab1c0;  1 drivers
v0000024d0d6880d0_0 .net *"_ivl_429", 0 0, L_0000024d0d6c0380;  1 drivers
v0000024d0d688ad0_0 .net *"_ivl_431", 0 0, L_0000024d0d6ab230;  1 drivers
v0000024d0d688850_0 .net *"_ivl_435", 1 0, L_0000024d0d6be9e0;  1 drivers
v0000024d0d688c10_0 .net *"_ivl_437", 0 0, L_0000024d0d6beb20;  1 drivers
v0000024d0d688170_0 .net *"_ivl_439", 0 0, L_0000024d0d6ab540;  1 drivers
L_0000024d0d6e1948 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d688df0_0 .net/2u *"_ivl_44", 4 0, L_0000024d0d6e1948;  1 drivers
v0000024d0d688a30_0 .net *"_ivl_441", 0 0, L_0000024d0d6bee40;  1 drivers
v0000024d0d688e90_0 .net *"_ivl_443", 0 0, L_0000024d0d6ab460;  1 drivers
L_0000024d0d6e1dc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d688b70_0 .net/2u *"_ivl_448", 31 0, L_0000024d0d6e1dc8;  1 drivers
L_0000024d0d6e1e10 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000024d0d686af0_0 .net/2u *"_ivl_450", 31 0, L_0000024d0d6e1e10;  1 drivers
L_0000024d0d6e1e58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d688030_0 .net/2u *"_ivl_452", 31 0, L_0000024d0d6e1e58;  1 drivers
v0000024d0d687ef0_0 .net *"_ivl_454", 31 0, L_0000024d0d6bea80;  1 drivers
v0000024d0d686b90_0 .net *"_ivl_46", 0 0, L_0000024d0d6a4290;  1 drivers
L_0000024d0d6e1ea0 .functor BUFT 1, C4<11111111111111110000000000001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d687630_0 .net/2u *"_ivl_460", 31 0, L_0000024d0d6e1ea0;  1 drivers
L_0000024d0d6e1ee8 .functor BUFT 1, C4<11111111111111110000000000001100>, C4<0>, C4<0>, C4<0>;
v0000024d0d687270_0 .net/2u *"_ivl_464", 31 0, L_0000024d0d6e1ee8;  1 drivers
L_0000024d0d6e1f30 .functor BUFT 1, C4<11111111111111110000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024d0d687090_0 .net/2u *"_ivl_468", 31 0, L_0000024d0d6e1f30;  1 drivers
L_0000024d0d6e1f78 .functor BUFT 1, C4<11111111111111110000000000010100>, C4<0>, C4<0>, C4<0>;
v0000024d0d688530_0 .net/2u *"_ivl_472", 31 0, L_0000024d0d6e1f78;  1 drivers
v0000024d0d6888f0_0 .net *"_ivl_485", 0 0, L_0000024d0d6cf030;  1 drivers
v0000024d0d688710_0 .net *"_ivl_487", 0 0, L_0000024d0d6cee70;  1 drivers
v0000024d0d687950_0 .net *"_ivl_489", 0 0, L_0000024d0d6ced20;  1 drivers
v0000024d0d686870_0 .net *"_ivl_493", 31 0, L_0000024d0d6bf520;  1 drivers
v0000024d0d6879f0_0 .net *"_ivl_495", 31 0, L_0000024d0d6bec60;  1 drivers
v0000024d0d688cb0_0 .net *"_ivl_497", 31 0, L_0000024d0d6bf660;  1 drivers
v0000024d0d687f90_0 .net *"_ivl_499", 31 0, L_0000024d0d6beee0;  1 drivers
v0000024d0d687590_0 .net *"_ivl_50", 0 0, L_0000024d0d6a22b0;  1 drivers
L_0000024d0d6e1fc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d687c70_0 .net/2u *"_ivl_500", 31 0, L_0000024d0d6e1fc0;  1 drivers
v0000024d0d6873b0_0 .net *"_ivl_502", 31 0, L_0000024d0d6bebc0;  1 drivers
v0000024d0d687d10_0 .net *"_ivl_504", 31 0, L_0000024d0d6c07e0;  1 drivers
v0000024d0d6876d0_0 .net *"_ivl_506", 31 0, L_0000024d0d6be620;  1 drivers
v0000024d0d686910_0 .net *"_ivl_510", 0 0, L_0000024d0d6cd890;  1 drivers
v0000024d0d688210_0 .net *"_ivl_512", 0 0, L_0000024d0d6ce540;  1 drivers
v0000024d0d687a90_0 .net *"_ivl_521", 23 0, L_0000024d0d6c01a0;  1 drivers
v0000024d0d6887b0_0 .net *"_ivl_523", 6 0, L_0000024d0d6c0240;  1 drivers
v0000024d0d687770_0 .net *"_ivl_53", 0 0, L_0000024d0d6a81a0;  1 drivers
L_0000024d0d6e2008 .functor BUFT 1, C4<00110000001000000000000001110011>, C4<0>, C4<0>, C4<0>;
v0000024d0d687450_0 .net/2u *"_ivl_532", 31 0, L_0000024d0d6e2008;  1 drivers
v0000024d0d686eb0_0 .net *"_ivl_537", 0 0, L_0000024d0d6cd660;  1 drivers
L_0000024d0d6e1990 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d686c30_0 .net/2u *"_ivl_54", 4 0, L_0000024d0d6e1990;  1 drivers
L_0000024d0d6e2050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d6869b0_0 .net/2u *"_ivl_546", 31 0, L_0000024d0d6e2050;  1 drivers
v0000024d0d686d70_0 .net *"_ivl_555", 0 0, L_0000024d0d6beda0;  1 drivers
v0000024d0d686cd0_0 .net *"_ivl_558", 0 0, L_0000024d0d6cecb0;  1 drivers
v0000024d0d6882b0_0 .net *"_ivl_56", 0 0, L_0000024d0d6a4830;  1 drivers
v0000024d0d687b30_0 .net *"_ivl_560", 0 0, L_0000024d0d6cddd0;  1 drivers
L_0000024d0d6e2098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d688350_0 .net/2u *"_ivl_566", 31 0, L_0000024d0d6e2098;  1 drivers
v0000024d0d687bd0_0 .net *"_ivl_568", 31 0, L_0000024d0d6bef80;  1 drivers
v0000024d0d688f30_0 .net *"_ivl_570", 31 0, L_0000024d0d6c02e0;  1 drivers
v0000024d0d686e10_0 .net *"_ivl_572", 31 0, L_0000024d0d6c0420;  1 drivers
v0000024d0d688990_0 .net *"_ivl_576", 0 0, L_0000024d0d6ce9a0;  1 drivers
v0000024d0d688d50_0 .net *"_ivl_582", 0 0, L_0000024d0d6ce2a0;  1 drivers
L_0000024d0d6e20e0 .functor BUFT 1, C4<11111111111111111111111111000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d687310_0 .net/2u *"_ivl_584", 31 0, L_0000024d0d6e20e0;  1 drivers
v0000024d0d687db0_0 .net *"_ivl_586", 0 0, L_0000024d0d6be760;  1 drivers
L_0000024d0d6e2128 .functor BUFT 1, C4<11111111111111111111111111000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d6878b0_0 .net/2u *"_ivl_588", 31 0, L_0000024d0d6e2128;  1 drivers
v0000024d0d687e50_0 .net *"_ivl_590", 0 0, L_0000024d0d6bf020;  1 drivers
v0000024d0d6885d0_0 .net *"_ivl_593", 0 0, L_0000024d0d6cea80;  1 drivers
L_0000024d0d6e2170 .functor BUFT 1, C4<11111111111111111111111111001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d688fd0_0 .net/2u *"_ivl_594", 31 0, L_0000024d0d6e2170;  1 drivers
v0000024d0d6874f0_0 .net *"_ivl_596", 0 0, L_0000024d0d6c0560;  1 drivers
v0000024d0d687810_0 .net *"_ivl_599", 0 0, L_0000024d0d6ce0e0;  1 drivers
v0000024d0d686a50_0 .net *"_ivl_6", 0 0, L_0000024d0d4ddf20;  1 drivers
v0000024d0d6883f0_0 .net *"_ivl_60", 0 0, L_0000024d0d6a2350;  1 drivers
L_0000024d0d6e21b8 .functor BUFT 1, C4<11111111111111111111111111001100>, C4<0>, C4<0>, C4<0>;
v0000024d0d686f50_0 .net/2u *"_ivl_600", 31 0, L_0000024d0d6e21b8;  1 drivers
v0000024d0d688490_0 .net *"_ivl_602", 0 0, L_0000024d0d6be4e0;  1 drivers
v0000024d0d686ff0_0 .net *"_ivl_605", 0 0, L_0000024d0d6ce380;  1 drivers
L_0000024d0d6e2200 .functor BUFT 1, C4<11111111111111111111111111000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d687130_0 .net/2u *"_ivl_608", 31 0, L_0000024d0d6e2200;  1 drivers
v0000024d0d688670_0 .net *"_ivl_610", 0 0, L_0000024d0d6be120;  1 drivers
L_0000024d0d6e2248 .functor BUFT 1, C4<11111111111111111111111111000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d6871d0_0 .net/2u *"_ivl_612", 31 0, L_0000024d0d6e2248;  1 drivers
v0000024d0d689610_0 .net *"_ivl_614", 0 0, L_0000024d0d6bfca0;  1 drivers
L_0000024d0d6e2290 .functor BUFT 1, C4<11111111111111111111111111001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b550_0 .net/2u *"_ivl_616", 31 0, L_0000024d0d6e2290;  1 drivers
v0000024d0d689750_0 .net *"_ivl_618", 0 0, L_0000024d0d6c0880;  1 drivers
L_0000024d0d6e22d8 .functor BUFT 1, C4<11111111111111111111111111001100>, C4<0>, C4<0>, C4<0>;
v0000024d0d689570_0 .net/2u *"_ivl_620", 31 0, L_0000024d0d6e22d8;  1 drivers
v0000024d0d689390_0 .net *"_ivl_622", 0 0, L_0000024d0d6bfd40;  1 drivers
L_0000024d0d6e2320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68aab0_0 .net/2u *"_ivl_624", 31 0, L_0000024d0d6e2320;  1 drivers
v0000024d0d6899d0_0 .net *"_ivl_626", 31 0, L_0000024d0d6bf0c0;  1 drivers
v0000024d0d68a650_0 .net *"_ivl_628", 31 0, L_0000024d0d6bfde0;  1 drivers
v0000024d0d68b230_0 .net *"_ivl_63", 0 0, L_0000024d0d6a8590;  1 drivers
v0000024d0d68b4b0_0 .net *"_ivl_630", 31 0, L_0000024d0d6be580;  1 drivers
L_0000024d0d6e19d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68ab50_0 .net/2u *"_ivl_64", 4 0, L_0000024d0d6e19d8;  1 drivers
L_0000024d0d6e2368 .functor BUFT 1, C4<11111111111111111111111111000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d689110_0 .net/2u *"_ivl_640", 31 0, L_0000024d0d6e2368;  1 drivers
v0000024d0d68b5f0_0 .net *"_ivl_642", 0 0, L_0000024d0d6c04c0;  1 drivers
L_0000024d0d6e23b0 .functor BUFT 1, C4<11111111111111111111111111000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b7d0_0 .net/2u *"_ivl_644", 31 0, L_0000024d0d6e23b0;  1 drivers
v0000024d0d689930_0 .net *"_ivl_646", 0 0, L_0000024d0d6be6c0;  1 drivers
v0000024d0d68a830_0 .net *"_ivl_649", 0 0, L_0000024d0d6cea10;  1 drivers
L_0000024d0d6e23f8 .functor BUFT 1, C4<11111111111111111111111111001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b050_0 .net/2u *"_ivl_650", 31 0, L_0000024d0d6e23f8;  1 drivers
v0000024d0d68ac90_0 .net *"_ivl_652", 0 0, L_0000024d0d6be940;  1 drivers
v0000024d0d6896b0_0 .net *"_ivl_655", 0 0, L_0000024d0d6cf0a0;  1 drivers
L_0000024d0d6e2440 .functor BUFT 1, C4<11111111111111111111111111001100>, C4<0>, C4<0>, C4<0>;
v0000024d0d689cf0_0 .net/2u *"_ivl_656", 31 0, L_0000024d0d6e2440;  1 drivers
v0000024d0d68abf0_0 .net *"_ivl_658", 0 0, L_0000024d0d6be300;  1 drivers
v0000024d0d68a790_0 .net *"_ivl_66", 0 0, L_0000024d0d6a2670;  1 drivers
v0000024d0d68ad30_0 .net *"_ivl_661", 0 0, L_0000024d0d6ce150;  1 drivers
v0000024d0d68a5b0_0 .net *"_ivl_664", 0 0, L_0000024d0d6cd970;  1 drivers
v0000024d0d68add0_0 .net *"_ivl_666", 0 0, L_0000024d0d6ce700;  1 drivers
v0000024d0d68b690_0 .net *"_ivl_668", 0 0, L_0000024d0d6cd9e0;  1 drivers
v0000024d0d68a6f0_0 .net *"_ivl_671", 0 0, L_0000024d0d6cda50;  1 drivers
v0000024d0d689bb0_0 .net *"_ivl_672", 0 0, L_0000024d0d6cd740;  1 drivers
v0000024d0d68b730_0 .net *"_ivl_675", 0 0, L_0000024d0d6ce1c0;  1 drivers
v0000024d0d6891b0_0 .net *"_ivl_676", 0 0, L_0000024d0d6cdac0;  1 drivers
v0000024d0d68ae70_0 .net *"_ivl_679", 0 0, L_0000024d0d6cd510;  1 drivers
v0000024d0d689a70_0 .net *"_ivl_691", 1 0, L_0000024d0d6c0740;  1 drivers
v0000024d0d68af10_0 .net *"_ivl_692", 31 0, L_0000024d0d6bf160;  1 drivers
L_0000024d0d6e2488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68afb0_0 .net *"_ivl_695", 29 0, L_0000024d0d6e2488;  1 drivers
L_0000024d0d6e24d0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b0f0_0 .net/2u *"_ivl_696", 31 0, L_0000024d0d6e24d0;  1 drivers
v0000024d0d689890_0 .net *"_ivl_699", 31 0, L_0000024d0d6bfe80;  1 drivers
v0000024d0d689e30_0 .net *"_ivl_700", 31 0, L_0000024d0d6bff20;  1 drivers
v0000024d0d689070_0 .net *"_ivl_705", 0 0, L_0000024d0d6c06a0;  1 drivers
L_0000024d0d6e2518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024d0d689250_0 .net/2u *"_ivl_706", 0 0, L_0000024d0d6e2518;  1 drivers
v0000024d0d68b190_0 .net *"_ivl_708", 1 0, L_0000024d0d6be1c0;  1 drivers
v0000024d0d68a8d0_0 .net *"_ivl_71", 0 0, L_0000024d0d6a2c10;  1 drivers
v0000024d0d6892f0_0 .net *"_ivl_710", 31 0, L_0000024d0d6be260;  1 drivers
L_0000024d0d6e2560 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b2d0_0 .net *"_ivl_713", 29 0, L_0000024d0d6e2560;  1 drivers
L_0000024d0d6e25a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d689430_0 .net/2u *"_ivl_714", 31 0, L_0000024d0d6e25a8;  1 drivers
v0000024d0d68b370_0 .net *"_ivl_717", 31 0, L_0000024d0d6bf200;  1 drivers
v0000024d0d689b10_0 .net *"_ivl_718", 31 0, L_0000024d0d6bf2a0;  1 drivers
v0000024d0d6894d0_0 .net *"_ivl_723", 0 0, L_0000024d0d6c1b40;  1 drivers
v0000024d0d68a510_0 .net *"_ivl_724", 23 0, L_0000024d0d6c2180;  1 drivers
v0000024d0d6897f0_0 .net *"_ivl_726", 31 0, L_0000024d0d6c2900;  1 drivers
v0000024d0d689c50_0 .net *"_ivl_729", 0 0, L_0000024d0d6c1c80;  1 drivers
v0000024d0d689d90_0 .net *"_ivl_73", 0 0, L_0000024d0d6a86e0;  1 drivers
v0000024d0d689ed0_0 .net *"_ivl_730", 15 0, L_0000024d0d6c1780;  1 drivers
v0000024d0d68a970_0 .net *"_ivl_732", 31 0, L_0000024d0d6c1140;  1 drivers
L_0000024d0d6e25f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68aa10_0 .net/2u *"_ivl_734", 23 0, L_0000024d0d6e25f0;  1 drivers
v0000024d0d68a150_0 .net *"_ivl_736", 31 0, L_0000024d0d6c11e0;  1 drivers
L_0000024d0d6e2638 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b410_0 .net/2u *"_ivl_738", 15 0, L_0000024d0d6e2638;  1 drivers
v0000024d0d689f70_0 .net *"_ivl_74", 0 0, L_0000024d0d6a3390;  1 drivers
v0000024d0d68a010_0 .net *"_ivl_740", 31 0, L_0000024d0d6c1fa0;  1 drivers
L_0000024d0d6e2680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68a0b0_0 .net/2u *"_ivl_742", 31 0, L_0000024d0d6e2680;  1 drivers
v0000024d0d68a1f0_0 .net *"_ivl_744", 31 0, L_0000024d0d6c1460;  1 drivers
v0000024d0d68a290_0 .net *"_ivl_746", 31 0, L_0000024d0d6c0ba0;  1 drivers
v0000024d0d68a330_0 .net *"_ivl_748", 31 0, L_0000024d0d6c0e20;  1 drivers
v0000024d0d68a3d0_0 .net *"_ivl_750", 31 0, L_0000024d0d6c2040;  1 drivers
v0000024d0d68a470_0 .net *"_ivl_760", 0 0, L_0000024d0d6cdc10;  1 drivers
v0000024d0d68ba50_0 .net *"_ivl_762", 0 0, L_0000024d0d6cdba0;  1 drivers
v0000024d0d68bb90_0 .net *"_ivl_764", 0 0, L_0000024d0d6cdc80;  1 drivers
v0000024d0d68be10_0 .net *"_ivl_768", 31 0, L_0000024d0d6c15a0;  1 drivers
v0000024d0d68beb0_0 .net *"_ivl_77", 0 0, L_0000024d0d6a8830;  1 drivers
v0000024d0d68baf0_0 .net *"_ivl_770", 31 0, L_0000024d0d6c1a00;  1 drivers
v0000024d0d68bc30_0 .net *"_ivl_772", 31 0, L_0000024d0d6c20e0;  1 drivers
v0000024d0d68bcd0_0 .net *"_ivl_774", 31 0, L_0000024d0d6c22c0;  1 drivers
v0000024d0d68bd70_0 .net *"_ivl_776", 31 0, L_0000024d0d6c0ec0;  1 drivers
v0000024d0d68bf50_0 .net *"_ivl_778", 31 0, L_0000024d0d6c27c0;  1 drivers
L_0000024d0d6e1a20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d68b910_0 .net/2u *"_ivl_78", 4 0, L_0000024d0d6e1a20;  1 drivers
v0000024d0d68b870_0 .net *"_ivl_780", 31 0, L_0000024d0d6c2360;  1 drivers
v0000024d0d68b9b0_0 .net *"_ivl_8", 0 0, L_0000024d0d6a9400;  1 drivers
v0000024d0d685650_0 .net *"_ivl_80", 0 0, L_0000024d0d6a3610;  1 drivers
v0000024d0d685330_0 .net *"_ivl_85", 0 0, L_0000024d0d6a20d0;  1 drivers
v0000024d0d6858d0_0 .net *"_ivl_87", 0 0, L_0000024d0d6a9160;  1 drivers
v0000024d0d686190_0 .net *"_ivl_88", 0 0, L_0000024d0d6a3890;  1 drivers
v0000024d0d684570_0 .net *"_ivl_91", 0 0, L_0000024d0d6a7b80;  1 drivers
L_0000024d0d6e1a68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d685b50_0 .net/2u *"_ivl_92", 4 0, L_0000024d0d6e1a68;  1 drivers
v0000024d0d685f10_0 .net *"_ivl_94", 0 0, L_0000024d0d6a3b10;  1 drivers
v0000024d0d6849d0_0 .net *"_ivl_98", 31 0, L_0000024d0d6a2170;  1 drivers
v0000024d0d684430_0 .net "addr_calc", 31 0, L_0000024d0d6a3cf0;  1 drivers
v0000024d0d685d30_0 .net "alu_op", 1 0, L_0000024d0d6a3d90;  1 drivers
v0000024d0d684cf0_0 .net "alu_result", 31 0, v0000024d0d5713c0_0;  1 drivers
v0000024d0d685dd0_0 .net "alu_src2", 31 0, L_0000024d0d6a2710;  1 drivers
v0000024d0d6864b0_0 .net "branch_flag", 0 0, L_0000024d0d6cde40;  1 drivers
v0000024d0d684b10_0 .net "branch_flag_ex", 0 0, L_0000024d0d6a9780;  1 drivers
v0000024d0d684d90_0 .net "branch_flush", 0 0, L_0000024d0d6cdcf0;  1 drivers
v0000024d0d684250_0 .net "branch_target", 31 0, L_0000024d0d6bfc00;  1 drivers
v0000024d0d685150_0 .net "branch_target_ex", 31 0, L_0000024d0d6bf700;  1 drivers
v0000024d0d6856f0_0 .net "branch_target_mret", 31 0, L_0000024d0d6be800;  1 drivers
v0000024d0d6841b0_0 .net "branch_target_trap", 31 0, L_0000024d0d6cd580;  1 drivers
v0000024d0d6842f0_0 .net "bubble_idex", 0 0, L_0000024d0d6aa510;  1 drivers
v0000024d0d685a10_0 .net "clint_match_mtime_hi", 0 0, L_0000024d0d6bf8e0;  1 drivers
v0000024d0d686230_0 .net "clint_match_mtime_lo", 0 0, L_0000024d0d6bf840;  1 drivers
v0000024d0d684110_0 .net "clint_match_mtimecmp_hi", 0 0, L_0000024d0d6bf5c0;  1 drivers
v0000024d0d684610_0 .net "clint_match_mtimecmp_lo", 0 0, L_0000024d0d6be3a0;  1 drivers
v0000024d0d686550_0 .var "clint_mtime", 63 0;
v0000024d0d684750_0 .var "clint_mtimecmp", 63 0;
v0000024d0d684bb0_0 .net "clint_mtip", 0 0, L_0000024d0d6bf980;  1 drivers
v0000024d0d684390_0 .net "clint_read", 0 0, L_0000024d0d6ceaf0;  1 drivers
v0000024d0d685ab0_0 .net "clint_read_data", 31 0, L_0000024d0d6be440;  1 drivers
v0000024d0d684a70_0 .net "clint_write_any", 0 0, L_0000024d0d6ce620;  1 drivers
v0000024d0d686410_0 .net "clint_write_mcmp_hi", 0 0, L_0000024d0d6ce5b0;  1 drivers
v0000024d0d684890_0 .net "clint_write_mcmp_lo", 0 0, L_0000024d0d6ce930;  1 drivers
v0000024d0d6862d0_0 .net "clint_write_mtime_hi", 0 0, L_0000024d0d6ce000;  1 drivers
v0000024d0d6865f0_0 .net "clint_write_mtime_lo", 0 0, L_0000024d0d6ab690;  1 drivers
v0000024d0d684930_0 .net "clk", 0 0, v0000024d0d6986f0_0;  1 drivers
v0000024d0d685510_0 .net "cmp_eq_ex", 0 0, L_0000024d0d6a3ed0;  1 drivers
v0000024d0d6844d0_0 .net "cmp_lt_ex", 0 0, L_0000024d0d6a3f70;  1 drivers
v0000024d0d685bf0_0 .net "cmp_ltu_ex", 0 0, L_0000024d0d6a40b0;  1 drivers
v0000024d0d684e30_0 .net "csr_addr", 11 0, L_0000024d0d6a0f50;  1 drivers
v0000024d0d684ed0_0 .net "csr_addr_match", 0 0, L_0000024d0d6cebd0;  1 drivers
v0000024d0d686690_0 .net "csr_funct3", 2 0, L_0000024d0d5a5800;  1 drivers
v0000024d0d686050_0 .net "csr_hazard", 0 0, L_0000024d0d6aa970;  1 drivers
v0000024d0d6846b0_0 .net "csr_instr_read", 31 0, L_0000024d0d6bf480;  1 drivers
v0000024d0d6847f0_0 .var "csr_instr_wdata", 31 0;
v0000024d0d685c90_0 .var "csr_instr_write", 0 0;
v0000024d0d684c50_0 .var "csr_mcause", 31 0;
v0000024d0d685790_0 .var "csr_mepc", 31 0;
v0000024d0d686370_0 .var "csr_mie", 31 0;
v0000024d0d684f70_0 .net "csr_mie_mtie", 0 0, L_0000024d0d6be8a0;  1 drivers
v0000024d0d685e70_0 .var "csr_mip", 31 0;
v0000024d0d685010_0 .net "csr_mip_effective", 31 0, L_0000024d0d6bed00;  1 drivers
v0000024d0d686730_0 .net "csr_mmio_read", 31 0, L_0000024d0d6bf3e0;  1 drivers
v0000024d0d6867d0_0 .var "csr_mscratch", 31 0;
v0000024d0d684070_0 .var "csr_mstatus", 31 0;
v0000024d0d6860f0_0 .net "csr_mstatus_mie", 0 0, L_0000024d0d6bf7a0;  1 drivers
v0000024d0d6850b0_0 .net "csr_mstatus_mpie", 0 0, L_0000024d0d6bfa20;  1 drivers
v0000024d0d685fb0_0 .var "csr_mtvec", 31 0;
v0000024d0d6851f0_0 .net "csr_rd_hazard", 0 0, L_0000024d0d6aaf20;  1 drivers
v0000024d0d685290_0 .net "csr_write", 0 0, L_0000024d0d6ce690;  1 drivers
v0000024d0d6853d0_0 .net "csr_write_pending", 0 0, L_0000024d0d6aa350;  1 drivers
v0000024d0d685470_0 .net "csr_zimm", 4 0, L_0000024d0d6a1090;  1 drivers
v0000024d0d6855b0_0 .net "d_addr", 31 0, L_0000024d0d6cefc0;  alias, 1 drivers
v0000024d0d685830_0 .net "d_rdata", 31 0, L_0000024d0d6c2540;  alias, 1 drivers
v0000024d0d685970_0 .net "d_wdata", 31 0, L_0000024d0d6ce8c0;  alias, 1 drivers
v0000024d0d69b5d0_0 .net "d_we", 0 0, L_0000024d0d6ce4d0;  alias, 1 drivers
v0000024d0d69bc10_0 .net "ecall_take", 0 0, L_0000024d0d6cd5f0;  1 drivers
v0000024d0d69c390_0 .net "ex_alu_res", 31 0, v0000024d0d667850_0;  1 drivers
v0000024d0d69c430_0 .net "ex_auipc_value", 31 0, v0000024d0d6678f0_0;  1 drivers
v0000024d0d69c7f0_0 .net "ex_branch_flag", 0 0, v0000024d0d666130_0;  1 drivers
v0000024d0d69ae50_0 .net "ex_branch_target", 31 0, v0000024d0d6661d0_0;  1 drivers
v0000024d0d69bad0_0 .net "ex_can_forward", 0 0, L_0000024d0d6a8670;  1 drivers
v0000024d0d69b3f0_0 .net "ex_csr_addr", 11 0, v0000024d0d666310_0;  1 drivers
v0000024d0d69b210_0 .net "ex_csr_funct3", 2 0, v0000024d0d665910_0;  1 drivers
v0000024d0d69c890_0 .net "ex_csr_rs1", 31 0, v0000024d0d668750_0;  1 drivers
v0000024d0d69cc50_0 .net "ex_csr_zimm", 4 0, v0000024d0d668bb0_0;  1 drivers
v0000024d0d69bd50_0 .net "ex_imm_B_reg", 31 0, v0000024d0d6687f0_0;  1 drivers
v0000024d0d69c250_0 .net "ex_imm_I_reg", 31 0, v0000024d0d6684d0_0;  1 drivers
v0000024d0d69be90_0 .net "ex_imm_J_reg", 31 0, v0000024d0d668890_0;  1 drivers
v0000024d0d69ca70_0 .net "ex_is_auipc", 0 0, v0000024d0d668570_0;  1 drivers
v0000024d0d69bcb0_0 .net "ex_is_beq", 0 0, v0000024d0d668250_0;  1 drivers
v0000024d0d69b170_0 .net "ex_is_bge", 0 0, v0000024d0d669010_0;  1 drivers
v0000024d0d69c070_0 .net "ex_is_bgeu", 0 0, v0000024d0d668930_0;  1 drivers
v0000024d0d69c610_0 .net "ex_is_blt", 0 0, v0000024d0d669650_0;  1 drivers
v0000024d0d69bdf0_0 .net "ex_is_bltu", 0 0, v0000024d0d668e30_0;  1 drivers
v0000024d0d69ab30_0 .net "ex_is_bne", 0 0, v0000024d0d668ed0_0;  1 drivers
v0000024d0d69b670_0 .net "ex_is_branch_dec", 0 0, v0000024d0d668c50_0;  1 drivers
v0000024d0d69b490_0 .net "ex_is_csr", 0 0, v0000024d0d6689d0_0;  1 drivers
v0000024d0d69c1b0_0 .net "ex_is_jal", 0 0, v0000024d0d668d90_0;  1 drivers
v0000024d0d69b0d0_0 .net "ex_is_jalr", 0 0, v0000024d0d668cf0_0;  1 drivers
v0000024d0d69cbb0_0 .net "ex_is_lb", 0 0, v0000024d0d668f70_0;  1 drivers
v0000024d0d69c110_0 .net "ex_is_lbu", 0 0, v0000024d0d6693d0_0;  1 drivers
v0000024d0d69c930_0 .net "ex_is_lh", 0 0, v0000024d0d668390_0;  1 drivers
v0000024d0d69c750_0 .net "ex_is_lhu", 0 0, v0000024d0d6690b0_0;  1 drivers
v0000024d0d69b990_0 .net "ex_is_load", 0 0, L_0000024d0d6a7f00;  1 drivers
v0000024d0d69a8b0_0 .net "ex_is_lui", 0 0, v0000024d0d668a70_0;  1 drivers
v0000024d0d69ccf0_0 .net "ex_is_lw", 0 0, v0000024d0d669470_0;  1 drivers
v0000024d0d69c4d0_0 .net "ex_is_sb", 0 0, v0000024d0d6695b0_0;  1 drivers
v0000024d0d69cb10_0 .net "ex_is_sh", 0 0, v0000024d0d6682f0_0;  1 drivers
v0000024d0d69bf30_0 .net "ex_is_sw", 0 0, v0000024d0d668b10_0;  1 drivers
v0000024d0d69c9d0_0 .net "ex_link_value", 31 0, v0000024d0d669150_0;  1 drivers
v0000024d0d69bfd0_0 .net "ex_lui_value", 31 0, v0000024d0d6691f0_0;  1 drivers
v0000024d0d69cf70_0 .net "ex_op1", 31 0, v0000024d0d669290_0;  1 drivers
v0000024d0d69cd90_0 .net "ex_op2", 31 0, v0000024d0d6696f0_0;  1 drivers
v0000024d0d69b710_0 .net "ex_pc_reg", 31 0, v0000024d0d669330_0;  1 drivers
v0000024d0d69a950_0 .net "ex_rd", 4 0, v0000024d0d669510_0;  1 drivers
v0000024d0d69aa90_0 .net "ex_store_data", 31 0, v0000024d0d669790_0;  1 drivers
v0000024d0d69bb70_0 .net "ex_we", 0 0, v0000024d0d668110_0;  1 drivers
v0000024d0d69ce30_0 .net "ex_will_write", 0 0, L_0000024d0d6a88a0;  1 drivers
v0000024d0d69ced0_0 .net "flush_ifid", 0 0, L_0000024d0d6ceee0;  1 drivers
v0000024d0d69aef0_0 .net "flush_pipeline", 0 0, L_0000024d0d6ce070;  1 drivers
v0000024d0d69adb0_0 .net "forward_ex_rs1", 0 0, L_0000024d0d6a8d00;  1 drivers
v0000024d0d69b850_0 .net "forward_ex_rs2", 0 0, L_0000024d0d6a7db0;  1 drivers
v0000024d0d69af90_0 .net "forward_wb_rs1", 0 0, L_0000024d0d6a9470;  1 drivers
v0000024d0d69abd0_0 .net "forward_wb_rs2", 0 0, L_0000024d0d6a82f0;  1 drivers
v0000024d0d69c2f0_0 .net "funct3", 2 0, L_0000024d0d6a6270;  1 drivers
v0000024d0d69d010_0 .net "funct7", 6 0, L_0000024d0d6a6ef0;  1 drivers
v0000024d0d69ad10_0 .net "hold_idex", 0 0, L_0000024d0d6aad60;  1 drivers
v0000024d0d69c570_0 .net "hold_ifid", 0 0, L_0000024d0d6ced90;  1 drivers
v0000024d0d69c6b0_0 .net "id_alu_res", 31 0, L_0000024d0d6a4010;  1 drivers
v0000024d0d69b7b0_0 .net "id_auipc_value", 31 0, L_0000024d0d6a27b0;  1 drivers
v0000024d0d69b530_0 .net "id_inst", 31 0, v0000024d0d66c580_0;  1 drivers
v0000024d0d69a9f0_0 .net "id_link_value", 31 0, L_0000024d0d6a3070;  1 drivers
v0000024d0d69b030_0 .net "id_lui_value", 31 0, L_0000024d0d6a95c0;  1 drivers
v0000024d0d69ac70_0 .net "id_op1", 31 0, L_0000024d0d6a9240;  1 drivers
v0000024d0d69b2b0_0 .net "id_op2", 31 0, L_0000024d0d6a8f30;  1 drivers
v0000024d0d69b350_0 .net "id_pc", 31 0, v0000024d0d66ae60_0;  1 drivers
v0000024d0d69ba30_0 .net "id_store_data", 31 0, L_0000024d0d6a9e10;  1 drivers
v0000024d0d69b8f0_0 .net "id_we", 0 0, L_0000024d0d6a9630;  1 drivers
v0000024d0d69d290_0 .net "imm", 31 0, L_0000024d0d6a63b0;  1 drivers
v0000024d0d69d790_0 .net "imm_B", 31 0, L_0000024d0d6a1bd0;  1 drivers
v0000024d0d69d0b0_0 .net "imm_J_internal", 31 0, L_0000024d0d6a66d0;  1 drivers
v0000024d0d69d510_0 .net "imm_S", 31 0, L_0000024d0d6a19f0;  1 drivers
v0000024d0d69d150_0 .net "imm_U", 31 0, L_0000024d0d6a0410;  1 drivers
v0000024d0d69d5b0_0 .net "instr_i", 31 0, L_0000024d0d5a77f0;  alias, 1 drivers
v0000024d0d69d650_0 .net "irq_i", 0 0, L_0000024d0d6e2710;  1 drivers
v0000024d0d69d6f0_0 .net "irq_take", 0 0, L_0000024d0d6cef50;  1 drivers
v0000024d0d69d330_0 .net "is_add", 0 0, L_0000024d0d5a4ca0;  1 drivers
v0000024d0d69d1f0_0 .net "is_addi", 0 0, L_0000024d0d5a45a0;  1 drivers
v0000024d0d69d3d0_0 .net "is_and", 0 0, L_0000024d0d5a4060;  1 drivers
v0000024d0d69d470_0 .net "is_andi", 0 0, L_0000024d0d5a44c0;  1 drivers
v0000024d0d695950_0 .net "is_auipc", 0 0, L_0000024d0d6a0c30;  1 drivers
v0000024d0d695e50_0 .net "is_beq_dec", 0 0, L_0000024d0d5a55d0;  1 drivers
v0000024d0d697d90_0 .net "is_bge_dec", 0 0, L_0000024d0d5a3dc0;  1 drivers
v0000024d0d696530_0 .net "is_bgeu_dec", 0 0, L_0000024d0d5a4370;  1 drivers
v0000024d0d697750_0 .net "is_blt_dec", 0 0, L_0000024d0d5a5410;  1 drivers
v0000024d0d6963f0_0 .net "is_bltu_dec", 0 0, L_0000024d0d5a4f40;  1 drivers
v0000024d0d695bd0_0 .net "is_bne_dec", 0 0, L_0000024d0d5a3d50;  1 drivers
v0000024d0d6972f0_0 .net "is_branch_dec", 0 0, L_0000024d0d6a1db0;  1 drivers
v0000024d0d6977f0_0 .net "is_csr_op", 0 0, L_0000024d0d5a3ce0;  1 drivers
v0000024d0d6965d0_0 .net "is_ebreak", 0 0, L_0000024d0d5a5560;  1 drivers
v0000024d0d696cb0_0 .net "is_ecall", 0 0, L_0000024d0d5a54f0;  1 drivers
v0000024d0d697f70_0 .net "is_fence", 0 0, L_0000024d0d69f970;  1 drivers
v0000024d0d695c70_0 .net "is_jal", 0 0, L_0000024d0d6a6450;  1 drivers
v0000024d0d696d50_0 .net "is_jalr", 0 0, L_0000024d0d5a5020;  1 drivers
v0000024d0d696670_0 .net "is_lb", 0 0, L_0000024d0d5a51e0;  1 drivers
v0000024d0d695b30_0 .net "is_lbu", 0 0, L_0000024d0d5a5170;  1 drivers
v0000024d0d6958b0_0 .net "is_lh", 0 0, L_0000024d0d5a5100;  1 drivers
v0000024d0d695a90_0 .net "is_lhu", 0 0, L_0000024d0d5a48b0;  1 drivers
v0000024d0d696c10_0 .net "is_lui", 0 0, L_0000024d0d6a18b0;  1 drivers
v0000024d0d696a30_0 .net "is_lw", 0 0, L_0000024d0d5a79b0;  1 drivers
v0000024d0d696490_0 .net "is_mret", 0 0, L_0000024d0d6bfac0;  1 drivers
v0000024d0d6976b0_0 .net "is_or", 0 0, L_0000024d0d5a5480;  1 drivers
v0000024d0d696710_0 .net "is_ori", 0 0, L_0000024d0d5a5720;  1 drivers
v0000024d0d6967b0_0 .net "is_sb", 0 0, L_0000024d0d5a47d0;  1 drivers
v0000024d0d6968f0_0 .net "is_sb_o", 0 0, L_0000024d0d6cd7b0;  alias, 1 drivers
v0000024d0d696850_0 .net "is_sh", 0 0, L_0000024d0d5a5250;  1 drivers
v0000024d0d696990_0 .net "is_sh_o", 0 0, L_0000024d0d6ce230;  alias, 1 drivers
v0000024d0d6959f0_0 .net "is_sll", 0 0, L_0000024d0d5a4920;  1 drivers
v0000024d0d697890_0 .net "is_slli", 0 0, L_0000024d0d5a4b50;  1 drivers
v0000024d0d697e30_0 .net "is_slt", 0 0, L_0000024d0d5a4300;  1 drivers
v0000024d0d696f30_0 .net "is_slti", 0 0, L_0000024d0d5a4d80;  1 drivers
v0000024d0d696fd0_0 .net "is_sltiu", 0 0, L_0000024d0d5a3c70;  1 drivers
v0000024d0d696b70_0 .net "is_sltu", 0 0, L_0000024d0d5a4c30;  1 drivers
v0000024d0d696ad0_0 .net "is_sra", 0 0, L_0000024d0d5a4760;  1 drivers
v0000024d0d696e90_0 .net "is_srai", 0 0, L_0000024d0d5a46f0;  1 drivers
v0000024d0d696df0_0 .net "is_srl", 0 0, L_0000024d0d5a4ed0;  1 drivers
v0000024d0d697110_0 .net "is_srli", 0 0, L_0000024d0d5a4450;  1 drivers
v0000024d0d6979d0_0 .net "is_sub", 0 0, L_0000024d0d5a4a00;  1 drivers
v0000024d0d695db0_0 .net "is_sw", 0 0, L_0000024d0d5a4bc0;  1 drivers
v0000024d0d697390_0 .net "is_sw_o", 0 0, L_0000024d0d6cd6d0;  alias, 1 drivers
v0000024d0d697070_0 .net "is_xor", 0 0, L_0000024d0d5a4ae0;  1 drivers
v0000024d0d697a70_0 .net "is_xori", 0 0, L_0000024d0d5a4680;  1 drivers
v0000024d0d697c50_0 .net "load_byte", 7 0, L_0000024d0d6c0600;  1 drivers
v0000024d0d6971b0_0 .net "load_half", 15 0, L_0000024d0d6bf340;  1 drivers
L_0000024d0d6e1af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024d0d697250_0 .net "load_use_hazard", 0 0, L_0000024d0d6e1af8;  1 drivers
v0000024d0d697430_0 .net "load_val_mem", 31 0, L_0000024d0d6c2220;  1 drivers
v0000024d0d695d10_0 .net "mem_alu_res", 31 0, L_0000024d0d6a9a20;  1 drivers
v0000024d0d697ed0_0 .net "mem_auipc_value", 31 0, L_0000024d0d6ab7e0;  1 drivers
v0000024d0d6974d0_0 .net "mem_csr_addr", 11 0, L_0000024d0d6ab3f0;  1 drivers
v0000024d0d695ef0_0 .net "mem_csr_funct3", 2 0, L_0000024d0d6ab0e0;  1 drivers
v0000024d0d697570_0 .net "mem_csr_rs1", 31 0, L_0000024d0d6ab770;  1 drivers
v0000024d0d697610_0 .net "mem_csr_zimm", 4 0, L_0000024d0d6ab2a0;  1 drivers
v0000024d0d695f90_0 .net "mem_is_auipc", 0 0, L_0000024d0d6aa580;  1 drivers
v0000024d0d697930_0 .net "mem_is_csr", 0 0, L_0000024d0d6ab150;  1 drivers
v0000024d0d696030_0 .net "mem_is_jal", 0 0, L_0000024d0d6aaac0;  1 drivers
v0000024d0d697b10_0 .net "mem_is_jalr", 0 0, L_0000024d0d6aa270;  1 drivers
v0000024d0d697bb0_0 .net "mem_is_lb", 0 0, L_0000024d0d6a9be0;  1 drivers
v0000024d0d6960d0_0 .net "mem_is_lbu", 0 0, L_0000024d0d6aac10;  1 drivers
v0000024d0d696170_0 .net "mem_is_lh", 0 0, L_0000024d0d6aa430;  1 drivers
v0000024d0d696210_0 .net "mem_is_lhu", 0 0, L_0000024d0d6aaa50;  1 drivers
v0000024d0d6962b0_0 .net "mem_is_lui", 0 0, L_0000024d0d6aa3c0;  1 drivers
v0000024d0d696350_0 .net "mem_is_lw", 0 0, L_0000024d0d6a9e80;  1 drivers
v0000024d0d697cf0_0 .net "mem_is_sb", 0 0, L_0000024d0d6aa040;  1 drivers
v0000024d0d698010_0 .net "mem_is_sh", 0 0, L_0000024d0d6aadd0;  1 drivers
v0000024d0d699a50_0 .net "mem_is_sw", 0 0, L_0000024d0d6aa200;  1 drivers
v0000024d0d698a10_0 .net "mem_link_value", 31 0, L_0000024d0d6aaba0;  1 drivers
v0000024d0d699690_0 .net "mem_lui_value", 31 0, L_0000024d0d6ab4d0;  1 drivers
v0000024d0d69a270_0 .net "mem_pc", 31 0, L_0000024d0d6ab620;  1 drivers
v0000024d0d698510_0 .net "mem_rd", 4 0, L_0000024d0d6a99b0;  1 drivers
v0000024d0d699550_0 .net "mem_store_data", 31 0, L_0000024d0d6aa820;  1 drivers
v0000024d0d699410_0 .net "mem_we", 0 0, L_0000024d0d6aa7b0;  1 drivers
v0000024d0d69a630_0 .net "misaligned_cause_code", 31 0, L_0000024d0d6bffc0;  1 drivers
v0000024d0d69a3b0_0 .net "misaligned_load", 0 0, L_0000024d0d6ab310;  1 drivers
v0000024d0d698970_0 .net "misaligned_store", 0 0, L_0000024d0d6ab5b0;  1 drivers
v0000024d0d699870_0 .net "misaligned_trap", 0 0, L_0000024d0d6ab700;  1 drivers
v0000024d0d69a090_0 .net "mret_flush", 0 0, L_0000024d0d6cee00;  1 drivers
v0000024d0d698470_0 .net "mret_mepc_hazard", 0 0, L_0000024d0d6aa2e0;  1 drivers
v0000024d0d699f50_0 .net "op1", 31 0, L_0000024d0d6a2530;  1 drivers
v0000024d0d698d30_0 .net "op2", 31 0, L_0000024d0d6a3430;  1 drivers
v0000024d0d699c30_0 .net "pc", 31 0, v0000024d0d66b220_0;  1 drivers
v0000024d0d69a6d0_0 .net "pc_o", 31 0, L_0000024d0d5a7940;  alias, 1 drivers
v0000024d0d698150_0 .net "pc_stall", 0 0, L_0000024d0d6a9710;  1 drivers
v0000024d0d699cd0_0 .net "pipeline_stall", 0 0, L_0000024d0d6a9f60;  1 drivers
v0000024d0d69a450_0 .net "rd", 4 0, L_0000024d0d6a61d0;  1 drivers
v0000024d0d698ab0_0 .net "rs1", 4 0, L_0000024d0d6a5b90;  1 drivers
v0000024d0d698fb0_0 .net "rs1_val", 31 0, L_0000024d0d6a2210;  1 drivers
v0000024d0d6994b0_0 .net "rs2", 4 0, L_0000024d0d6a5050;  1 drivers
v0000024d0d699370_0 .net "rs2_val", 31 0, L_0000024d0d6a2a30;  1 drivers
v0000024d0d6990f0_0 .net "rs2_val_o", 31 0, L_0000024d0d6a7cd0;  alias, 1 drivers
v0000024d0d698b50_0 .net "rst_n", 0 0, v0000024d0d6a6c70_0;  1 drivers
v0000024d0d698650_0 .net "step_pulse", 0 0, L_0000024d0d6e26c8;  1 drivers
v0000024d0d699e10_0 .net "timer_irq_level", 0 0, L_0000024d0d6cec40;  1 drivers
v0000024d0d698e70_0 .net "trap_flush", 0 0, L_0000024d0d6ce310;  1 drivers
v0000024d0d699910_0 .net "trap_take", 0 0, L_0000024d0d6cd900;  1 drivers
v0000024d0d698bf0_0 .net "wb_from_csr_instr", 0 0, L_0000024d0d6cdb30;  1 drivers
v0000024d0d69a810_0 .net "wb_from_csr_mmio", 0 0, L_0000024d0d6ceb60;  1 drivers
v0000024d0d69a590_0 .net "wb_from_load", 0 0, L_0000024d0d6cdd60;  1 drivers
v0000024d0d69a4f0_0 .net "wb_from_timer", 0 0, L_0000024d0d6cd820;  1 drivers
v0000024d0d6999b0_0 .net "wb_rd", 4 0, L_0000024d0d6ce460;  1 drivers
v0000024d0d69a130_0 .net "wb_value", 31 0, L_0000024d0d6ce3f0;  alias, 1 drivers
v0000024d0d69a770_0 .net "wb_value_pre", 31 0, L_0000024d0d6c1f00;  1 drivers
v0000024d0d6980b0_0 .net "wb_wdata", 31 0, L_0000024d0d6cdf20;  1 drivers
v0000024d0d6995f0_0 .net "wb_we", 0 0, L_0000024d0d6cdeb0;  1 drivers
v0000024d0d698c90_0 .net "wb_will_write", 0 0, L_0000024d0d6a8a60;  1 drivers
E_0000024d0d5ebda0 .event anyedge, v0000024d0d6846b0_0, v0000024d0d695ef0_0, v0000024d0d697570_0, v0000024d0d697610_0;
L_0000024d0d6a5af0 .reduce/nor L_0000024d0d6a9710;
L_0000024d0d6a2490 .cmp/ne 5, v0000024d0d669510_0, L_0000024d0d6e1900;
L_0000024d0d6a2f30 .reduce/nor L_0000024d0d6a7f00;
L_0000024d0d6a3570 .reduce/nor v0000024d0d6689d0_0;
L_0000024d0d6a2df0 .reduce/nor v0000024d0d668a70_0;
L_0000024d0d6a3110 .reduce/nor v0000024d0d668570_0;
L_0000024d0d6a2e90 .reduce/nor v0000024d0d668d90_0;
L_0000024d0d6a4790 .reduce/nor v0000024d0d668cf0_0;
L_0000024d0d6a4290 .cmp/ne 5, L_0000024d0d6ce460, L_0000024d0d6e1948;
L_0000024d0d6a22b0 .cmp/eq 5, v0000024d0d669510_0, L_0000024d0d6a5b90;
L_0000024d0d6a4830 .cmp/ne 5, L_0000024d0d6a5b90, L_0000024d0d6e1990;
L_0000024d0d6a2350 .cmp/eq 5, v0000024d0d669510_0, L_0000024d0d6a5050;
L_0000024d0d6a2670 .cmp/ne 5, L_0000024d0d6a5050, L_0000024d0d6e19d8;
L_0000024d0d6a2c10 .reduce/nor L_0000024d0d6a8d00;
L_0000024d0d6a3390 .cmp/eq 5, L_0000024d0d6ce460, L_0000024d0d6a5b90;
L_0000024d0d6a3610 .cmp/ne 5, L_0000024d0d6a5b90, L_0000024d0d6e1a20;
L_0000024d0d6a20d0 .reduce/nor L_0000024d0d6a7db0;
L_0000024d0d6a3890 .cmp/eq 5, L_0000024d0d6ce460, L_0000024d0d6a5050;
L_0000024d0d6a3b10 .cmp/ne 5, L_0000024d0d6a5050, L_0000024d0d6e1a68;
L_0000024d0d6a2170 .functor MUXZ 32, L_0000024d0d6a2210, L_0000024d0d6cdf20, L_0000024d0d6a9470, C4<>;
L_0000024d0d6a2530 .functor MUXZ 32, L_0000024d0d6a2170, v0000024d0d667850_0, L_0000024d0d6a8d00, C4<>;
L_0000024d0d6a4510 .functor MUXZ 32, L_0000024d0d6a2a30, L_0000024d0d6cdf20, L_0000024d0d6a82f0, C4<>;
L_0000024d0d6a3430 .functor MUXZ 32, L_0000024d0d6a4510, v0000024d0d667850_0, L_0000024d0d6a7db0, C4<>;
L_0000024d0d6a2710 .functor MUXZ 32, L_0000024d0d6a3430, L_0000024d0d6a63b0, L_0000024d0d6a7950, C4<>;
L_0000024d0d6a4150 .arith/sum 32, L_0000024d0d6a2530, L_0000024d0d6a19f0;
L_0000024d0d6a31b0 .arith/sum 32, L_0000024d0d6a2530, L_0000024d0d6a63b0;
L_0000024d0d6a3cf0 .functor MUXZ 32, L_0000024d0d6a31b0, L_0000024d0d6a4150, L_0000024d0d6a80c0, C4<>;
L_0000024d0d6a2fd0 .reduce/nor L_0000024d0d6a8520;
L_0000024d0d6a3070 .arith/sum 32, v0000024d0d66ae60_0, L_0000024d0d6e1ab0;
L_0000024d0d6a27b0 .arith/sum 32, v0000024d0d66ae60_0, L_0000024d0d6a0410;
L_0000024d0d6a4010 .functor MUXZ 32, v0000024d0d5713c0_0, L_0000024d0d6a3cf0, L_0000024d0d6aa190, C4<>;
L_0000024d0d6a3250 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1b40;
L_0000024d0d6a34d0 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1b88;
L_0000024d0d6a2ad0 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1bd0;
L_0000024d0d6a3bb0 .reduce/or v0000024d0d668750_0;
L_0000024d0d6a3c50 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1c18;
L_0000024d0d6a3e30 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1c60;
L_0000024d0d6a36b0 .cmp/eq 3, v0000024d0d665910_0, L_0000024d0d6e1ca8;
L_0000024d0d6a3750 .reduce/or v0000024d0d668bb0_0;
L_0000024d0d6a37f0 .cmp/eq 12, L_0000024d0d6a0f50, v0000024d0d666310_0;
L_0000024d0d6a2cb0 .cmp/ne 5, v0000024d0d669510_0, L_0000024d0d6e1cf0;
L_0000024d0d6a3930 .cmp/eq 5, L_0000024d0d6a5b90, v0000024d0d669510_0;
L_0000024d0d6a39d0 .cmp/eq 5, L_0000024d0d6a5050, v0000024d0d669510_0;
L_0000024d0d6a3a70 .cmp/eq 12, v0000024d0d666310_0, L_0000024d0d6e1d38;
L_0000024d0d6a3ed0 .cmp/eq 32, v0000024d0d669290_0, v0000024d0d6696f0_0;
L_0000024d0d6a3f70 .cmp/gt.s 32, v0000024d0d6696f0_0, v0000024d0d669290_0;
L_0000024d0d6a40b0 .cmp/gt 32, v0000024d0d6696f0_0, v0000024d0d669290_0;
L_0000024d0d6a41f0 .reduce/nor L_0000024d0d6a3ed0;
L_0000024d0d6a4330 .reduce/nor L_0000024d0d6a3f70;
L_0000024d0d6a43d0 .reduce/nor L_0000024d0d6a40b0;
L_0000024d0d6a2850 .arith/sum 32, v0000024d0d669330_0, v0000024d0d668890_0;
L_0000024d0d6a28f0 .arith/sum 32, v0000024d0d669290_0, v0000024d0d6684d0_0;
L_0000024d0d6a2990 .arith/sum 32, v0000024d0d669330_0, v0000024d0d6687f0_0;
L_0000024d0d6c0100 .functor MUXZ 32, L_0000024d0d6a2990, L_0000024d0d6a97f0, v0000024d0d668cf0_0, C4<>;
L_0000024d0d6bf700 .functor MUXZ 32, L_0000024d0d6c0100, L_0000024d0d6a2850, v0000024d0d668d90_0, C4<>;
L_0000024d0d6c0060 .part L_0000024d0d6a9a20, 0, 2;
L_0000024d0d6bfb60 .reduce/or L_0000024d0d6c0060;
L_0000024d0d6c0380 .part L_0000024d0d6a9a20, 0, 1;
L_0000024d0d6be9e0 .part L_0000024d0d6a9a20, 0, 2;
L_0000024d0d6beb20 .reduce/or L_0000024d0d6be9e0;
L_0000024d0d6bee40 .part L_0000024d0d6a9a20, 0, 1;
L_0000024d0d6bea80 .functor MUXZ 32, L_0000024d0d6e1e58, L_0000024d0d6e1e10, L_0000024d0d6ab5b0, C4<>;
L_0000024d0d6bffc0 .functor MUXZ 32, L_0000024d0d6bea80, L_0000024d0d6e1dc8, L_0000024d0d6ab310, C4<>;
L_0000024d0d6bf840 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e1ea0;
L_0000024d0d6bf8e0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e1ee8;
L_0000024d0d6be3a0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e1f30;
L_0000024d0d6bf5c0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e1f78;
L_0000024d0d6bf520 .part v0000024d0d686550_0, 0, 32;
L_0000024d0d6bec60 .part v0000024d0d686550_0, 32, 32;
L_0000024d0d6bf660 .part v0000024d0d684750_0, 0, 32;
L_0000024d0d6beee0 .part v0000024d0d684750_0, 32, 32;
L_0000024d0d6bebc0 .functor MUXZ 32, L_0000024d0d6e1fc0, L_0000024d0d6beee0, L_0000024d0d6bf5c0, C4<>;
L_0000024d0d6c07e0 .functor MUXZ 32, L_0000024d0d6bebc0, L_0000024d0d6bf660, L_0000024d0d6be3a0, C4<>;
L_0000024d0d6be620 .functor MUXZ 32, L_0000024d0d6c07e0, L_0000024d0d6bec60, L_0000024d0d6bf8e0, C4<>;
L_0000024d0d6be440 .functor MUXZ 32, L_0000024d0d6be620, L_0000024d0d6bf520, L_0000024d0d6bf840, C4<>;
L_0000024d0d6bf980 .cmp/ge 64, v0000024d0d686550_0, v0000024d0d684750_0;
L_0000024d0d6c01a0 .part v0000024d0d685e70_0, 8, 24;
L_0000024d0d6c0240 .part v0000024d0d685e70_0, 0, 7;
L_0000024d0d6bed00 .concat [ 7 1 24 0], L_0000024d0d6c0240, L_0000024d0d6cec40, L_0000024d0d6c01a0;
L_0000024d0d6bf7a0 .part v0000024d0d684070_0, 3, 1;
L_0000024d0d6bfa20 .part v0000024d0d684070_0, 7, 1;
L_0000024d0d6be8a0 .part v0000024d0d686370_0, 7, 1;
L_0000024d0d6bfac0 .cmp/eq 32, v0000024d0d66c580_0, L_0000024d0d6e2008;
L_0000024d0d6be800 .arith/sum 32, v0000024d0d685790_0, L_0000024d0d6e2050;
L_0000024d0d6beda0 .reduce/nor L_0000024d0d6aa2e0;
L_0000024d0d6bef80 .functor MUXZ 32, L_0000024d0d6e2098, L_0000024d0d6bf700, L_0000024d0d6cdcf0, C4<>;
L_0000024d0d6c02e0 .functor MUXZ 32, L_0000024d0d6bef80, L_0000024d0d6be800, L_0000024d0d6cee00, C4<>;
L_0000024d0d6c0420 .functor MUXZ 32, L_0000024d0d6c02e0, L_0000024d0d6cd580, L_0000024d0d6ce310, C4<>;
L_0000024d0d6bfc00 .functor MUXZ 32, L_0000024d0d6c0420, L_0000024d0d6cd580, L_0000024d0d6ab700, C4<>;
L_0000024d0d6be760 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e20e0;
L_0000024d0d6bf020 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2128;
L_0000024d0d6c0560 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2170;
L_0000024d0d6be4e0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e21b8;
L_0000024d0d6be120 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2200;
L_0000024d0d6bfca0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2248;
L_0000024d0d6c0880 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2290;
L_0000024d0d6bfd40 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e22d8;
L_0000024d0d6bf0c0 .functor MUXZ 32, L_0000024d0d6e2320, v0000024d0d684c50_0, L_0000024d0d6bfd40, C4<>;
L_0000024d0d6bfde0 .functor MUXZ 32, L_0000024d0d6bf0c0, v0000024d0d685790_0, L_0000024d0d6c0880, C4<>;
L_0000024d0d6be580 .functor MUXZ 32, L_0000024d0d6bfde0, v0000024d0d684070_0, L_0000024d0d6bfca0, C4<>;
L_0000024d0d6bf3e0 .functor MUXZ 32, L_0000024d0d6be580, v0000024d0d685fb0_0, L_0000024d0d6be120, C4<>;
L_0000024d0d6bf480 .ufunc/vec4 TD_cpu_core_tb.uut.csr_read_fn, 32, L_0000024d0d6ab3f0 (v0000024d0d5cbc40_0) S_0000024d0d65c1f0;
L_0000024d0d6c04c0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2368;
L_0000024d0d6be6c0 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e23b0;
L_0000024d0d6be940 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e23f8;
L_0000024d0d6be300 .cmp/eq 32, L_0000024d0d6a9a20, L_0000024d0d6e2440;
L_0000024d0d6c0740 .part L_0000024d0d6a9a20, 0, 2;
L_0000024d0d6bf160 .concat [ 2 30 0 0], L_0000024d0d6c0740, L_0000024d0d6e2488;
L_0000024d0d6bfe80 .arith/mult 32, L_0000024d0d6bf160, L_0000024d0d6e24d0;
L_0000024d0d6bff20 .shift/r 32, L_0000024d0d6c2540, L_0000024d0d6bfe80;
L_0000024d0d6c0600 .part L_0000024d0d6bff20, 0, 8;
L_0000024d0d6c06a0 .part L_0000024d0d6a9a20, 1, 1;
L_0000024d0d6be1c0 .concat [ 1 1 0 0], L_0000024d0d6e2518, L_0000024d0d6c06a0;
L_0000024d0d6be260 .concat [ 2 30 0 0], L_0000024d0d6be1c0, L_0000024d0d6e2560;
L_0000024d0d6bf200 .arith/mult 32, L_0000024d0d6be260, L_0000024d0d6e25a8;
L_0000024d0d6bf2a0 .shift/r 32, L_0000024d0d6c2540, L_0000024d0d6bf200;
L_0000024d0d6bf340 .part L_0000024d0d6bf2a0, 0, 16;
L_0000024d0d6c1b40 .part L_0000024d0d6c0600, 7, 1;
LS_0000024d0d6c2180_0_0 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_0_4 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_0_8 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_0_12 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_0_16 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_0_20 .concat [ 1 1 1 1], L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40, L_0000024d0d6c1b40;
LS_0000024d0d6c2180_1_0 .concat [ 4 4 4 4], LS_0000024d0d6c2180_0_0, LS_0000024d0d6c2180_0_4, LS_0000024d0d6c2180_0_8, LS_0000024d0d6c2180_0_12;
LS_0000024d0d6c2180_1_4 .concat [ 4 4 0 0], LS_0000024d0d6c2180_0_16, LS_0000024d0d6c2180_0_20;
L_0000024d0d6c2180 .concat [ 16 8 0 0], LS_0000024d0d6c2180_1_0, LS_0000024d0d6c2180_1_4;
L_0000024d0d6c2900 .concat [ 8 24 0 0], L_0000024d0d6c0600, L_0000024d0d6c2180;
L_0000024d0d6c1c80 .part L_0000024d0d6bf340, 15, 1;
LS_0000024d0d6c1780_0_0 .concat [ 1 1 1 1], L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80;
LS_0000024d0d6c1780_0_4 .concat [ 1 1 1 1], L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80;
LS_0000024d0d6c1780_0_8 .concat [ 1 1 1 1], L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80;
LS_0000024d0d6c1780_0_12 .concat [ 1 1 1 1], L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80, L_0000024d0d6c1c80;
L_0000024d0d6c1780 .concat [ 4 4 4 4], LS_0000024d0d6c1780_0_0, LS_0000024d0d6c1780_0_4, LS_0000024d0d6c1780_0_8, LS_0000024d0d6c1780_0_12;
L_0000024d0d6c1140 .concat [ 16 16 0 0], L_0000024d0d6bf340, L_0000024d0d6c1780;
L_0000024d0d6c11e0 .concat [ 8 24 0 0], L_0000024d0d6c0600, L_0000024d0d6e25f0;
L_0000024d0d6c1fa0 .concat [ 16 16 0 0], L_0000024d0d6bf340, L_0000024d0d6e2638;
L_0000024d0d6c1460 .functor MUXZ 32, L_0000024d0d6e2680, L_0000024d0d6c1fa0, L_0000024d0d6aaa50, C4<>;
L_0000024d0d6c0ba0 .functor MUXZ 32, L_0000024d0d6c1460, L_0000024d0d6c11e0, L_0000024d0d6aac10, C4<>;
L_0000024d0d6c0e20 .functor MUXZ 32, L_0000024d0d6c0ba0, L_0000024d0d6c2540, L_0000024d0d6a9e80, C4<>;
L_0000024d0d6c2040 .functor MUXZ 32, L_0000024d0d6c0e20, L_0000024d0d6c1140, L_0000024d0d6aa430, C4<>;
L_0000024d0d6c2220 .functor MUXZ 32, L_0000024d0d6c2040, L_0000024d0d6c2900, L_0000024d0d6a9be0, C4<>;
L_0000024d0d6c15a0 .functor MUXZ 32, L_0000024d0d6a9a20, L_0000024d0d6aaba0, L_0000024d0d6aa270, C4<>;
L_0000024d0d6c1a00 .functor MUXZ 32, L_0000024d0d6c15a0, L_0000024d0d6aaba0, L_0000024d0d6aaac0, C4<>;
L_0000024d0d6c20e0 .functor MUXZ 32, L_0000024d0d6c1a00, L_0000024d0d6ab7e0, L_0000024d0d6aa580, C4<>;
L_0000024d0d6c22c0 .functor MUXZ 32, L_0000024d0d6c20e0, L_0000024d0d6ab4d0, L_0000024d0d6aa3c0, C4<>;
L_0000024d0d6c0ec0 .functor MUXZ 32, L_0000024d0d6c22c0, L_0000024d0d6c2220, L_0000024d0d6cdd60, C4<>;
L_0000024d0d6c27c0 .functor MUXZ 32, L_0000024d0d6c0ec0, L_0000024d0d6be440, L_0000024d0d6cd820, C4<>;
L_0000024d0d6c2360 .functor MUXZ 32, L_0000024d0d6c27c0, L_0000024d0d6bf3e0, L_0000024d0d6ceb60, C4<>;
L_0000024d0d6c1f00 .functor MUXZ 32, L_0000024d0d6c2360, L_0000024d0d6bf480, L_0000024d0d6cdb30, C4<>;
S_0000024d0d65c1f0 .scope function.vec4.s32, "csr_read_fn" "csr_read_fn" 4 579, 4 579 0, S_0000024d0d65c060;
 .timescale -9 -12;
v0000024d0d5cbc40_0 .var "addr", 11 0;
; Variable csr_read_fn is vec4 return value of scope S_0000024d0d65c1f0
TD_cpu_core_tb.uut.csr_read_fn ;
    %load/vec4 v0000024d0d5cbc40_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_32.114, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_32.115, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_32.116, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_32.117, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_32.118, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_32.119, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_32.120, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_32.121, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.114 ;
    %load/vec4 v0000024d0d684070_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.115 ;
    %load/vec4 v0000024d0d686370_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.116 ;
    %load/vec4 v0000024d0d685fb0_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.117 ;
    %load/vec4 v0000024d0d6867d0_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.118 ;
    %load/vec4 v0000024d0d685790_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.119 ;
    %load/vec4 v0000024d0d684c50_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.120 ;
    %load/vec4 v0000024d0d685010_0;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.121 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to csr_read_fn (store_vec4_to_lval)
    %jmp T_32.123;
T_32.123 ;
    %pop/vec4 1;
    %end;
S_0000024d0d65ba20 .scope module, "u_alu" "alu" 4 228, 5 3 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_val";
    .port_info 1 /INPUT 32 "rs2_val";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "result";
P_0000024d0d42e240 .param/l "ALU_ADD" 1 5 12, C4<00>;
P_0000024d0d42e278 .param/l "ALU_ADDI" 1 5 13, C4<01>;
P_0000024d0d42e2b0 .param/l "ALU_LOGIC" 1 5 15, C4<11>;
P_0000024d0d42e2e8 .param/l "ALU_SUB" 1 5 14, C4<10>;
v0000024d0d5cac00_0 .net "alu_op", 1 0, L_0000024d0d6a3d90;  alias, 1 drivers
v0000024d0d5cb1a0_0 .net "funct3", 2 0, L_0000024d0d6a6270;  alias, 1 drivers
v0000024d0d5cb240_0 .net "funct7", 6 0, L_0000024d0d6a6ef0;  alias, 1 drivers
v0000024d0d5cb380_0 .net "imm", 31 0, L_0000024d0d6a63b0;  alias, 1 drivers
v0000024d0d5713c0_0 .var "result", 31 0;
v0000024d0d5722c0_0 .net "rs1_val", 31 0, L_0000024d0d6a2530;  alias, 1 drivers
v0000024d0d571640_0 .net "rs2_val", 31 0, L_0000024d0d6a2710;  alias, 1 drivers
E_0000024d0d5ec260/0 .event anyedge, v0000024d0d5cac00_0, v0000024d0d5722c0_0, v0000024d0d5cb380_0, v0000024d0d571640_0;
E_0000024d0d5ec260/1 .event anyedge, v0000024d0d5cb1a0_0, v0000024d0d5cb240_0;
E_0000024d0d5ec260 .event/or E_0000024d0d5ec260/0, E_0000024d0d5ec260/1;
S_0000024d0d65b0c0 .scope module, "u_dec" "decoder" 4 93, 6 3 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rd";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 7 "funct7";
    .port_info 6 /OUTPUT 32 "imm";
    .port_info 7 /OUTPUT 1 "is_addi";
    .port_info 8 /OUTPUT 1 "is_add";
    .port_info 9 /OUTPUT 1 "is_sub";
    .port_info 10 /OUTPUT 1 "is_and";
    .port_info 11 /OUTPUT 1 "is_or";
    .port_info 12 /OUTPUT 1 "is_xor";
    .port_info 13 /OUTPUT 1 "is_xori";
    .port_info 14 /OUTPUT 1 "is_ori";
    .port_info 15 /OUTPUT 1 "is_andi";
    .port_info 16 /OUTPUT 1 "is_slti";
    .port_info 17 /OUTPUT 1 "is_sltiu";
    .port_info 18 /OUTPUT 1 "is_slli";
    .port_info 19 /OUTPUT 1 "is_srli";
    .port_info 20 /OUTPUT 1 "is_srai";
    .port_info 21 /OUTPUT 2 "alu_op";
    .port_info 22 /OUTPUT 1 "is_branch";
    .port_info 23 /OUTPUT 1 "is_beq";
    .port_info 24 /OUTPUT 1 "is_bne";
    .port_info 25 /OUTPUT 32 "imm_B";
    .port_info 26 /OUTPUT 1 "is_lw";
    .port_info 27 /OUTPUT 1 "is_sw";
    .port_info 28 /OUTPUT 32 "imm_S";
    .port_info 29 /OUTPUT 1 "is_jal";
    .port_info 30 /OUTPUT 1 "is_jalr";
    .port_info 31 /OUTPUT 32 "imm_J";
    .port_info 32 /OUTPUT 32 "imm_U";
    .port_info 33 /OUTPUT 1 "is_lui";
    .port_info 34 /OUTPUT 1 "is_auipc";
    .port_info 35 /OUTPUT 1 "is_blt";
    .port_info 36 /OUTPUT 1 "is_bge";
    .port_info 37 /OUTPUT 1 "is_bltu";
    .port_info 38 /OUTPUT 1 "is_bgeu";
    .port_info 39 /OUTPUT 1 "is_lb";
    .port_info 40 /OUTPUT 1 "is_lh";
    .port_info 41 /OUTPUT 1 "is_lbu";
    .port_info 42 /OUTPUT 1 "is_lhu";
    .port_info 43 /OUTPUT 1 "is_sb";
    .port_info 44 /OUTPUT 1 "is_sh";
    .port_info 45 /OUTPUT 1 "is_fence";
    .port_info 46 /OUTPUT 1 "is_ecall";
    .port_info 47 /OUTPUT 1 "is_ebreak";
    .port_info 48 /OUTPUT 1 "is_csr_op";
    .port_info 49 /OUTPUT 12 "csr_addr";
    .port_info 50 /OUTPUT 3 "csr_funct3";
    .port_info 51 /OUTPUT 5 "csr_zimm";
    .port_info 52 /OUTPUT 1 "is_slt";
    .port_info 53 /OUTPUT 1 "is_sltu";
    .port_info 54 /OUTPUT 1 "is_sll";
    .port_info 55 /OUTPUT 1 "is_srl";
    .port_info 56 /OUTPUT 1 "is_sra";
P_0000024d0d4ba380 .param/l "ALU_ADD" 1 6 180, C4<00>;
P_0000024d0d4ba3b8 .param/l "ALU_ADDI" 1 6 181, C4<01>;
P_0000024d0d4ba3f0 .param/l "ALU_LOGIC" 1 6 183, C4<11>;
P_0000024d0d4ba428 .param/l "ALU_SUB" 1 6 182, C4<10>;
L_0000024d0d5a79b0 .functor AND 1, L_0000024d0d6a5190, L_0000024d0d6a5eb0, C4<1>, C4<1>;
L_0000024d0d5a4bc0 .functor AND 1, L_0000024d0d6a6a90, L_0000024d0d6a5230, C4<1>, C4<1>;
L_0000024d0d5a5020 .functor AND 1, L_0000024d0d6a52d0, L_0000024d0d6a68b0, C4<1>, C4<1>;
L_0000024d0d5a45a0 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a6b30, C4<1>, C4<1>;
L_0000024d0d5a3f10 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a6bd0, C4<1>, C4<1>;
L_0000024d0d5a4ca0 .functor AND 1, L_0000024d0d5a3f10, L_0000024d0d6a7030, C4<1>, C4<1>;
L_0000024d0d5a5640 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a4970, C4<1>, C4<1>;
L_0000024d0d5a4a00 .functor AND 1, L_0000024d0d5a5640, L_0000024d0d6a4c90, C4<1>, C4<1>;
L_0000024d0d5a4060 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a4d30, C4<1>, C4<1>;
L_0000024d0d5a5480 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a4dd0, C4<1>, C4<1>;
L_0000024d0d5a4ae0 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a7710, C4<1>, C4<1>;
L_0000024d0d5a4680 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a77b0, C4<1>, C4<1>;
L_0000024d0d5a5720 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a70d0, C4<1>, C4<1>;
L_0000024d0d5a44c0 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a7170, C4<1>, C4<1>;
L_0000024d0d5a4d80 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a73f0, C4<1>, C4<1>;
L_0000024d0d5a3c70 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a72b0, C4<1>, C4<1>;
L_0000024d0d5a4a70 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a7490, C4<1>, C4<1>;
L_0000024d0d5a4b50 .functor AND 1, L_0000024d0d5a4a70, L_0000024d0d6a7210, C4<1>, C4<1>;
L_0000024d0d5a4e60 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a7350, C4<1>, C4<1>;
L_0000024d0d5a4450 .functor AND 1, L_0000024d0d5a4e60, L_0000024d0d6a7670, C4<1>, C4<1>;
L_0000024d0d5a4530 .functor AND 1, L_0000024d0d6a4e70, L_0000024d0d6a05f0, C4<1>, C4<1>;
L_0000024d0d5a46f0 .functor AND 1, L_0000024d0d5a4530, L_0000024d0d6a0ff0, C4<1>, C4<1>;
L_0000024d0d5a4140 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a1130, C4<1>, C4<1>;
L_0000024d0d5a4300 .functor AND 1, L_0000024d0d5a4140, L_0000024d0d6a0870, C4<1>, C4<1>;
L_0000024d0d5a4df0 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a1590, C4<1>, C4<1>;
L_0000024d0d5a4c30 .functor AND 1, L_0000024d0d5a4df0, L_0000024d0d6a1ef0, C4<1>, C4<1>;
L_0000024d0d5a4d10 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a09b0, C4<1>, C4<1>;
L_0000024d0d5a4920 .functor AND 1, L_0000024d0d5a4d10, L_0000024d0d6a0690, C4<1>, C4<1>;
L_0000024d0d5a4610 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d69fe70, C4<1>, C4<1>;
L_0000024d0d5a4ed0 .functor AND 1, L_0000024d0d5a4610, L_0000024d0d6a1810, C4<1>, C4<1>;
L_0000024d0d5a5090 .functor AND 1, L_0000024d0d6a5e10, L_0000024d0d6a1d10, C4<1>, C4<1>;
L_0000024d0d5a4760 .functor AND 1, L_0000024d0d5a5090, L_0000024d0d69ff10, C4<1>, C4<1>;
L_0000024d0d5a5410 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d6a1e50, C4<1>, C4<1>;
L_0000024d0d5a3dc0 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d6a0730, C4<1>, C4<1>;
L_0000024d0d5a4f40 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d6a1f90, C4<1>, C4<1>;
L_0000024d0d5a4370 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d6a07d0, C4<1>, C4<1>;
L_0000024d0d5a51e0 .functor AND 1, L_0000024d0d6a04b0, L_0000024d0d6a0910, C4<1>, C4<1>;
L_0000024d0d5a5100 .functor AND 1, L_0000024d0d6a14f0, L_0000024d0d6a0a50, C4<1>, C4<1>;
L_0000024d0d5a5170 .functor AND 1, L_0000024d0d6a0cd0, L_0000024d0d6a0550, C4<1>, C4<1>;
L_0000024d0d5a48b0 .functor AND 1, L_0000024d0d69f8d0, L_0000024d0d6a1270, C4<1>, C4<1>;
L_0000024d0d5a47d0 .functor AND 1, L_0000024d0d69ffb0, L_0000024d0d6a0af0, C4<1>, C4<1>;
L_0000024d0d5a5250 .functor AND 1, L_0000024d0d6a0b90, L_0000024d0d69fdd0, C4<1>, C4<1>;
L_0000024d0d5a52c0 .functor AND 1, L_0000024d0d6a11d0, L_0000024d0d6a2030, C4<1>, C4<1>;
L_0000024d0d5a3f80 .functor AND 1, L_0000024d0d5a52c0, L_0000024d0d6a0230, C4<1>, C4<1>;
L_0000024d0d5a4840 .functor AND 1, L_0000024d0d5a3f80, L_0000024d0d6a1310, C4<1>, C4<1>;
L_0000024d0d5a54f0 .functor AND 1, L_0000024d0d5a4840, L_0000024d0d6a0e10, C4<1>, C4<1>;
L_0000024d0d5a5330 .functor AND 1, L_0000024d0d6a11d0, L_0000024d0d6a0050, C4<1>, C4<1>;
L_0000024d0d5a56b0 .functor AND 1, L_0000024d0d5a5330, L_0000024d0d69fab0, C4<1>, C4<1>;
L_0000024d0d5a53a0 .functor AND 1, L_0000024d0d5a56b0, L_0000024d0d6a0eb0, C4<1>, C4<1>;
L_0000024d0d5a5560 .functor AND 1, L_0000024d0d5a53a0, L_0000024d0d6a1c70, C4<1>, C4<1>;
L_0000024d0d5a3ce0 .functor AND 1, L_0000024d0d6a11d0, L_0000024d0d6a13b0, C4<1>, C4<1>;
L_0000024d0d5a5800 .functor BUFZ 3, L_0000024d0d6a6270, C4<000>, C4<000>, C4<000>;
L_0000024d0d5a55d0 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d69fbf0, C4<1>, C4<1>;
L_0000024d0d5a3d50 .functor AND 1, L_0000024d0d6a1db0, L_0000024d0d6a00f0, C4<1>, C4<1>;
L_0000024d0d5a5790 .functor OR 1, L_0000024d0d5a4060, L_0000024d0d5a5480, C4<0>, C4<0>;
L_0000024d0d5a3e30 .functor OR 1, L_0000024d0d5a5790, L_0000024d0d5a4ae0, C4<0>, C4<0>;
L_0000024d0d5a3ea0 .functor OR 1, L_0000024d0d5a3e30, L_0000024d0d5a4680, C4<0>, C4<0>;
L_0000024d0d5a4990 .functor OR 1, L_0000024d0d5a3ea0, L_0000024d0d5a5720, C4<0>, C4<0>;
L_0000024d0d5a3ff0 .functor OR 1, L_0000024d0d5a4990, L_0000024d0d5a44c0, C4<0>, C4<0>;
L_0000024d0d5a40d0 .functor OR 1, L_0000024d0d5a3ff0, L_0000024d0d5a4d80, C4<0>, C4<0>;
L_0000024d0d5a41b0 .functor OR 1, L_0000024d0d5a40d0, L_0000024d0d5a3c70, C4<0>, C4<0>;
L_0000024d0d5a4220 .functor OR 1, L_0000024d0d5a41b0, L_0000024d0d5a4b50, C4<0>, C4<0>;
L_0000024d0d5a4290 .functor OR 1, L_0000024d0d5a4220, L_0000024d0d5a4450, C4<0>, C4<0>;
L_0000024d0d5a43e0 .functor OR 1, L_0000024d0d5a4290, L_0000024d0d5a46f0, C4<0>, C4<0>;
L_0000024d0d454b00 .functor OR 1, L_0000024d0d5a43e0, L_0000024d0d5a4300, C4<0>, C4<0>;
L_0000024d0d455a50 .functor OR 1, L_0000024d0d454b00, L_0000024d0d5a4c30, C4<0>, C4<0>;
L_0000024d0d455d60 .functor OR 1, L_0000024d0d455a50, L_0000024d0d5a4920, C4<0>, C4<0>;
L_0000024d0d544230 .functor OR 1, L_0000024d0d455d60, L_0000024d0d5a4ed0, C4<0>, C4<0>;
L_0000024d0d542c50 .functor OR 1, L_0000024d0d544230, L_0000024d0d5a4760, C4<0>, C4<0>;
L_0000024d0d6e04c0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ed00_0 .net/2u *"_ivl_100", 6 0, L_0000024d0d6e04c0;  1 drivers
v0000024d0d65de00_0 .net *"_ivl_102", 0 0, L_0000024d0d6a4c90;  1 drivers
L_0000024d0d6e0508 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000024d0d65dcc0_0 .net/2u *"_ivl_106", 2 0, L_0000024d0d6e0508;  1 drivers
v0000024d0d65eda0_0 .net *"_ivl_108", 0 0, L_0000024d0d6a4d30;  1 drivers
v0000024d0d65e620_0 .net *"_ivl_11", 0 0, L_0000024d0d6a4bf0;  1 drivers
L_0000024d0d6e0550 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d400_0 .net/2u *"_ivl_112", 2 0, L_0000024d0d6e0550;  1 drivers
v0000024d0d65d180_0 .net *"_ivl_114", 0 0, L_0000024d0d6a4dd0;  1 drivers
L_0000024d0d6e0598 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ee40_0 .net/2u *"_ivl_118", 2 0, L_0000024d0d6e0598;  1 drivers
v0000024d0d65da40_0 .net *"_ivl_12", 19 0, L_0000024d0d6a5cd0;  1 drivers
v0000024d0d65e3a0_0 .net *"_ivl_120", 0 0, L_0000024d0d6a7710;  1 drivers
L_0000024d0d6e05e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ebc0_0 .net/2u *"_ivl_124", 2 0, L_0000024d0d6e05e0;  1 drivers
v0000024d0d65f020_0 .net *"_ivl_126", 0 0, L_0000024d0d6a77b0;  1 drivers
L_0000024d0d6e0628 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000024d0d65e8a0_0 .net/2u *"_ivl_130", 2 0, L_0000024d0d6e0628;  1 drivers
v0000024d0d65dd60_0 .net *"_ivl_132", 0 0, L_0000024d0d6a70d0;  1 drivers
L_0000024d0d6e0670 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000024d0d65e440_0 .net/2u *"_ivl_136", 2 0, L_0000024d0d6e0670;  1 drivers
v0000024d0d65dae0_0 .net *"_ivl_138", 0 0, L_0000024d0d6a7170;  1 drivers
L_0000024d0d6e06b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f840_0 .net/2u *"_ivl_142", 2 0, L_0000024d0d6e06b8;  1 drivers
v0000024d0d65f480_0 .net *"_ivl_144", 0 0, L_0000024d0d6a73f0;  1 drivers
L_0000024d0d6e0700 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024d0d65e940_0 .net/2u *"_ivl_148", 2 0, L_0000024d0d6e0700;  1 drivers
v0000024d0d65f0c0_0 .net *"_ivl_15", 11 0, L_0000024d0d6a6e50;  1 drivers
v0000024d0d65f3e0_0 .net *"_ivl_150", 0 0, L_0000024d0d6a72b0;  1 drivers
L_0000024d0d6e0748 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d65eee0_0 .net/2u *"_ivl_154", 2 0, L_0000024d0d6e0748;  1 drivers
v0000024d0d65e9e0_0 .net *"_ivl_156", 0 0, L_0000024d0d6a7490;  1 drivers
v0000024d0d65e260_0 .net *"_ivl_159", 0 0, L_0000024d0d5a4a70;  1 drivers
v0000024d0d65f160_0 .net *"_ivl_161", 6 0, L_0000024d0d6a75d0;  1 drivers
L_0000024d0d6e0790 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ef80_0 .net/2u *"_ivl_162", 6 0, L_0000024d0d6e0790;  1 drivers
v0000024d0d65f520_0 .net *"_ivl_164", 0 0, L_0000024d0d6a7210;  1 drivers
L_0000024d0d6e07d8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d0e0_0 .net/2u *"_ivl_168", 2 0, L_0000024d0d6e07d8;  1 drivers
v0000024d0d65dea0_0 .net *"_ivl_170", 0 0, L_0000024d0d6a7350;  1 drivers
v0000024d0d65ea80_0 .net *"_ivl_173", 0 0, L_0000024d0d5a4e60;  1 drivers
v0000024d0d65d900_0 .net *"_ivl_175", 6 0, L_0000024d0d6a7530;  1 drivers
L_0000024d0d6e0820 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f200_0 .net/2u *"_ivl_176", 6 0, L_0000024d0d6e0820;  1 drivers
v0000024d0d65f2a0_0 .net *"_ivl_178", 0 0, L_0000024d0d6a7670;  1 drivers
L_0000024d0d6e0868 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f340_0 .net/2u *"_ivl_182", 2 0, L_0000024d0d6e0868;  1 drivers
v0000024d0d65f7a0_0 .net *"_ivl_184", 0 0, L_0000024d0d6a05f0;  1 drivers
v0000024d0d65f5c0_0 .net *"_ivl_187", 0 0, L_0000024d0d5a4530;  1 drivers
v0000024d0d65e1c0_0 .net *"_ivl_189", 6 0, L_0000024d0d69fd30;  1 drivers
L_0000024d0d6e08b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f660_0 .net/2u *"_ivl_190", 6 0, L_0000024d0d6e08b0;  1 drivers
v0000024d0d65e800_0 .net *"_ivl_192", 0 0, L_0000024d0d6a0ff0;  1 drivers
L_0000024d0d6e08f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d360_0 .net/2u *"_ivl_196", 2 0, L_0000024d0d6e08f8;  1 drivers
v0000024d0d65d2c0_0 .net *"_ivl_198", 0 0, L_0000024d0d6a1130;  1 drivers
L_0000024d0d6e00d0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d220_0 .net/2u *"_ivl_20", 6 0, L_0000024d0d6e00d0;  1 drivers
v0000024d0d65e080_0 .net *"_ivl_201", 0 0, L_0000024d0d5a4140;  1 drivers
L_0000024d0d6e0940 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d680_0 .net/2u *"_ivl_202", 6 0, L_0000024d0d6e0940;  1 drivers
v0000024d0d65d4a0_0 .net *"_ivl_204", 0 0, L_0000024d0d6a0870;  1 drivers
L_0000024d0d6e0988 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d540_0 .net/2u *"_ivl_208", 2 0, L_0000024d0d6e0988;  1 drivers
v0000024d0d65eb20_0 .net *"_ivl_210", 0 0, L_0000024d0d6a1590;  1 drivers
v0000024d0d65e4e0_0 .net *"_ivl_213", 0 0, L_0000024d0d5a4df0;  1 drivers
L_0000024d0d6e09d0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f700_0 .net/2u *"_ivl_214", 6 0, L_0000024d0d6e09d0;  1 drivers
v0000024d0d65d5e0_0 .net *"_ivl_216", 0 0, L_0000024d0d6a1ef0;  1 drivers
L_0000024d0d6e0a18 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d65df40_0 .net/2u *"_ivl_220", 2 0, L_0000024d0d6e0a18;  1 drivers
v0000024d0d65e120_0 .net *"_ivl_222", 0 0, L_0000024d0d6a09b0;  1 drivers
v0000024d0d65d720_0 .net *"_ivl_225", 0 0, L_0000024d0d5a4d10;  1 drivers
L_0000024d0d6e0a60 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d7c0_0 .net/2u *"_ivl_226", 6 0, L_0000024d0d6e0a60;  1 drivers
v0000024d0d65d860_0 .net *"_ivl_228", 0 0, L_0000024d0d6a0690;  1 drivers
L_0000024d0d6e0aa8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65d9a0_0 .net/2u *"_ivl_232", 2 0, L_0000024d0d6e0aa8;  1 drivers
v0000024d0d65db80_0 .net *"_ivl_234", 0 0, L_0000024d0d69fe70;  1 drivers
v0000024d0d65ec60_0 .net *"_ivl_237", 0 0, L_0000024d0d5a4610;  1 drivers
L_0000024d0d6e0af0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65dc20_0 .net/2u *"_ivl_238", 6 0, L_0000024d0d6e0af0;  1 drivers
L_0000024d0d6e0118 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000024d0d65dfe0_0 .net/2u *"_ivl_24", 6 0, L_0000024d0d6e0118;  1 drivers
v0000024d0d65e300_0 .net *"_ivl_240", 0 0, L_0000024d0d6a1810;  1 drivers
L_0000024d0d6e0b38 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65e580_0 .net/2u *"_ivl_244", 2 0, L_0000024d0d6e0b38;  1 drivers
v0000024d0d65e6c0_0 .net *"_ivl_246", 0 0, L_0000024d0d6a1d10;  1 drivers
v0000024d0d65e760_0 .net *"_ivl_249", 0 0, L_0000024d0d5a5090;  1 drivers
L_0000024d0d6e0b80 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000024d0d660880_0 .net/2u *"_ivl_250", 6 0, L_0000024d0d6e0b80;  1 drivers
v0000024d0d660a60_0 .net *"_ivl_252", 0 0, L_0000024d0d69ff10;  1 drivers
v0000024d0d65fe80_0 .net *"_ivl_257", 19 0, L_0000024d0d6a1630;  1 drivers
L_0000024d0d6e0bc8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d65fac0_0 .net/2u *"_ivl_258", 11 0, L_0000024d0d6e0bc8;  1 drivers
L_0000024d0d6e0c10 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024d0d660920_0 .net/2u *"_ivl_262", 6 0, L_0000024d0d6e0c10;  1 drivers
L_0000024d0d6e0c58 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ffc0_0 .net/2u *"_ivl_266", 6 0, L_0000024d0d6e0c58;  1 drivers
L_0000024d0d6e0ca0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024d0d6609c0_0 .net/2u *"_ivl_270", 2 0, L_0000024d0d6e0ca0;  1 drivers
v0000024d0d660d80_0 .net *"_ivl_272", 0 0, L_0000024d0d6a1e50;  1 drivers
L_0000024d0d6e0ce8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65ff20_0 .net/2u *"_ivl_276", 2 0, L_0000024d0d6e0ce8;  1 drivers
v0000024d0d660060_0 .net *"_ivl_278", 0 0, L_0000024d0d6a0730;  1 drivers
L_0000024d0d6e0160 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024d0d660ec0_0 .net/2u *"_ivl_28", 6 0, L_0000024d0d6e0160;  1 drivers
L_0000024d0d6e0d30 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000024d0d660b00_0 .net/2u *"_ivl_282", 2 0, L_0000024d0d6e0d30;  1 drivers
v0000024d0d660ba0_0 .net *"_ivl_284", 0 0, L_0000024d0d6a1f90;  1 drivers
L_0000024d0d6e0d78 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000024d0d65fb60_0 .net/2u *"_ivl_288", 2 0, L_0000024d0d6e0d78;  1 drivers
v0000024d0d660c40_0 .net *"_ivl_290", 0 0, L_0000024d0d6a07d0;  1 drivers
L_0000024d0d6e0dc0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024d0d660100_0 .net/2u *"_ivl_294", 6 0, L_0000024d0d6e0dc0;  1 drivers
v0000024d0d660ce0_0 .net *"_ivl_296", 0 0, L_0000024d0d6a04b0;  1 drivers
L_0000024d0d6e0e08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d6602e0_0 .net/2u *"_ivl_298", 2 0, L_0000024d0d6e0e08;  1 drivers
v0000024d0d6601a0_0 .net *"_ivl_30", 0 0, L_0000024d0d6a5190;  1 drivers
v0000024d0d65fc00_0 .net *"_ivl_300", 0 0, L_0000024d0d6a0910;  1 drivers
L_0000024d0d6e0e50 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024d0d660240_0 .net/2u *"_ivl_304", 6 0, L_0000024d0d6e0e50;  1 drivers
v0000024d0d660e20_0 .net *"_ivl_306", 0 0, L_0000024d0d6a14f0;  1 drivers
L_0000024d0d6e0e98 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d660380_0 .net/2u *"_ivl_308", 2 0, L_0000024d0d6e0e98;  1 drivers
v0000024d0d660f60_0 .net *"_ivl_310", 0 0, L_0000024d0d6a0a50;  1 drivers
L_0000024d0d6e0ee0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024d0d660420_0 .net/2u *"_ivl_314", 6 0, L_0000024d0d6e0ee0;  1 drivers
v0000024d0d6604c0_0 .net *"_ivl_316", 0 0, L_0000024d0d6a0cd0;  1 drivers
L_0000024d0d6e0f28 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f8e0_0 .net/2u *"_ivl_318", 2 0, L_0000024d0d6e0f28;  1 drivers
L_0000024d0d6e01a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024d0d65f980_0 .net/2u *"_ivl_32", 2 0, L_0000024d0d6e01a8;  1 drivers
v0000024d0d660560_0 .net *"_ivl_320", 0 0, L_0000024d0d6a0550;  1 drivers
L_0000024d0d6e0f70 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024d0d660600_0 .net/2u *"_ivl_324", 6 0, L_0000024d0d6e0f70;  1 drivers
v0000024d0d65fa20_0 .net *"_ivl_326", 0 0, L_0000024d0d69f8d0;  1 drivers
L_0000024d0d6e0fb8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024d0d65fca0_0 .net/2u *"_ivl_328", 2 0, L_0000024d0d6e0fb8;  1 drivers
v0000024d0d65fd40_0 .net *"_ivl_330", 0 0, L_0000024d0d6a1270;  1 drivers
L_0000024d0d6e1000 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024d0d65fde0_0 .net/2u *"_ivl_334", 6 0, L_0000024d0d6e1000;  1 drivers
v0000024d0d6606a0_0 .net *"_ivl_336", 0 0, L_0000024d0d69ffb0;  1 drivers
L_0000024d0d6e1048 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d660740_0 .net/2u *"_ivl_338", 2 0, L_0000024d0d6e1048;  1 drivers
v0000024d0d6607e0_0 .net *"_ivl_34", 0 0, L_0000024d0d6a5eb0;  1 drivers
v0000024d0d664b10_0 .net *"_ivl_340", 0 0, L_0000024d0d6a0af0;  1 drivers
L_0000024d0d6e1090 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024d0d663a30_0 .net/2u *"_ivl_344", 6 0, L_0000024d0d6e1090;  1 drivers
v0000024d0d6646b0_0 .net *"_ivl_346", 0 0, L_0000024d0d6a0b90;  1 drivers
L_0000024d0d6e10d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d6649d0_0 .net/2u *"_ivl_348", 2 0, L_0000024d0d6e10d8;  1 drivers
v0000024d0d664d90_0 .net *"_ivl_350", 0 0, L_0000024d0d69fdd0;  1 drivers
L_0000024d0d6e1120 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0000024d0d664f70_0 .net/2u *"_ivl_354", 6 0, L_0000024d0d6e1120;  1 drivers
v0000024d0d663fd0_0 .net *"_ivl_359", 11 0, L_0000024d0d6a0d70;  1 drivers
L_0000024d0d6e1168 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d663c10_0 .net/2u *"_ivl_360", 11 0, L_0000024d0d6e1168;  1 drivers
v0000024d0d664cf0_0 .net *"_ivl_362", 0 0, L_0000024d0d6a2030;  1 drivers
v0000024d0d664750_0 .net *"_ivl_365", 0 0, L_0000024d0d5a52c0;  1 drivers
L_0000024d0d6e11b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d664bb0_0 .net/2u *"_ivl_366", 2 0, L_0000024d0d6e11b0;  1 drivers
v0000024d0d663cb0_0 .net *"_ivl_368", 0 0, L_0000024d0d6a0230;  1 drivers
v0000024d0d664ed0_0 .net *"_ivl_371", 0 0, L_0000024d0d5a3f80;  1 drivers
L_0000024d0d6e11f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d664930_0 .net/2u *"_ivl_372", 4 0, L_0000024d0d6e11f8;  1 drivers
v0000024d0d664890_0 .net *"_ivl_374", 0 0, L_0000024d0d6a1310;  1 drivers
v0000024d0d664c50_0 .net *"_ivl_377", 0 0, L_0000024d0d5a4840;  1 drivers
L_0000024d0d6e1240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d664430_0 .net/2u *"_ivl_378", 4 0, L_0000024d0d6e1240;  1 drivers
L_0000024d0d6e01f0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024d0d663ad0_0 .net/2u *"_ivl_38", 6 0, L_0000024d0d6e01f0;  1 drivers
v0000024d0d663990_0 .net *"_ivl_380", 0 0, L_0000024d0d6a0e10;  1 drivers
v0000024d0d6638f0_0 .net *"_ivl_385", 11 0, L_0000024d0d6a16d0;  1 drivers
L_0000024d0d6e1288 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d0d6644d0_0 .net/2u *"_ivl_386", 11 0, L_0000024d0d6e1288;  1 drivers
v0000024d0d664390_0 .net *"_ivl_388", 0 0, L_0000024d0d6a0050;  1 drivers
v0000024d0d663d50_0 .net *"_ivl_391", 0 0, L_0000024d0d5a5330;  1 drivers
L_0000024d0d6e12d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d663b70_0 .net/2u *"_ivl_392", 2 0, L_0000024d0d6e12d0;  1 drivers
v0000024d0d664e30_0 .net *"_ivl_394", 0 0, L_0000024d0d69fab0;  1 drivers
v0000024d0d664a70_0 .net *"_ivl_397", 0 0, L_0000024d0d5a56b0;  1 drivers
L_0000024d0d6e1318 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d663df0_0 .net/2u *"_ivl_398", 4 0, L_0000024d0d6e1318;  1 drivers
v0000024d0d663e90_0 .net *"_ivl_40", 0 0, L_0000024d0d6a6a90;  1 drivers
v0000024d0d6647f0_0 .net *"_ivl_400", 0 0, L_0000024d0d6a0eb0;  1 drivers
v0000024d0d664570_0 .net *"_ivl_403", 0 0, L_0000024d0d5a53a0;  1 drivers
L_0000024d0d6e1360 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d0d663f30_0 .net/2u *"_ivl_404", 4 0, L_0000024d0d6e1360;  1 drivers
v0000024d0d6641b0_0 .net *"_ivl_406", 0 0, L_0000024d0d6a1c70;  1 drivers
L_0000024d0d6e13a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d664070_0 .net/2u *"_ivl_410", 2 0, L_0000024d0d6e13a8;  1 drivers
v0000024d0d664110_0 .net *"_ivl_412", 0 0, L_0000024d0d6a13b0;  1 drivers
L_0000024d0d6e0238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024d0d664250_0 .net/2u *"_ivl_42", 2 0, L_0000024d0d6e0238;  1 drivers
L_0000024d0d6e13f0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0000024d0d6642f0_0 .net/2u *"_ivl_422", 6 0, L_0000024d0d6e13f0;  1 drivers
v0000024d0d664610_0 .net *"_ivl_427", 0 0, L_0000024d0d6a1950;  1 drivers
v0000024d0d662950_0 .net *"_ivl_428", 19 0, L_0000024d0d69fc90;  1 drivers
v0000024d0d6623b0_0 .net *"_ivl_431", 6 0, L_0000024d0d6a1450;  1 drivers
v0000024d0d663670_0 .net *"_ivl_433", 4 0, L_0000024d0d6a1770;  1 drivers
v0000024d0d6615f0_0 .net *"_ivl_437", 0 0, L_0000024d0d6a1a90;  1 drivers
v0000024d0d662f90_0 .net *"_ivl_438", 19 0, L_0000024d0d6a1b30;  1 drivers
v0000024d0d663210_0 .net *"_ivl_44", 0 0, L_0000024d0d6a5230;  1 drivers
v0000024d0d663490_0 .net *"_ivl_441", 0 0, L_0000024d0d6a0190;  1 drivers
v0000024d0d662270_0 .net *"_ivl_443", 5 0, L_0000024d0d69fb50;  1 drivers
v0000024d0d662130_0 .net *"_ivl_445", 3 0, L_0000024d0d69fa10;  1 drivers
L_0000024d0d6e1438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024d0d662310_0 .net/2u *"_ivl_446", 0 0, L_0000024d0d6e1438;  1 drivers
L_0000024d0d6e1480 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024d0d662450_0 .net/2u *"_ivl_450", 6 0, L_0000024d0d6e1480;  1 drivers
L_0000024d0d6e14c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d6637b0_0 .net/2u *"_ivl_454", 2 0, L_0000024d0d6e14c8;  1 drivers
v0000024d0d661d70_0 .net *"_ivl_456", 0 0, L_0000024d0d69fbf0;  1 drivers
L_0000024d0d6e1510 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024d0d6612d0_0 .net/2u *"_ivl_460", 2 0, L_0000024d0d6e1510;  1 drivers
v0000024d0d6621d0_0 .net *"_ivl_462", 0 0, L_0000024d0d6a00f0;  1 drivers
L_0000024d0d6e1558 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024d0d661230_0 .net/2u *"_ivl_466", 1 0, L_0000024d0d6e1558;  1 drivers
L_0000024d0d6e15a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d662810_0 .net/2u *"_ivl_468", 1 0, L_0000024d0d6e15a0;  1 drivers
L_0000024d0d6e15e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024d0d661eb0_0 .net/2u *"_ivl_470", 1 0, L_0000024d0d6e15e8;  1 drivers
v0000024d0d662a90_0 .net *"_ivl_472", 0 0, L_0000024d0d5a5790;  1 drivers
v0000024d0d6628b0_0 .net *"_ivl_474", 0 0, L_0000024d0d5a3e30;  1 drivers
v0000024d0d661c30_0 .net *"_ivl_476", 0 0, L_0000024d0d5a3ea0;  1 drivers
v0000024d0d661e10_0 .net *"_ivl_478", 0 0, L_0000024d0d5a4990;  1 drivers
L_0000024d0d6e0280 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024d0d6617d0_0 .net/2u *"_ivl_48", 6 0, L_0000024d0d6e0280;  1 drivers
v0000024d0d663030_0 .net *"_ivl_480", 0 0, L_0000024d0d5a3ff0;  1 drivers
v0000024d0d662b30_0 .net *"_ivl_482", 0 0, L_0000024d0d5a40d0;  1 drivers
v0000024d0d661a50_0 .net *"_ivl_484", 0 0, L_0000024d0d5a41b0;  1 drivers
v0000024d0d6626d0_0 .net *"_ivl_486", 0 0, L_0000024d0d5a4220;  1 drivers
v0000024d0d6632b0_0 .net *"_ivl_488", 0 0, L_0000024d0d5a4290;  1 drivers
v0000024d0d661550_0 .net *"_ivl_490", 0 0, L_0000024d0d5a43e0;  1 drivers
v0000024d0d662590_0 .net *"_ivl_492", 0 0, L_0000024d0d454b00;  1 drivers
v0000024d0d6624f0_0 .net *"_ivl_494", 0 0, L_0000024d0d455a50;  1 drivers
v0000024d0d661f50_0 .net *"_ivl_496", 0 0, L_0000024d0d455d60;  1 drivers
v0000024d0d661190_0 .net *"_ivl_498", 0 0, L_0000024d0d544230;  1 drivers
v0000024d0d662c70_0 .net *"_ivl_500", 0 0, L_0000024d0d542c50;  1 drivers
L_0000024d0d6e1630 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024d0d6629f0_0 .net/2u *"_ivl_502", 1 0, L_0000024d0d6e1630;  1 drivers
L_0000024d0d6e1678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d662630_0 .net/2u *"_ivl_504", 1 0, L_0000024d0d6e1678;  1 drivers
v0000024d0d662770_0 .net *"_ivl_506", 1 0, L_0000024d0d6a02d0;  1 drivers
v0000024d0d661b90_0 .net *"_ivl_508", 1 0, L_0000024d0d6a0370;  1 drivers
v0000024d0d662bd0_0 .net *"_ivl_510", 1 0, L_0000024d0d6a4470;  1 drivers
L_0000024d0d6e02c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024d0d662d10_0 .net/2u *"_ivl_52", 6 0, L_0000024d0d6e02c8;  1 drivers
v0000024d0d661af0_0 .net *"_ivl_54", 0 0, L_0000024d0d6a52d0;  1 drivers
L_0000024d0d6e0310 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d663850_0 .net/2u *"_ivl_56", 2 0, L_0000024d0d6e0310;  1 drivers
v0000024d0d6630d0_0 .net *"_ivl_58", 0 0, L_0000024d0d6a68b0;  1 drivers
v0000024d0d662db0_0 .net *"_ivl_63", 0 0, L_0000024d0d6a6590;  1 drivers
v0000024d0d663710_0 .net *"_ivl_64", 11 0, L_0000024d0d6a69f0;  1 drivers
v0000024d0d663350_0 .net *"_ivl_67", 7 0, L_0000024d0d6a5370;  1 drivers
v0000024d0d6610f0_0 .net *"_ivl_69", 0 0, L_0000024d0d6a6db0;  1 drivers
v0000024d0d663170_0 .net *"_ivl_71", 9 0, L_0000024d0d6a6630;  1 drivers
L_0000024d0d6e0358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024d0d6619b0_0 .net/2u *"_ivl_72", 0 0, L_0000024d0d6e0358;  1 drivers
L_0000024d0d6e03a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d661370_0 .net/2u *"_ivl_76", 2 0, L_0000024d0d6e03a0;  1 drivers
v0000024d0d662e50_0 .net *"_ivl_78", 0 0, L_0000024d0d6a6b30;  1 drivers
L_0000024d0d6e03e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d661410_0 .net/2u *"_ivl_82", 2 0, L_0000024d0d6e03e8;  1 drivers
v0000024d0d6614b0_0 .net *"_ivl_84", 0 0, L_0000024d0d6a6bd0;  1 drivers
v0000024d0d661cd0_0 .net *"_ivl_87", 0 0, L_0000024d0d5a3f10;  1 drivers
L_0000024d0d6e0430 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d661690_0 .net/2u *"_ivl_88", 6 0, L_0000024d0d6e0430;  1 drivers
v0000024d0d6633f0_0 .net *"_ivl_90", 0 0, L_0000024d0d6a7030;  1 drivers
L_0000024d0d6e0478 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024d0d662ef0_0 .net/2u *"_ivl_94", 2 0, L_0000024d0d6e0478;  1 drivers
v0000024d0d663530_0 .net *"_ivl_96", 0 0, L_0000024d0d6a4970;  1 drivers
v0000024d0d661730_0 .net *"_ivl_99", 0 0, L_0000024d0d5a5640;  1 drivers
v0000024d0d661870_0 .net "alu_op", 1 0, L_0000024d0d6a3d90;  alias, 1 drivers
v0000024d0d6635d0_0 .net "csr_addr", 11 0, L_0000024d0d6a0f50;  alias, 1 drivers
v0000024d0d662090_0 .net "csr_funct3", 2 0, L_0000024d0d5a5800;  alias, 1 drivers
v0000024d0d661910_0 .net "csr_zimm", 4 0, L_0000024d0d6a1090;  alias, 1 drivers
v0000024d0d661ff0_0 .net "funct3", 2 0, L_0000024d0d6a6270;  alias, 1 drivers
v0000024d0d665a50_0 .net "funct7", 6 0, L_0000024d0d6a6ef0;  alias, 1 drivers
v0000024d0d665cd0_0 .net "imm", 31 0, L_0000024d0d6a63b0;  alias, 1 drivers
v0000024d0d665c30_0 .net "imm_B", 31 0, L_0000024d0d6a1bd0;  alias, 1 drivers
v0000024d0d665b90_0 .net "imm_J", 31 0, L_0000024d0d6a66d0;  alias, 1 drivers
v0000024d0d6663b0_0 .net "imm_S", 31 0, L_0000024d0d6a19f0;  alias, 1 drivers
v0000024d0d666c70_0 .net "imm_U", 31 0, L_0000024d0d6a0410;  alias, 1 drivers
v0000024d0d667990_0 .net "instr", 31 0, v0000024d0d66c580_0;  alias, 1 drivers
v0000024d0d667710_0 .net "is_add", 0 0, L_0000024d0d5a4ca0;  alias, 1 drivers
v0000024d0d6666d0_0 .net "is_addi", 0 0, L_0000024d0d5a45a0;  alias, 1 drivers
v0000024d0d666450_0 .net "is_and", 0 0, L_0000024d0d5a4060;  alias, 1 drivers
v0000024d0d666950_0 .net "is_andi", 0 0, L_0000024d0d5a44c0;  alias, 1 drivers
v0000024d0d666770_0 .net "is_auipc", 0 0, L_0000024d0d6a0c30;  alias, 1 drivers
v0000024d0d666630_0 .net "is_beq", 0 0, L_0000024d0d5a55d0;  alias, 1 drivers
v0000024d0d6659b0_0 .net "is_bge", 0 0, L_0000024d0d5a3dc0;  alias, 1 drivers
v0000024d0d6677b0_0 .net "is_bgeu", 0 0, L_0000024d0d5a4370;  alias, 1 drivers
v0000024d0d667df0_0 .net "is_blt", 0 0, L_0000024d0d5a5410;  alias, 1 drivers
v0000024d0d666f90_0 .net "is_bltu", 0 0, L_0000024d0d5a4f40;  alias, 1 drivers
v0000024d0d667030_0 .net "is_bne", 0 0, L_0000024d0d5a3d50;  alias, 1 drivers
v0000024d0d666bd0_0 .net "is_branch", 0 0, L_0000024d0d6a1db0;  alias, 1 drivers
v0000024d0d666810_0 .net "is_csr_op", 0 0, L_0000024d0d5a3ce0;  alias, 1 drivers
v0000024d0d666ef0_0 .net "is_ebreak", 0 0, L_0000024d0d5a5560;  alias, 1 drivers
v0000024d0d666d10_0 .net "is_ecall", 0 0, L_0000024d0d5a54f0;  alias, 1 drivers
v0000024d0d667170_0 .net "is_fence", 0 0, L_0000024d0d69f970;  alias, 1 drivers
v0000024d0d667a30_0 .net "is_itype", 0 0, L_0000024d0d6a4e70;  1 drivers
v0000024d0d665e10_0 .net "is_jal", 0 0, L_0000024d0d6a6450;  alias, 1 drivers
v0000024d0d6673f0_0 .net "is_jalr", 0 0, L_0000024d0d5a5020;  alias, 1 drivers
v0000024d0d6668b0_0 .net "is_lb", 0 0, L_0000024d0d5a51e0;  alias, 1 drivers
v0000024d0d667ad0_0 .net "is_lbu", 0 0, L_0000024d0d5a5170;  alias, 1 drivers
v0000024d0d667cb0_0 .net "is_lh", 0 0, L_0000024d0d5a5100;  alias, 1 drivers
v0000024d0d665d70_0 .net "is_lhu", 0 0, L_0000024d0d5a48b0;  alias, 1 drivers
v0000024d0d6669f0_0 .net "is_lui", 0 0, L_0000024d0d6a18b0;  alias, 1 drivers
v0000024d0d666a90_0 .net "is_lw", 0 0, L_0000024d0d5a79b0;  alias, 1 drivers
v0000024d0d666590_0 .net "is_or", 0 0, L_0000024d0d5a5480;  alias, 1 drivers
v0000024d0d667f30_0 .net "is_ori", 0 0, L_0000024d0d5a5720;  alias, 1 drivers
v0000024d0d666b30_0 .net "is_rtype", 0 0, L_0000024d0d6a5e10;  1 drivers
v0000024d0d667d50_0 .net "is_sb", 0 0, L_0000024d0d5a47d0;  alias, 1 drivers
v0000024d0d6664f0_0 .net "is_sh", 0 0, L_0000024d0d5a5250;  alias, 1 drivers
v0000024d0d666db0_0 .net "is_sll", 0 0, L_0000024d0d5a4920;  alias, 1 drivers
v0000024d0d665af0_0 .net "is_slli", 0 0, L_0000024d0d5a4b50;  alias, 1 drivers
v0000024d0d667b70_0 .net "is_slt", 0 0, L_0000024d0d5a4300;  alias, 1 drivers
v0000024d0d667e90_0 .net "is_slti", 0 0, L_0000024d0d5a4d80;  alias, 1 drivers
v0000024d0d6670d0_0 .net "is_sltiu", 0 0, L_0000024d0d5a3c70;  alias, 1 drivers
v0000024d0d667210_0 .net "is_sltu", 0 0, L_0000024d0d5a4c30;  alias, 1 drivers
v0000024d0d665eb0_0 .net "is_sra", 0 0, L_0000024d0d5a4760;  alias, 1 drivers
v0000024d0d665f50_0 .net "is_srai", 0 0, L_0000024d0d5a46f0;  alias, 1 drivers
v0000024d0d6672b0_0 .net "is_srl", 0 0, L_0000024d0d5a4ed0;  alias, 1 drivers
v0000024d0d667c10_0 .net "is_srli", 0 0, L_0000024d0d5a4450;  alias, 1 drivers
v0000024d0d665ff0_0 .net "is_sub", 0 0, L_0000024d0d5a4a00;  alias, 1 drivers
v0000024d0d666e50_0 .net "is_sw", 0 0, L_0000024d0d5a4bc0;  alias, 1 drivers
v0000024d0d666270_0 .net "is_system_opcode", 0 0, L_0000024d0d6a11d0;  1 drivers
v0000024d0d667350_0 .net "is_xor", 0 0, L_0000024d0d5a4ae0;  alias, 1 drivers
v0000024d0d666090_0 .net "is_xori", 0 0, L_0000024d0d5a4680;  alias, 1 drivers
v0000024d0d667490_0 .net "opcode", 6 0, L_0000024d0d6a5d70;  1 drivers
v0000024d0d667530_0 .net "rd", 4 0, L_0000024d0d6a61d0;  alias, 1 drivers
v0000024d0d6675d0_0 .net "rs1", 4 0, L_0000024d0d6a5b90;  alias, 1 drivers
v0000024d0d667fd0_0 .net "rs2", 4 0, L_0000024d0d6a5050;  alias, 1 drivers
L_0000024d0d6a61d0 .part v0000024d0d66c580_0, 7, 5;
L_0000024d0d6a6270 .part v0000024d0d66c580_0, 12, 3;
L_0000024d0d6a5b90 .part v0000024d0d66c580_0, 15, 5;
L_0000024d0d6a5050 .part v0000024d0d66c580_0, 20, 5;
L_0000024d0d6a6ef0 .part v0000024d0d66c580_0, 25, 7;
L_0000024d0d6a4bf0 .part v0000024d0d66c580_0, 31, 1;
LS_0000024d0d6a5cd0_0_0 .concat [ 1 1 1 1], L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0;
LS_0000024d0d6a5cd0_0_4 .concat [ 1 1 1 1], L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0;
LS_0000024d0d6a5cd0_0_8 .concat [ 1 1 1 1], L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0;
LS_0000024d0d6a5cd0_0_12 .concat [ 1 1 1 1], L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0;
LS_0000024d0d6a5cd0_0_16 .concat [ 1 1 1 1], L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0, L_0000024d0d6a4bf0;
LS_0000024d0d6a5cd0_1_0 .concat [ 4 4 4 4], LS_0000024d0d6a5cd0_0_0, LS_0000024d0d6a5cd0_0_4, LS_0000024d0d6a5cd0_0_8, LS_0000024d0d6a5cd0_0_12;
LS_0000024d0d6a5cd0_1_4 .concat [ 4 0 0 0], LS_0000024d0d6a5cd0_0_16;
L_0000024d0d6a5cd0 .concat [ 16 4 0 0], LS_0000024d0d6a5cd0_1_0, LS_0000024d0d6a5cd0_1_4;
L_0000024d0d6a6e50 .part v0000024d0d66c580_0, 20, 12;
L_0000024d0d6a63b0 .concat [ 12 20 0 0], L_0000024d0d6a6e50, L_0000024d0d6a5cd0;
L_0000024d0d6a5d70 .part v0000024d0d66c580_0, 0, 7;
L_0000024d0d6a5e10 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e00d0;
L_0000024d0d6a4e70 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0118;
L_0000024d0d6a5190 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0160;
L_0000024d0d6a5eb0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e01a8;
L_0000024d0d6a6a90 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e01f0;
L_0000024d0d6a5230 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0238;
L_0000024d0d6a6450 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0280;
L_0000024d0d6a52d0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e02c8;
L_0000024d0d6a68b0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0310;
L_0000024d0d6a6590 .part v0000024d0d66c580_0, 31, 1;
LS_0000024d0d6a69f0_0_0 .concat [ 1 1 1 1], L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590;
LS_0000024d0d6a69f0_0_4 .concat [ 1 1 1 1], L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590;
LS_0000024d0d6a69f0_0_8 .concat [ 1 1 1 1], L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590, L_0000024d0d6a6590;
L_0000024d0d6a69f0 .concat [ 4 4 4 0], LS_0000024d0d6a69f0_0_0, LS_0000024d0d6a69f0_0_4, LS_0000024d0d6a69f0_0_8;
L_0000024d0d6a5370 .part v0000024d0d66c580_0, 12, 8;
L_0000024d0d6a6db0 .part v0000024d0d66c580_0, 20, 1;
L_0000024d0d6a6630 .part v0000024d0d66c580_0, 21, 10;
LS_0000024d0d6a66d0_0_0 .concat [ 1 10 1 8], L_0000024d0d6e0358, L_0000024d0d6a6630, L_0000024d0d6a6db0, L_0000024d0d6a5370;
LS_0000024d0d6a66d0_0_4 .concat [ 12 0 0 0], L_0000024d0d6a69f0;
L_0000024d0d6a66d0 .concat [ 20 12 0 0], LS_0000024d0d6a66d0_0_0, LS_0000024d0d6a66d0_0_4;
L_0000024d0d6a6b30 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e03a0;
L_0000024d0d6a6bd0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e03e8;
L_0000024d0d6a7030 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e0430;
L_0000024d0d6a4970 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0478;
L_0000024d0d6a4c90 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e04c0;
L_0000024d0d6a4d30 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0508;
L_0000024d0d6a4dd0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0550;
L_0000024d0d6a7710 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0598;
L_0000024d0d6a77b0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e05e0;
L_0000024d0d6a70d0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0628;
L_0000024d0d6a7170 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0670;
L_0000024d0d6a73f0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e06b8;
L_0000024d0d6a72b0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0700;
L_0000024d0d6a7490 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0748;
L_0000024d0d6a75d0 .part v0000024d0d66c580_0, 25, 7;
L_0000024d0d6a7210 .cmp/eq 7, L_0000024d0d6a75d0, L_0000024d0d6e0790;
L_0000024d0d6a7350 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e07d8;
L_0000024d0d6a7530 .part v0000024d0d66c580_0, 25, 7;
L_0000024d0d6a7670 .cmp/eq 7, L_0000024d0d6a7530, L_0000024d0d6e0820;
L_0000024d0d6a05f0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0868;
L_0000024d0d69fd30 .part v0000024d0d66c580_0, 25, 7;
L_0000024d0d6a0ff0 .cmp/eq 7, L_0000024d0d69fd30, L_0000024d0d6e08b0;
L_0000024d0d6a1130 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e08f8;
L_0000024d0d6a0870 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e0940;
L_0000024d0d6a1590 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0988;
L_0000024d0d6a1ef0 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e09d0;
L_0000024d0d6a09b0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0a18;
L_0000024d0d6a0690 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e0a60;
L_0000024d0d69fe70 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0aa8;
L_0000024d0d6a1810 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e0af0;
L_0000024d0d6a1d10 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0b38;
L_0000024d0d69ff10 .cmp/eq 7, L_0000024d0d6a6ef0, L_0000024d0d6e0b80;
L_0000024d0d6a1630 .part v0000024d0d66c580_0, 12, 20;
L_0000024d0d6a0410 .concat [ 12 20 0 0], L_0000024d0d6e0bc8, L_0000024d0d6a1630;
L_0000024d0d6a18b0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0c10;
L_0000024d0d6a0c30 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0c58;
L_0000024d0d6a1e50 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0ca0;
L_0000024d0d6a0730 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0ce8;
L_0000024d0d6a1f90 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0d30;
L_0000024d0d6a07d0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0d78;
L_0000024d0d6a04b0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0dc0;
L_0000024d0d6a0910 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0e08;
L_0000024d0d6a14f0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0e50;
L_0000024d0d6a0a50 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0e98;
L_0000024d0d6a0cd0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0ee0;
L_0000024d0d6a0550 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0f28;
L_0000024d0d69f8d0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e0f70;
L_0000024d0d6a1270 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e0fb8;
L_0000024d0d69ffb0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e1000;
L_0000024d0d6a0af0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e1048;
L_0000024d0d6a0b90 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e1090;
L_0000024d0d69fdd0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e10d8;
L_0000024d0d6a11d0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e1120;
L_0000024d0d6a0d70 .part v0000024d0d66c580_0, 20, 12;
L_0000024d0d6a2030 .cmp/eq 12, L_0000024d0d6a0d70, L_0000024d0d6e1168;
L_0000024d0d6a0230 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e11b0;
L_0000024d0d6a1310 .cmp/eq 5, L_0000024d0d6a5b90, L_0000024d0d6e11f8;
L_0000024d0d6a0e10 .cmp/eq 5, L_0000024d0d6a61d0, L_0000024d0d6e1240;
L_0000024d0d6a16d0 .part v0000024d0d66c580_0, 20, 12;
L_0000024d0d6a0050 .cmp/eq 12, L_0000024d0d6a16d0, L_0000024d0d6e1288;
L_0000024d0d69fab0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e12d0;
L_0000024d0d6a0eb0 .cmp/eq 5, L_0000024d0d6a5b90, L_0000024d0d6e1318;
L_0000024d0d6a1c70 .cmp/eq 5, L_0000024d0d6a61d0, L_0000024d0d6e1360;
L_0000024d0d6a13b0 .cmp/ne 3, L_0000024d0d6a6270, L_0000024d0d6e13a8;
L_0000024d0d6a0f50 .part v0000024d0d66c580_0, 20, 12;
L_0000024d0d6a1090 .part v0000024d0d66c580_0, 15, 5;
L_0000024d0d69f970 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e13f0;
L_0000024d0d6a1950 .part v0000024d0d66c580_0, 31, 1;
LS_0000024d0d69fc90_0_0 .concat [ 1 1 1 1], L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950;
LS_0000024d0d69fc90_0_4 .concat [ 1 1 1 1], L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950;
LS_0000024d0d69fc90_0_8 .concat [ 1 1 1 1], L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950;
LS_0000024d0d69fc90_0_12 .concat [ 1 1 1 1], L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950;
LS_0000024d0d69fc90_0_16 .concat [ 1 1 1 1], L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950, L_0000024d0d6a1950;
LS_0000024d0d69fc90_1_0 .concat [ 4 4 4 4], LS_0000024d0d69fc90_0_0, LS_0000024d0d69fc90_0_4, LS_0000024d0d69fc90_0_8, LS_0000024d0d69fc90_0_12;
LS_0000024d0d69fc90_1_4 .concat [ 4 0 0 0], LS_0000024d0d69fc90_0_16;
L_0000024d0d69fc90 .concat [ 16 4 0 0], LS_0000024d0d69fc90_1_0, LS_0000024d0d69fc90_1_4;
L_0000024d0d6a1450 .part v0000024d0d66c580_0, 25, 7;
L_0000024d0d6a1770 .part v0000024d0d66c580_0, 7, 5;
L_0000024d0d6a19f0 .concat [ 5 7 20 0], L_0000024d0d6a1770, L_0000024d0d6a1450, L_0000024d0d69fc90;
L_0000024d0d6a1a90 .part v0000024d0d66c580_0, 31, 1;
LS_0000024d0d6a1b30_0_0 .concat [ 1 1 1 1], L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90;
LS_0000024d0d6a1b30_0_4 .concat [ 1 1 1 1], L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90;
LS_0000024d0d6a1b30_0_8 .concat [ 1 1 1 1], L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90;
LS_0000024d0d6a1b30_0_12 .concat [ 1 1 1 1], L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90;
LS_0000024d0d6a1b30_0_16 .concat [ 1 1 1 1], L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90, L_0000024d0d6a1a90;
LS_0000024d0d6a1b30_1_0 .concat [ 4 4 4 4], LS_0000024d0d6a1b30_0_0, LS_0000024d0d6a1b30_0_4, LS_0000024d0d6a1b30_0_8, LS_0000024d0d6a1b30_0_12;
LS_0000024d0d6a1b30_1_4 .concat [ 4 0 0 0], LS_0000024d0d6a1b30_0_16;
L_0000024d0d6a1b30 .concat [ 16 4 0 0], LS_0000024d0d6a1b30_1_0, LS_0000024d0d6a1b30_1_4;
L_0000024d0d6a0190 .part v0000024d0d66c580_0, 7, 1;
L_0000024d0d69fb50 .part v0000024d0d66c580_0, 25, 6;
L_0000024d0d69fa10 .part v0000024d0d66c580_0, 8, 4;
LS_0000024d0d6a1bd0_0_0 .concat [ 1 4 6 1], L_0000024d0d6e1438, L_0000024d0d69fa10, L_0000024d0d69fb50, L_0000024d0d6a0190;
LS_0000024d0d6a1bd0_0_4 .concat [ 20 0 0 0], L_0000024d0d6a1b30;
L_0000024d0d6a1bd0 .concat [ 12 20 0 0], LS_0000024d0d6a1bd0_0_0, LS_0000024d0d6a1bd0_0_4;
L_0000024d0d6a1db0 .cmp/eq 7, L_0000024d0d6a5d70, L_0000024d0d6e1480;
L_0000024d0d69fbf0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e14c8;
L_0000024d0d6a00f0 .cmp/eq 3, L_0000024d0d6a6270, L_0000024d0d6e1510;
L_0000024d0d6a02d0 .functor MUXZ 2, L_0000024d0d6e1678, L_0000024d0d6e1630, L_0000024d0d542c50, C4<>;
L_0000024d0d6a0370 .functor MUXZ 2, L_0000024d0d6a02d0, L_0000024d0d6e15e8, L_0000024d0d5a4a00, C4<>;
L_0000024d0d6a4470 .functor MUXZ 2, L_0000024d0d6a0370, L_0000024d0d6e15a0, L_0000024d0d5a4ca0, C4<>;
L_0000024d0d6a3d90 .functor MUXZ 2, L_0000024d0d6a4470, L_0000024d0d6e1558, L_0000024d0d5a45a0, C4<>;
S_0000024d0d65bbb0 .scope module, "u_idex" "id_ex" 4 315, 7 4 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "bubble";
    .port_info 4 /INPUT 5 "id_rd";
    .port_info 5 /INPUT 1 "id_we";
    .port_info 6 /INPUT 32 "id_alu_res";
    .port_info 7 /INPUT 32 "id_store_data";
    .port_info 8 /INPUT 1 "id_is_lb";
    .port_info 9 /INPUT 1 "id_is_lh";
    .port_info 10 /INPUT 1 "id_is_lw";
    .port_info 11 /INPUT 1 "id_is_lbu";
    .port_info 12 /INPUT 1 "id_is_lhu";
    .port_info 13 /INPUT 1 "id_is_sb";
    .port_info 14 /INPUT 1 "id_is_sh";
    .port_info 15 /INPUT 1 "id_is_sw";
    .port_info 16 /INPUT 1 "id_is_jal";
    .port_info 17 /INPUT 1 "id_is_jalr";
    .port_info 18 /INPUT 1 "id_is_lui";
    .port_info 19 /INPUT 1 "id_is_auipc";
    .port_info 20 /INPUT 32 "id_link_value";
    .port_info 21 /INPUT 32 "id_auipc_value";
    .port_info 22 /INPUT 32 "id_lui_value";
    .port_info 23 /INPUT 1 "id_is_csr";
    .port_info 24 /INPUT 12 "id_csr_addr";
    .port_info 25 /INPUT 3 "id_csr_funct3";
    .port_info 26 /INPUT 5 "id_csr_zimm";
    .port_info 27 /INPUT 32 "id_csr_rs1";
    .port_info 28 /INPUT 1 "id_branch_flag";
    .port_info 29 /INPUT 32 "id_branch_target";
    .port_info 30 /INPUT 32 "id_pc";
    .port_info 31 /INPUT 32 "id_imm_B";
    .port_info 32 /INPUT 32 "id_imm_J";
    .port_info 33 /INPUT 32 "id_imm_I";
    .port_info 34 /INPUT 1 "id_is_beq";
    .port_info 35 /INPUT 1 "id_is_bne";
    .port_info 36 /INPUT 1 "id_is_blt";
    .port_info 37 /INPUT 1 "id_is_bge";
    .port_info 38 /INPUT 1 "id_is_bltu";
    .port_info 39 /INPUT 1 "id_is_bgeu";
    .port_info 40 /INPUT 1 "id_is_branch_dec";
    .port_info 41 /INPUT 32 "id_op1";
    .port_info 42 /INPUT 32 "id_op2";
    .port_info 43 /OUTPUT 5 "ex_rd";
    .port_info 44 /OUTPUT 1 "ex_we";
    .port_info 45 /OUTPUT 32 "ex_alu_res";
    .port_info 46 /OUTPUT 32 "ex_store_data";
    .port_info 47 /OUTPUT 1 "ex_is_lb";
    .port_info 48 /OUTPUT 1 "ex_is_lh";
    .port_info 49 /OUTPUT 1 "ex_is_lw";
    .port_info 50 /OUTPUT 1 "ex_is_lbu";
    .port_info 51 /OUTPUT 1 "ex_is_lhu";
    .port_info 52 /OUTPUT 1 "ex_is_sb";
    .port_info 53 /OUTPUT 1 "ex_is_sh";
    .port_info 54 /OUTPUT 1 "ex_is_sw";
    .port_info 55 /OUTPUT 1 "ex_is_jal";
    .port_info 56 /OUTPUT 1 "ex_is_jalr";
    .port_info 57 /OUTPUT 1 "ex_is_lui";
    .port_info 58 /OUTPUT 1 "ex_is_auipc";
    .port_info 59 /OUTPUT 32 "ex_link_value";
    .port_info 60 /OUTPUT 32 "ex_auipc_value";
    .port_info 61 /OUTPUT 32 "ex_lui_value";
    .port_info 62 /OUTPUT 1 "ex_is_csr";
    .port_info 63 /OUTPUT 12 "ex_csr_addr";
    .port_info 64 /OUTPUT 3 "ex_csr_funct3";
    .port_info 65 /OUTPUT 5 "ex_csr_zimm";
    .port_info 66 /OUTPUT 32 "ex_csr_rs1";
    .port_info 67 /OUTPUT 1 "ex_branch_flag";
    .port_info 68 /OUTPUT 32 "ex_branch_target";
    .port_info 69 /OUTPUT 32 "ex_pc";
    .port_info 70 /OUTPUT 32 "ex_imm_B";
    .port_info 71 /OUTPUT 32 "ex_imm_J";
    .port_info 72 /OUTPUT 32 "ex_imm_I";
    .port_info 73 /OUTPUT 1 "ex_is_beq";
    .port_info 74 /OUTPUT 1 "ex_is_bne";
    .port_info 75 /OUTPUT 1 "ex_is_blt";
    .port_info 76 /OUTPUT 1 "ex_is_bge";
    .port_info 77 /OUTPUT 1 "ex_is_bltu";
    .port_info 78 /OUTPUT 1 "ex_is_bgeu";
    .port_info 79 /OUTPUT 1 "ex_is_branch_dec";
    .port_info 80 /OUTPUT 32 "ex_op1";
    .port_info 81 /OUTPUT 32 "ex_op2";
v0000024d0d668070_0 .net "bubble", 0 0, L_0000024d0d6aa510;  alias, 1 drivers
v0000024d0d667670_0 .net "clk", 0 0, v0000024d0d6986f0_0;  alias, 1 drivers
v0000024d0d667850_0 .var "ex_alu_res", 31 0;
v0000024d0d6678f0_0 .var "ex_auipc_value", 31 0;
v0000024d0d666130_0 .var "ex_branch_flag", 0 0;
v0000024d0d6661d0_0 .var "ex_branch_target", 31 0;
v0000024d0d666310_0 .var "ex_csr_addr", 11 0;
v0000024d0d665910_0 .var "ex_csr_funct3", 2 0;
v0000024d0d668750_0 .var "ex_csr_rs1", 31 0;
v0000024d0d668bb0_0 .var "ex_csr_zimm", 4 0;
v0000024d0d6687f0_0 .var "ex_imm_B", 31 0;
v0000024d0d6684d0_0 .var "ex_imm_I", 31 0;
v0000024d0d668890_0 .var "ex_imm_J", 31 0;
v0000024d0d668570_0 .var "ex_is_auipc", 0 0;
v0000024d0d668250_0 .var "ex_is_beq", 0 0;
v0000024d0d669010_0 .var "ex_is_bge", 0 0;
v0000024d0d668930_0 .var "ex_is_bgeu", 0 0;
v0000024d0d669650_0 .var "ex_is_blt", 0 0;
v0000024d0d668e30_0 .var "ex_is_bltu", 0 0;
v0000024d0d668ed0_0 .var "ex_is_bne", 0 0;
v0000024d0d668c50_0 .var "ex_is_branch_dec", 0 0;
v0000024d0d6689d0_0 .var "ex_is_csr", 0 0;
v0000024d0d668d90_0 .var "ex_is_jal", 0 0;
v0000024d0d668cf0_0 .var "ex_is_jalr", 0 0;
v0000024d0d668f70_0 .var "ex_is_lb", 0 0;
v0000024d0d6693d0_0 .var "ex_is_lbu", 0 0;
v0000024d0d668390_0 .var "ex_is_lh", 0 0;
v0000024d0d6690b0_0 .var "ex_is_lhu", 0 0;
v0000024d0d668a70_0 .var "ex_is_lui", 0 0;
v0000024d0d669470_0 .var "ex_is_lw", 0 0;
v0000024d0d6695b0_0 .var "ex_is_sb", 0 0;
v0000024d0d6682f0_0 .var "ex_is_sh", 0 0;
v0000024d0d668b10_0 .var "ex_is_sw", 0 0;
v0000024d0d669150_0 .var "ex_link_value", 31 0;
v0000024d0d6691f0_0 .var "ex_lui_value", 31 0;
v0000024d0d669290_0 .var "ex_op1", 31 0;
v0000024d0d6696f0_0 .var "ex_op2", 31 0;
v0000024d0d669330_0 .var "ex_pc", 31 0;
v0000024d0d669510_0 .var "ex_rd", 4 0;
v0000024d0d669790_0 .var "ex_store_data", 31 0;
v0000024d0d668110_0 .var "ex_we", 0 0;
v0000024d0d668430_0 .net "hold", 0 0, L_0000024d0d6aad60;  alias, 1 drivers
v0000024d0d6681b0_0 .net "id_alu_res", 31 0, L_0000024d0d6a4010;  alias, 1 drivers
v0000024d0d668610_0 .net "id_auipc_value", 31 0, L_0000024d0d6a27b0;  alias, 1 drivers
v0000024d0d6686b0_0 .net "id_branch_flag", 0 0, L_0000024d0d6ce070;  alias, 1 drivers
v0000024d0d66b400_0 .net "id_branch_target", 31 0, L_0000024d0d6bfc00;  alias, 1 drivers
v0000024d0d66b540_0 .net "id_csr_addr", 11 0, L_0000024d0d6a0f50;  alias, 1 drivers
v0000024d0d66cd00_0 .net "id_csr_funct3", 2 0, L_0000024d0d5a5800;  alias, 1 drivers
v0000024d0d66cda0_0 .net "id_csr_rs1", 31 0, L_0000024d0d6a2530;  alias, 1 drivers
v0000024d0d66c8a0_0 .net "id_csr_zimm", 4 0, L_0000024d0d6a1090;  alias, 1 drivers
v0000024d0d66b7c0_0 .net "id_imm_B", 31 0, L_0000024d0d6a1bd0;  alias, 1 drivers
v0000024d0d66c440_0 .net "id_imm_I", 31 0, L_0000024d0d6a63b0;  alias, 1 drivers
v0000024d0d66d020_0 .net "id_imm_J", 31 0, L_0000024d0d6a66d0;  alias, 1 drivers
v0000024d0d66b2c0_0 .net "id_is_auipc", 0 0, L_0000024d0d6a0c30;  alias, 1 drivers
v0000024d0d66c940_0 .net "id_is_beq", 0 0, L_0000024d0d5a55d0;  alias, 1 drivers
v0000024d0d66c4e0_0 .net "id_is_bge", 0 0, L_0000024d0d5a3dc0;  alias, 1 drivers
v0000024d0d66c1c0_0 .net "id_is_bgeu", 0 0, L_0000024d0d5a4370;  alias, 1 drivers
v0000024d0d66d3e0_0 .net "id_is_blt", 0 0, L_0000024d0d5a5410;  alias, 1 drivers
v0000024d0d66d5c0_0 .net "id_is_bltu", 0 0, L_0000024d0d5a4f40;  alias, 1 drivers
v0000024d0d66bb80_0 .net "id_is_bne", 0 0, L_0000024d0d5a3d50;  alias, 1 drivers
v0000024d0d66d480_0 .net "id_is_branch_dec", 0 0, L_0000024d0d6a1db0;  alias, 1 drivers
v0000024d0d66b860_0 .net "id_is_csr", 0 0, L_0000024d0d5a3ce0;  alias, 1 drivers
v0000024d0d66d520_0 .net "id_is_jal", 0 0, L_0000024d0d6a6450;  alias, 1 drivers
v0000024d0d66ca80_0 .net "id_is_jalr", 0 0, L_0000024d0d5a5020;  alias, 1 drivers
v0000024d0d66b360_0 .net "id_is_lb", 0 0, L_0000024d0d5a51e0;  alias, 1 drivers
v0000024d0d66bc20_0 .net "id_is_lbu", 0 0, L_0000024d0d5a5170;  alias, 1 drivers
v0000024d0d66ba40_0 .net "id_is_lh", 0 0, L_0000024d0d5a5100;  alias, 1 drivers
v0000024d0d66b4a0_0 .net "id_is_lhu", 0 0, L_0000024d0d5a48b0;  alias, 1 drivers
v0000024d0d66cf80_0 .net "id_is_lui", 0 0, L_0000024d0d6a18b0;  alias, 1 drivers
v0000024d0d66bfe0_0 .net "id_is_lw", 0 0, L_0000024d0d5a79b0;  alias, 1 drivers
v0000024d0d66d0c0_0 .net "id_is_sb", 0 0, L_0000024d0d5a47d0;  alias, 1 drivers
v0000024d0d66c760_0 .net "id_is_sh", 0 0, L_0000024d0d5a5250;  alias, 1 drivers
v0000024d0d66d340_0 .net "id_is_sw", 0 0, L_0000024d0d5a4bc0;  alias, 1 drivers
v0000024d0d66af00_0 .net "id_link_value", 31 0, L_0000024d0d6a3070;  alias, 1 drivers
v0000024d0d66c9e0_0 .net "id_lui_value", 31 0, L_0000024d0d6a95c0;  alias, 1 drivers
v0000024d0d66c620_0 .net "id_op1", 31 0, L_0000024d0d6a9240;  alias, 1 drivers
v0000024d0d66c120_0 .net "id_op2", 31 0, L_0000024d0d6a8f30;  alias, 1 drivers
v0000024d0d66bea0_0 .net "id_pc", 31 0, v0000024d0d66ae60_0;  alias, 1 drivers
v0000024d0d66b900_0 .net "id_rd", 4 0, L_0000024d0d6a61d0;  alias, 1 drivers
v0000024d0d66c260_0 .net "id_store_data", 31 0, L_0000024d0d6a9e10;  alias, 1 drivers
v0000024d0d66c300_0 .net "id_we", 0 0, L_0000024d0d6a9630;  alias, 1 drivers
v0000024d0d66b9a0_0 .net "rst_n", 0 0, v0000024d0d6a6c70_0;  alias, 1 drivers
E_0000024d0d5ebb20/0 .event negedge, v0000024d0d66b9a0_0;
E_0000024d0d5ebb20/1 .event posedge, v0000024d0d667670_0;
E_0000024d0d5ebb20 .event/or E_0000024d0d5ebb20/0, E_0000024d0d5ebb20/1;
S_0000024d0d65b3e0 .scope module, "u_ifid" "if_id" 4 160, 8 4 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "if_pc";
    .port_info 5 /INPUT 32 "if_inst";
    .port_info 6 /OUTPUT 32 "id_pc";
    .port_info 7 /OUTPUT 32 "id_inst";
v0000024d0d66c080_0 .net "clk", 0 0, v0000024d0d6986f0_0;  alias, 1 drivers
v0000024d0d66bf40_0 .net "flush", 0 0, L_0000024d0d6ceee0;  alias, 1 drivers
v0000024d0d66c3a0_0 .net "hold", 0 0, L_0000024d0d6ced90;  alias, 1 drivers
v0000024d0d66c580_0 .var "id_inst", 31 0;
v0000024d0d66ae60_0 .var "id_pc", 31 0;
v0000024d0d66b180_0 .net "if_inst", 31 0, L_0000024d0d5a77f0;  alias, 1 drivers
v0000024d0d66d160_0 .net "if_pc", 31 0, v0000024d0d66b220_0;  alias, 1 drivers
v0000024d0d66afa0_0 .net "rst_n", 0 0, v0000024d0d6a6c70_0;  alias, 1 drivers
S_0000024d0d65b570 .scope module, "u_pc" "pc_reg" 4 46, 9 4 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "branch_flag";
    .port_info 4 /INPUT 32 "branch_target";
    .port_info 5 /OUTPUT 32 "pc";
v0000024d0d66b5e0_0 .net "branch_flag", 0 0, L_0000024d0d6cde40;  alias, 1 drivers
v0000024d0d66b680_0 .net "branch_target", 31 0, L_0000024d0d6bfc00;  alias, 1 drivers
v0000024d0d66b720_0 .net "clk", 0 0, v0000024d0d6986f0_0;  alias, 1 drivers
v0000024d0d66b220_0 .var "pc", 31 0;
v0000024d0d66c800_0 .net "pc_en", 0 0, L_0000024d0d5a75c0;  1 drivers
v0000024d0d66c6c0_0 .net "rst_n", 0 0, v0000024d0d6a6c70_0;  alias, 1 drivers
S_0000024d0d65b700 .scope module, "u_rf" "regfile" 4 181, 10 3 0, S_0000024d0d65c060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rs1_val";
    .port_info 7 /OUTPUT 32 "rs2_val";
v0000024d0d66b040_0 .net *"_ivl_0", 31 0, L_0000024d0d6a4650;  1 drivers
v0000024d0d66bcc0_0 .net *"_ivl_10", 31 0, L_0000024d0d6a2d50;  1 drivers
v0000024d0d66bae0_0 .net *"_ivl_12", 6 0, L_0000024d0d6a46f0;  1 drivers
L_0000024d0d6e1798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d66ce40_0 .net *"_ivl_15", 1 0, L_0000024d0d6e1798;  1 drivers
v0000024d0d66cb20_0 .net *"_ivl_18", 31 0, L_0000024d0d6a32f0;  1 drivers
L_0000024d0d6e17e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66bd60_0 .net *"_ivl_21", 26 0, L_0000024d0d6e17e0;  1 drivers
L_0000024d0d6e1828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66be00_0 .net/2u *"_ivl_22", 31 0, L_0000024d0d6e1828;  1 drivers
v0000024d0d66d200_0 .net *"_ivl_24", 0 0, L_0000024d0d6a45b0;  1 drivers
L_0000024d0d6e1870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66cbc0_0 .net/2u *"_ivl_26", 31 0, L_0000024d0d6e1870;  1 drivers
v0000024d0d66cc60_0 .net *"_ivl_28", 31 0, L_0000024d0d6a25d0;  1 drivers
L_0000024d0d6e16c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66cee0_0 .net *"_ivl_3", 26 0, L_0000024d0d6e16c0;  1 drivers
v0000024d0d66d2a0_0 .net *"_ivl_30", 6 0, L_0000024d0d6a23f0;  1 drivers
L_0000024d0d6e18b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d66b0e0_0 .net *"_ivl_33", 1 0, L_0000024d0d6e18b8;  1 drivers
L_0000024d0d6e1708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66f140_0 .net/2u *"_ivl_4", 31 0, L_0000024d0d6e1708;  1 drivers
v0000024d0d66f1e0_0 .net *"_ivl_6", 0 0, L_0000024d0d6a2b70;  1 drivers
L_0000024d0d6e1750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d0d66e560_0 .net/2u *"_ivl_8", 31 0, L_0000024d0d6e1750;  1 drivers
v0000024d0d66ee20_0 .net "clk", 0 0, v0000024d0d6986f0_0;  alias, 1 drivers
v0000024d0d66ea60_0 .net "rd", 4 0, L_0000024d0d6ce460;  alias, 1 drivers
v0000024d0d66e920 .array "regs", 31 0, 31 0;
v0000024d0d66e100_0 .net "rs1", 4 0, L_0000024d0d6a5b90;  alias, 1 drivers
v0000024d0d66fdc0_0 .net "rs1_val", 31 0, L_0000024d0d6a2210;  alias, 1 drivers
v0000024d0d66f500_0 .net "rs2", 4 0, L_0000024d0d6a5050;  alias, 1 drivers
v0000024d0d66eec0_0 .net "rs2_val", 31 0, L_0000024d0d6a2a30;  alias, 1 drivers
v0000024d0d66f640_0 .net "wd", 31 0, L_0000024d0d6cdf20;  alias, 1 drivers
v0000024d0d66f960_0 .net "we", 0 0, L_0000024d0d6cdeb0;  alias, 1 drivers
L_0000024d0d6a4650 .concat [ 5 27 0 0], L_0000024d0d6a5b90, L_0000024d0d6e16c0;
L_0000024d0d6a2b70 .cmp/eq 32, L_0000024d0d6a4650, L_0000024d0d6e1708;
L_0000024d0d6a2d50 .array/port v0000024d0d66e920, L_0000024d0d6a46f0;
L_0000024d0d6a46f0 .concat [ 5 2 0 0], L_0000024d0d6a5b90, L_0000024d0d6e1798;
L_0000024d0d6a2210 .functor MUXZ 32, L_0000024d0d6a2d50, L_0000024d0d6e1750, L_0000024d0d6a2b70, C4<>;
L_0000024d0d6a32f0 .concat [ 5 27 0 0], L_0000024d0d6a5050, L_0000024d0d6e17e0;
L_0000024d0d6a45b0 .cmp/eq 32, L_0000024d0d6a32f0, L_0000024d0d6e1828;
L_0000024d0d6a25d0 .array/port v0000024d0d66e920, L_0000024d0d6a23f0;
L_0000024d0d6a23f0 .concat [ 5 2 0 0], L_0000024d0d6a5050, L_0000024d0d6e18b8;
L_0000024d0d6a2a30 .functor MUXZ 32, L_0000024d0d6a25d0, L_0000024d0d6e1870, L_0000024d0d6a45b0, C4<>;
S_0000024d0d5e40b0 .scope module, "pc_stepper" "pc_stepper" 11 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "step_btn";
    .port_info 3 /INPUT 2 "step_sel";
    .port_info 4 /OUTPUT 32 "pc";
L_0000024d0d6cdf90 .functor NOT 1, v0000024d0d6a54b0_0, C4<0>, C4<0>, C4<0>;
o0000024d0d615868 .functor BUFZ 1, C4<z>; HiZ drive
L_0000024d0d6ce850 .functor AND 1, o0000024d0d615868, L_0000024d0d6cdf90, C4<1>, C4<1>;
L_0000024d0d6e2830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a5410_0 .net/2u *"_ivl_0", 1 0, L_0000024d0d6e2830;  1 drivers
L_0000024d0d6e2908 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a57d0_0 .net/2u *"_ivl_10", 31 0, L_0000024d0d6e2908;  1 drivers
L_0000024d0d6e2950 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a4f10_0 .net/2u *"_ivl_12", 1 0, L_0000024d0d6e2950;  1 drivers
v0000024d0d6a64f0_0 .net *"_ivl_14", 0 0, L_0000024d0d6c2860;  1 drivers
L_0000024d0d6e2998 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a59b0_0 .net/2u *"_ivl_16", 31 0, L_0000024d0d6e2998;  1 drivers
L_0000024d0d6e29e0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a6d10_0 .net/2u *"_ivl_18", 31 0, L_0000024d0d6e29e0;  1 drivers
v0000024d0d6a6810_0 .net *"_ivl_2", 0 0, L_0000024d0d6c25e0;  1 drivers
v0000024d0d6a55f0_0 .net *"_ivl_20", 31 0, L_0000024d0d6c1be0;  1 drivers
v0000024d0d6a4a10_0 .net *"_ivl_22", 31 0, L_0000024d0d6c2b80;  1 drivers
v0000024d0d6a6950_0 .net *"_ivl_26", 0 0, L_0000024d0d6cdf90;  1 drivers
L_0000024d0d6e2878 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a5690_0 .net/2u *"_ivl_4", 31 0, L_0000024d0d6e2878;  1 drivers
L_0000024d0d6e28c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024d0d6a48d0_0 .net/2u *"_ivl_6", 1 0, L_0000024d0d6e28c0;  1 drivers
v0000024d0d6a4ab0_0 .net *"_ivl_8", 0 0, L_0000024d0d6c2680;  1 drivers
o0000024d0d6157d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d0d6a5c30_0 .net "clk", 0 0, o0000024d0d6157d8;  0 drivers
v0000024d0d6a5a50_0 .var "pc", 31 0;
o0000024d0d615838 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d0d6a6770_0 .net "rst_n", 0 0, o0000024d0d615838;  0 drivers
v0000024d0d6a4fb0_0 .net "step_btn", 0 0, o0000024d0d615868;  0 drivers
v0000024d0d6a54b0_0 .var "step_btn_d", 0 0;
v0000024d0d6a5910_0 .net "step_pulse", 0 0, L_0000024d0d6ce850;  1 drivers
o0000024d0d6158f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024d0d6a5730_0 .net "step_sel", 1 0, o0000024d0d6158f8;  0 drivers
v0000024d0d6a6310_0 .net "step_val", 31 0, L_0000024d0d6c1d20;  1 drivers
E_0000024d0d5ec520 .event posedge, v0000024d0d6a5c30_0;
L_0000024d0d6c25e0 .cmp/eq 2, o0000024d0d6158f8, L_0000024d0d6e2830;
L_0000024d0d6c2680 .cmp/eq 2, o0000024d0d6158f8, L_0000024d0d6e28c0;
L_0000024d0d6c2860 .cmp/eq 2, o0000024d0d6158f8, L_0000024d0d6e2950;
L_0000024d0d6c1be0 .functor MUXZ 32, L_0000024d0d6e29e0, L_0000024d0d6e2998, L_0000024d0d6c2860, C4<>;
L_0000024d0d6c2b80 .functor MUXZ 32, L_0000024d0d6c1be0, L_0000024d0d6e2908, L_0000024d0d6c2680, C4<>;
L_0000024d0d6c1d20 .functor MUXZ 32, L_0000024d0d6c2b80, L_0000024d0d6e2878, L_0000024d0d6c25e0, C4<>;
    .scope S_0000024d0d65b570;
T_33 ;
    %wait E_0000024d0d5ebee0;
    %load/vec4 v0000024d0d66c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d66b220_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000024d0d66c800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000024d0d66b220_0;
    %assign/vec4 v0000024d0d66b220_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000024d0d66b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0000024d0d66b680_0;
    %assign/vec4 v0000024d0d66b220_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0000024d0d66b220_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024d0d66b220_0, 0;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000024d0d65b3e0;
T_34 ;
    %wait E_0000024d0d5ebb20;
    %load/vec4 v0000024d0d66afa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d66ae60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d66c580_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000024d0d66bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d66ae60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d66c580_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0000024d0d66c3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0000024d0d66d160_0;
    %assign/vec4 v0000024d0d66ae60_0, 0;
    %load/vec4 v0000024d0d66b180_0;
    %assign/vec4 v0000024d0d66c580_0, 0;
T_34.4 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000024d0d65b700;
T_35 ;
    %wait E_0000024d0d5ebee0;
    %load/vec4 v0000024d0d66f960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0000024d0d66ea60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000024d0d66f640_0;
    %load/vec4 v0000024d0d66ea60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d0d66e920, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000024d0d65ba20;
T_36 ;
    %wait E_0000024d0d5ec260;
    %load/vec4 v0000024d0d5cac00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.5;
T_36.0 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d5cb380_0;
    %add;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.5;
T_36.1 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %add;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %sub;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v0000024d0d5cb1a0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.6 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %and;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.7 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %or;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.8 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %xor;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.9 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_36.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_36.16, 8;
T_36.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_36.16, 8;
 ; End of false expr.
    %blend;
T_36.16;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.10 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_36.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_36.18, 8;
T_36.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_36.18, 8;
 ; End of false expr.
    %blend;
T_36.18;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.11 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.14;
T_36.12 ;
    %load/vec4 v0000024d0d5cb240_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.19, 4;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
    %jmp T_36.20;
T_36.19 ;
    %load/vec4 v0000024d0d5722c0_0;
    %load/vec4 v0000024d0d571640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000024d0d5713c0_0, 0, 32;
T_36.20 ;
    %jmp T_36.14;
T_36.14 ;
    %pop/vec4 1;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000024d0d65bbb0;
T_37 ;
    %wait E_0000024d0d5ebb20;
    %load/vec4 v0000024d0d66b9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024d0d669510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d667850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6693d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6690b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6695b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6678f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6691f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6689d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000024d0d666310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024d0d665910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024d0d668bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d668750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d666130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6661d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d668890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6684d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6696f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000024d0d668430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000024d0d668070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024d0d669510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d667850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6693d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6690b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6695b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6678f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6691f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d6689d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000024d0d666310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024d0d665910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024d0d668bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d668750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d666130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6661d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d668890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6684d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d669010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d0d668c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d669290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6696f0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000024d0d66b900_0;
    %assign/vec4 v0000024d0d669510_0, 0;
    %load/vec4 v0000024d0d66c300_0;
    %assign/vec4 v0000024d0d668110_0, 0;
    %load/vec4 v0000024d0d6681b0_0;
    %assign/vec4 v0000024d0d667850_0, 0;
    %load/vec4 v0000024d0d66c260_0;
    %assign/vec4 v0000024d0d669790_0, 0;
    %load/vec4 v0000024d0d66b360_0;
    %assign/vec4 v0000024d0d668f70_0, 0;
    %load/vec4 v0000024d0d66ba40_0;
    %assign/vec4 v0000024d0d668390_0, 0;
    %load/vec4 v0000024d0d66bfe0_0;
    %assign/vec4 v0000024d0d669470_0, 0;
    %load/vec4 v0000024d0d66bc20_0;
    %assign/vec4 v0000024d0d6693d0_0, 0;
    %load/vec4 v0000024d0d66b4a0_0;
    %assign/vec4 v0000024d0d6690b0_0, 0;
    %load/vec4 v0000024d0d66d0c0_0;
    %assign/vec4 v0000024d0d6695b0_0, 0;
    %load/vec4 v0000024d0d66c760_0;
    %assign/vec4 v0000024d0d6682f0_0, 0;
    %load/vec4 v0000024d0d66d340_0;
    %assign/vec4 v0000024d0d668b10_0, 0;
    %load/vec4 v0000024d0d66d520_0;
    %assign/vec4 v0000024d0d668d90_0, 0;
    %load/vec4 v0000024d0d66ca80_0;
    %assign/vec4 v0000024d0d668cf0_0, 0;
    %load/vec4 v0000024d0d66cf80_0;
    %assign/vec4 v0000024d0d668a70_0, 0;
    %load/vec4 v0000024d0d66b2c0_0;
    %assign/vec4 v0000024d0d668570_0, 0;
    %load/vec4 v0000024d0d66af00_0;
    %assign/vec4 v0000024d0d669150_0, 0;
    %load/vec4 v0000024d0d668610_0;
    %assign/vec4 v0000024d0d6678f0_0, 0;
    %load/vec4 v0000024d0d66c9e0_0;
    %assign/vec4 v0000024d0d6691f0_0, 0;
    %load/vec4 v0000024d0d66b860_0;
    %assign/vec4 v0000024d0d6689d0_0, 0;
    %load/vec4 v0000024d0d66b540_0;
    %assign/vec4 v0000024d0d666310_0, 0;
    %load/vec4 v0000024d0d66cd00_0;
    %assign/vec4 v0000024d0d665910_0, 0;
    %load/vec4 v0000024d0d66c8a0_0;
    %assign/vec4 v0000024d0d668bb0_0, 0;
    %load/vec4 v0000024d0d66cda0_0;
    %assign/vec4 v0000024d0d668750_0, 0;
    %load/vec4 v0000024d0d6686b0_0;
    %assign/vec4 v0000024d0d666130_0, 0;
    %load/vec4 v0000024d0d66b400_0;
    %assign/vec4 v0000024d0d6661d0_0, 0;
    %load/vec4 v0000024d0d66bea0_0;
    %assign/vec4 v0000024d0d669330_0, 0;
    %load/vec4 v0000024d0d66b7c0_0;
    %assign/vec4 v0000024d0d6687f0_0, 0;
    %load/vec4 v0000024d0d66d020_0;
    %assign/vec4 v0000024d0d668890_0, 0;
    %load/vec4 v0000024d0d66c440_0;
    %assign/vec4 v0000024d0d6684d0_0, 0;
    %load/vec4 v0000024d0d66c940_0;
    %assign/vec4 v0000024d0d668250_0, 0;
    %load/vec4 v0000024d0d66bb80_0;
    %assign/vec4 v0000024d0d668ed0_0, 0;
    %load/vec4 v0000024d0d66d3e0_0;
    %assign/vec4 v0000024d0d669650_0, 0;
    %load/vec4 v0000024d0d66c4e0_0;
    %assign/vec4 v0000024d0d669010_0, 0;
    %load/vec4 v0000024d0d66d5c0_0;
    %assign/vec4 v0000024d0d668e30_0, 0;
    %load/vec4 v0000024d0d66c1c0_0;
    %assign/vec4 v0000024d0d668930_0, 0;
    %load/vec4 v0000024d0d66d480_0;
    %assign/vec4 v0000024d0d668c50_0, 0;
    %load/vec4 v0000024d0d66c620_0;
    %assign/vec4 v0000024d0d669290_0, 0;
    %load/vec4 v0000024d0d66c120_0;
    %assign/vec4 v0000024d0d6696f0_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000024d0d65c060;
T_38 ;
    %wait E_0000024d0d5ebb20;
    %load/vec4 v0000024d0d698b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024d0d686550_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024d0d684750_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000024d0d686550_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000024d0d686550_0, 0;
    %load/vec4 v0000024d0d6865f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000024d0d699550_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d686550_0, 4, 5;
T_38.2 ;
    %load/vec4 v0000024d0d6862d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0000024d0d699550_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d686550_0, 4, 5;
T_38.4 ;
    %load/vec4 v0000024d0d684890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0000024d0d699550_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684750_0, 4, 5;
T_38.6 ;
    %load/vec4 v0000024d0d686410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0000024d0d699550_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684750_0, 4, 5;
T_38.8 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000024d0d65c060;
T_39 ;
    %wait E_0000024d0d5ebda0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %load/vec4 v0000024d0d6846b0_0;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %load/vec4 v0000024d0d695ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %load/vec4 v0000024d0d6846b0_0;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %jmp T_39.7;
T_39.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %load/vec4 v0000024d0d697570_0;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v0000024d0d6846b0_0;
    %load/vec4 v0000024d0d697570_0;
    %or;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %load/vec4 v0000024d0d697570_0;
    %or/r;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0000024d0d6846b0_0;
    %load/vec4 v0000024d0d697570_0;
    %inv;
    %and;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %load/vec4 v0000024d0d697570_0;
    %or/r;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000024d0d697610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0000024d0d6846b0_0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000024d0d697610_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %load/vec4 v0000024d0d697610_0;
    %or/r;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0000024d0d6846b0_0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000024d0d697610_0;
    %concat/vec4; draw_concat_vec4
    %inv;
    %and;
    %store/vec4 v0000024d0d6847f0_0, 0, 32;
    %load/vec4 v0000024d0d697610_0;
    %or/r;
    %store/vec4 v0000024d0d685c90_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000024d0d65c060;
T_40 ;
    %wait E_0000024d0d5ebb20;
    %load/vec4 v0000024d0d698b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d685fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d685790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d684070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d684c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d686370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d685e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6867d0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000024d0d699870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000024d0d69a270_0;
    %assign/vec4 v0000024d0d685790_0, 0;
    %load/vec4 v0000024d0d69a630_0;
    %assign/vec4 v0000024d0d684c50_0, 0;
    %load/vec4 v0000024d0d6860f0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000024d0d699910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0000024d0d69b350_0;
    %assign/vec4 v0000024d0d685790_0, 0;
    %load/vec4 v0000024d0d69d6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.6, 8;
    %pushi/vec4 2147483655, 0, 32;
    %jmp/1 T_40.7, 8;
T_40.6 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_40.7, 8;
 ; End of false expr.
    %blend;
T_40.7;
    %assign/vec4 v0000024d0d684c50_0, 0;
    %load/vec4 v0000024d0d69d650_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d685e70_0, 4, 5;
    %load/vec4 v0000024d0d6860f0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
T_40.4 ;
T_40.3 ;
    %load/vec4 v0000024d0d696490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0000024d0d6850b0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024d0d684070_0, 4, 5;
T_40.8 ;
    %load/vec4 v0000024d0d697930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.12, 9;
    %load/vec4 v0000024d0d685c90_0;
    %and;
T_40.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0000024d0d6974d0_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_40.16, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_40.17, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_40.18, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_40.19, 6;
    %jmp T_40.21;
T_40.13 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d684070_0, 0;
    %jmp T_40.21;
T_40.14 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d686370_0, 0;
    %jmp T_40.21;
T_40.15 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d685fb0_0, 0;
    %jmp T_40.21;
T_40.16 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d6867d0_0, 0;
    %jmp T_40.21;
T_40.17 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d685790_0, 0;
    %jmp T_40.21;
T_40.18 ;
    %load/vec4 v0000024d0d6847f0_0;
    %assign/vec4 v0000024d0d684c50_0, 0;
    %jmp T_40.21;
T_40.19 ;
    %load/vec4 v0000024d0d6847f0_0;
    %parti/s 24, 8, 5;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000024d0d6847f0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000024d0d685e70_0, 0;
    %jmp T_40.21;
T_40.21 ;
    %pop/vec4 1;
T_40.10 ;
    %load/vec4 v0000024d0d699a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.24, 9;
    %load/vec4 v0000024d0d695d10_0;
    %pushi/vec4 4294967232, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.22, 8;
    %load/vec4 v0000024d0d699550_0;
    %assign/vec4 v0000024d0d685fb0_0, 0;
T_40.22 ;
    %load/vec4 v0000024d0d699a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.27, 9;
    %load/vec4 v0000024d0d695d10_0;
    %pushi/vec4 4294967236, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.25, 8;
    %load/vec4 v0000024d0d699550_0;
    %assign/vec4 v0000024d0d684070_0, 0;
T_40.25 ;
    %load/vec4 v0000024d0d699a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.30, 9;
    %load/vec4 v0000024d0d695d10_0;
    %pushi/vec4 4294967240, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.28, 8;
    %load/vec4 v0000024d0d699550_0;
    %assign/vec4 v0000024d0d685790_0, 0;
T_40.28 ;
    %load/vec4 v0000024d0d699a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.33, 9;
    %load/vec4 v0000024d0d695d10_0;
    %pushi/vec4 4294967244, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.31, 8;
    %load/vec4 v0000024d0d699550_0;
    %assign/vec4 v0000024d0d684c50_0, 0;
T_40.31 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000024d0d434350;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d6986f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0d6a6c70_0, 0, 1;
    %end;
    .thread T_41, $init;
    .scope S_0000024d0d434350;
T_42 ;
    %delay 5000, 0;
    %load/vec4 v0000024d0d6986f0_0;
    %inv;
    %store/vec4 v0000024d0d6986f0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0000024d0d434350;
T_43 ;
    %wait E_0000024d0d5ebee0;
    %load/vec4 v0000024d0d698f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0000024d0d699ff0_0;
    %parti/s 16, 16, 6;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000024d0d699ff0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024d0d6983d0, 4;
    %store/vec4 v0000024d0d6a6f90_0, 0, 32;
    %load/vec4 v0000024d0d699230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.3, 8;
    %load/vec4 v0000024d0d6988d0_0;
    %store/vec4 v0000024d0d6a6f90_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0000024d0d699050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0000024d0d699ff0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.7, 8;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 16;
    %jmp T_43.8;
T_43.7 ;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 16;
T_43.8 ;
    %jmp T_43.6;
T_43.5 ;
    %load/vec4 v0000024d0d698830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.9, 8;
    %load/vec4 v0000024d0d699ff0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %jmp T_43.15;
T_43.11 ;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 8;
    %jmp T_43.15;
T_43.12 ;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 8;
    %jmp T_43.15;
T_43.13 ;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 8;
    %jmp T_43.15;
T_43.14 ;
    %load/vec4 v0000024d0d6988d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024d0d6a6f90_0, 4, 8;
    %jmp T_43.15;
T_43.15 ;
    %pop/vec4 1;
T_43.9 ;
T_43.6 ;
T_43.4 ;
    %load/vec4 v0000024d0d6a6f90_0;
    %load/vec4 v0000024d0d699ff0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d0d6983d0, 0, 4;
    %vpi_call/w 3 63 "$display", "MEM WRITE @ %0t idx=%0d data=%h", $time, &PV<v0000024d0d699ff0_0, 2, 8>, v0000024d0d6a6f90_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000024d0d434350;
T_44 ;
    %vpi_call/w 3 986 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 987 "$display", "  RISC-V CPU Core Comprehensive Test Suite" {0 0 0};
    %vpi_call/w 3 988 "$display", "  FreeRTOS + UART Readiness Tests" {0 0 0};
    %vpi_call/w 3 989 "$display", "============================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d6a6090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d0d6a5f50_0, 0, 32;
    %vpi_call/w 3 995 "$display", ">>> BASIC TESTS <<<" {0 0 0};
    %fork TD_cpu_core_tb.init_mem, S_0000024d0d45d640;
    %join;
    %fork TD_cpu_core_tb.reset_cpu, S_0000024d0d45d7d0;
    %join;
    %fork TD_cpu_core_tb.run_bringup, S_0000024d0d461c60;
    %join;
    %fork TD_cpu_core_tb.run_load_use, S_0000024d0d65b250;
    %join;
    %fork TD_cpu_core_tb.run_forward_branch, S_0000024d0d65a6f0;
    %join;
    %fork TD_cpu_core_tb.run_trap_mret, S_0000024d0d65cce0;
    %join;
    %fork TD_cpu_core_tb.run_misaligned, S_0000024d0d65b890;
    %join;
    %fork TD_cpu_core_tb.run_csr_hazard, S_0000024d0d65a0b0;
    %join;
    %vpi_call/w 3 1006 "$display", "\012>>> FREERTOS STRESS TESTS <<<" {0 0 0};
    %fork TD_cpu_core_tb.run_context_switch, S_0000024d0d425bb0;
    %join;
    %fork TD_cpu_core_tb.run_csr_mstatus, S_0000024d0d65aba0;
    %join;
    %fork TD_cpu_core_tb.run_alu_chain, S_0000024d0d469f70;
    %join;
    %fork TD_cpu_core_tb.run_branch_stress, S_0000024d0d461ad0;
    %join;
    %fork TD_cpu_core_tb.run_load_store_sizes, S_0000024d0d65bd40;
    %join;
    %fork TD_cpu_core_tb.run_jal_jalr, S_0000024d0d65aec0;
    %join;
    %fork TD_cpu_core_tb.run_csr_sequence, S_0000024d0d65a880;
    %join;
    %fork TD_cpu_core_tb.run_interrupt_sim, S_0000024d0d65aa10;
    %join;
    %fork TD_cpu_core_tb.run_shift_ops, S_0000024d0d65c9c0;
    %join;
    %fork TD_cpu_core_tb.run_logical_ops, S_0000024d0d65c6a0;
    %join;
    %fork TD_cpu_core_tb.run_compare_ops, S_0000024d0d425a20;
    %join;
    %vpi_call/w 3 1020 "$display", "\012>>> ADVANCED FREERTOS + UART TESTS <<<" {0 0 0};
    %fork TD_cpu_core_tb.run_external_irq, S_0000024d0d65a240;
    %join;
    %fork TD_cpu_core_tb.run_lui_auipc, S_0000024d0d65c830;
    %join;
    %fork TD_cpu_core_tb.run_stack_ops, S_0000024d0d65c380;
    %join;
    %fork TD_cpu_core_tb.run_critical_section, S_0000024d0d414540;
    %join;
    %fork TD_cpu_core_tb.run_mcause_test, S_0000024d0d65bed0;
    %join;
    %fork TD_cpu_core_tb.run_mepc_test, S_0000024d0d65c510;
    %join;
    %fork TD_cpu_core_tb.run_full_context, S_0000024d0d65a3d0;
    %join;
    %fork TD_cpu_core_tb.run_sub_test, S_0000024d0d65cb50;
    %join;
    %fork TD_cpu_core_tb.run_backward_branch, S_0000024d0d46a100;
    %join;
    %fork TD_cpu_core_tb.run_uart_concept, S_0000024d0d65ce70;
    %join;
    %fork TD_cpu_core_tb.run_csr_rmw, S_0000024d0d65ad30;
    %join;
    %vpi_call/w 3 1033 "$display", "\012============================================================" {0 0 0};
    %vpi_call/w 3 1034 "$display", "  CPU core comprehensive tests completed" {0 0 0};
    %vpi_call/w 3 1035 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 1036 "$finish" {0 0 0};
    %end;
    .thread T_44;
    .scope S_0000024d0d5e40b0;
T_45 ;
    %wait E_0000024d0d5ec520;
    %load/vec4 v0000024d0d6a4fb0_0;
    %assign/vec4 v0000024d0d6a54b0_0, 0;
    %load/vec4 v0000024d0d6a6770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0d6a5a50_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000024d0d6a5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0000024d0d6a5a50_0;
    %load/vec4 v0000024d0d6a6310_0;
    %add;
    %assign/vec4 v0000024d0d6a5a50_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "cpu_core_tb.sv";
    "FPGA_CPU1.srcs/sources_1/new/cpu_core.v";
    "FPGA_CPU1.srcs/sources_1/new/alu.v";
    "FPGA_CPU1.srcs/sources_1/new/decoder.v";
    "FPGA_CPU1.srcs/sources_1/new/id_ex.v";
    "FPGA_CPU1.srcs/sources_1/new/if_id.v";
    "FPGA_CPU1.srcs/sources_1/new/pc_reg.v";
    "FPGA_CPU1.srcs/sources_1/new/regfile.v";
    "FPGA_CPU1.srcs/sources_1/new/pc_stepper.v";
