# Advanced Logic Design – Lab 1: Safe Box Key

This repository contains Verilog files and ModelSim simulation results for the first lab in the Advanced Logic Design course at The Hebrew University.

## Features
- ✅ RTL simulation of `safe_box_key.sv`
- 🧠 Gate-level simulation using `safe_box_key_gl.sv` and `stdcells_lib.sv`
- 📉 Glitch analysis on the `valid` signal
- 📐 Truth table extraction for U4 module
- 📁 DO file for forcing signals and observing behavior

## Instructions
1. Run simulation in ModelSim using provided `.sv` files
2. Measure waveform properties (glitch width, timing)
3. Analyze simulation behavior in both RTL and gate-level scenarios

## Technologies
- Verilog (SystemVerilog)
- ModelSim

## Author
- Amir Rosengarten


## License
This project is licensed under the MIT License.
