Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Dec 12 18:49:18 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                 2957        0.125        0.000                      0                 2957        0.500        0.000                       0                  1317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 1.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.308        0.000                      0                 2957        0.125        0.000                      0                 2957        0.500        0.000                       0                  1317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[17][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.756ns (29.098%)  route 6.715ns (70.902%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.317    13.977    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  FILE_INPUT/alt_stack[17][6]_i_2/O
                         net (fo=7, routed)           0.486    14.587    FILE_INPUT/alt_stack[17]_45
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][0]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X41Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.895    FILE_INPUT/alt_stack_reg[17][0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[17][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.756ns (29.098%)  route 6.715ns (70.902%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.317    13.977    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  FILE_INPUT/alt_stack[17][6]_i_2/O
                         net (fo=7, routed)           0.486    14.587    FILE_INPUT/alt_stack[17]_45
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][1]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X41Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.895    FILE_INPUT/alt_stack_reg[17][1]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[17][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.756ns (29.098%)  route 6.715ns (70.902%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.317    13.977    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  FILE_INPUT/alt_stack[17][6]_i_2/O
                         net (fo=7, routed)           0.486    14.587    FILE_INPUT/alt_stack[17]_45
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[17][3]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X41Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.895    FILE_INPUT/alt_stack_reg[17][3]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.756ns (29.265%)  route 6.661ns (70.735%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.474    14.533    FILE_INPUT/alt_stack[9]_46
    SLICE_X37Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.567    14.762    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][4]/C
                         clock pessimism              0.372    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.894    FILE_INPUT/alt_stack_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.756ns (29.265%)  route 6.661ns (70.735%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.474    14.533    FILE_INPUT/alt_stack[9]_46
    SLICE_X37Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.567    14.762    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][6]/C
                         clock pessimism              0.372    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X37Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.894    FILE_INPUT/alt_stack_reg[9][6]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.756ns (29.240%)  route 6.669ns (70.760%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.482    14.541    FILE_INPUT/alt_stack[9]_46
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][0]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.931    FILE_INPUT/alt_stack_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.756ns (29.240%)  route 6.669ns (70.760%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.482    14.541    FILE_INPUT/alt_stack[9]_46
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][1]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.931    FILE_INPUT/alt_stack_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.756ns (29.240%)  route 6.669ns (70.760%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.482    14.541    FILE_INPUT/alt_stack[9]_46
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][2]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.931    FILE_INPUT/alt_stack_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.756ns (29.240%)  route 6.669ns (70.760%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.482    14.541    FILE_INPUT/alt_stack[9]_46
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][3]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.931    FILE_INPUT/alt_stack_reg[9][3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.756ns (29.240%)  route 6.669ns (70.760%))
  Logic Levels:           12  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.663     5.115    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     5.571 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=96, routed)          1.036     6.607    FILE_INPUT/Q[0]
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.731 r  FILE_INPUT/call_stack[1][4]_i_7/O
                         net (fo=3, routed)           0.487     7.218    FILE_INPUT/call_stack[1][4]_i_7_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.342 f  FILE_INPUT/rdy_array[11]_i_15/O
                         net (fo=1, routed)           0.427     7.769    FILE_INPUT/rdy_array[11]_i_15_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.893 f  FILE_INPUT/rdy_array[11]_i_4/O
                         net (fo=40, routed)          1.005     8.898    FILE_INPUT/rdy_array[11]_i_4_n_0
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.152     9.050 r  FILE_INPUT/call_stack[15][6]_i_2/O
                         net (fo=16, routed)          0.300     9.350    FILE_INPUT/call_stack[15][6]_i_2_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.332     9.682 r  FILE_INPUT/call_stack[1][6]_i_13/O
                         net (fo=34, routed)          0.400    10.083    FILE_INPUT/call_stack[1][6]_i_13_n_0
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.124    10.207 r  FILE_INPUT/alt_top[0]_i_9/O
                         net (fo=1, routed)           0.000    10.207    FILE_INPUT/alt_top[0]_i_9_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.699 r  FILE_INPUT/alt_top_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.588    11.287    FILE_INPUT/alt_top_reg[30]_0[0]
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.332    11.619 f  FILE_INPUT/alt_stack[4][6]_i_5/O
                         net (fo=14, routed)          0.593    12.212    FILE_INPUT/alt_stack[4][6]_i_5_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I1_O)        0.124    12.336 f  FILE_INPUT/alt_stack[11][6]_i_5/O
                         net (fo=16, routed)          0.625    12.961    FILE_INPUT/alt_stack[11][6]_i_5_n_0
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.124    13.085 f  FILE_INPUT/alt_stack[1][6]_i_8/O
                         net (fo=3, routed)           0.451    13.536    FILE_INPUT/alt_stack[1][6]_i_8_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  FILE_INPUT/alt_stack[9][6]_i_3/O
                         net (fo=2, routed)           0.275    13.935    FILE_INPUT/alt_stack[9][6]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.059 r  FILE_INPUT/alt_stack[9][6]_i_2/O
                         net (fo=7, routed)           0.482    14.541    FILE_INPUT/alt_stack[9]_46
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.568    14.763    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  FILE_INPUT/alt_stack_reg[9][5]/C
                         clock pessimism              0.372    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X38Y18         FDRE (Setup_fdre_C_CE)      -0.169    14.931    FILE_INPUT/alt_stack_reg[9][5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[89][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[89][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.563     1.406    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y38         FDSE                                         r  TEXT_INPUT/str_reg[89][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDSE (Prop_fdse_C_Q)         0.141     1.547 r  TEXT_INPUT/str_reg[89][0]/Q
                         net (fo=2, routed)           0.056     1.603    TEXT_INPUT/str_reg[89]_89[0]
    SLICE_X35Y38         FDSE                                         r  TEXT_INPUT/str_reg[89][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.832     1.910    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y38         FDSE                                         r  TEXT_INPUT/str_reg[89][0]/C
                         clock pessimism             -0.504     1.406    
    SLICE_X35Y38         FDSE (Hold_fdse_C_D)         0.072     1.478    TEXT_INPUT/str_reg[89][0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[98][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[98][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.564     1.407    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y42         FDSE                                         r  TEXT_INPUT/str_reg[98][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDSE (Prop_fdse_C_Q)         0.141     1.548 r  TEXT_INPUT/str_reg[98][1]/Q
                         net (fo=2, routed)           0.056     1.604    TEXT_INPUT/str_reg[98]_98[1]
    SLICE_X31Y42         FDSE                                         r  TEXT_INPUT/str_reg[98][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.832     1.910    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X31Y42         FDSE                                         r  TEXT_INPUT/str_reg[98][1]/C
                         clock pessimism             -0.503     1.407    
    SLICE_X31Y42         FDSE (Hold_fdse_C_D)         0.070     1.477    TEXT_INPUT/str_reg[98][1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[8][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDSE                                         r  TEXT_INPUT/str_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDSE (Prop_fdse_C_Q)         0.141     1.550 r  TEXT_INPUT/str_reg[8][1]/Q
                         net (fo=2, routed)           0.056     1.606    TEXT_INPUT/str_reg[8]_8[1]
    SLICE_X33Y47         FDSE                                         r  TEXT_INPUT/str_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.834     1.912    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDSE                                         r  TEXT_INPUT/str_reg[8][1]/C
                         clock pessimism             -0.503     1.409    
    SLICE_X33Y47         FDSE (Hold_fdse_C_D)         0.070     1.479    TEXT_INPUT/str_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[30][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[30][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.563     1.406    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y38         FDSE                                         r  TEXT_INPUT/str_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDSE (Prop_fdse_C_Q)         0.141     1.547 r  TEXT_INPUT/str_reg[30][3]/Q
                         net (fo=2, routed)           0.056     1.603    TEXT_INPUT/str_reg[30]_30[3]
    SLICE_X33Y38         FDSE                                         r  TEXT_INPUT/str_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.831     1.909    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y38         FDSE                                         r  TEXT_INPUT/str_reg[30][3]/C
                         clock pessimism             -0.503     1.406    
    SLICE_X33Y38         FDSE (Hold_fdse_C_D)         0.070     1.476    TEXT_INPUT/str_reg[30][3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[8][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[8][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  TEXT_INPUT/str_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[8][6]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[8]_8[6]
    SLICE_X33Y45         FDSE                                         r  TEXT_INPUT/str_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.833     1.911    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y45         FDSE                                         r  TEXT_INPUT/str_reg[8][6]/C
                         clock pessimism             -0.503     1.408    
    SLICE_X33Y45         FDSE (Hold_fdse_C_D)         0.070     1.478    TEXT_INPUT/str_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[48][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[48][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[48][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[48][1]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[48]_48[1]
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.834     1.912    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[48][1]/C
                         clock pessimism             -0.504     1.408    
    SLICE_X35Y43         FDSE (Hold_fdse_C_D)         0.070     1.478    TEXT_INPUT/str_reg[48][1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[96][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[96][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.565     1.408    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[96][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDSE (Prop_fdse_C_Q)         0.141     1.549 r  TEXT_INPUT/str_reg[96][1]/Q
                         net (fo=2, routed)           0.056     1.605    TEXT_INPUT/str_reg[96]_96[1]
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[96][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.834     1.912    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y43         FDSE                                         r  TEXT_INPUT/str_reg[96][1]/C
                         clock pessimism             -0.504     1.408    
    SLICE_X35Y43         FDSE (Hold_fdse_C_D)         0.070     1.478    TEXT_INPUT/str_reg[96][1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[26][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[26][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.563     1.406    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y39         FDSE                                         r  TEXT_INPUT/str_reg[26][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDSE (Prop_fdse_C_Q)         0.141     1.547 r  TEXT_INPUT/str_reg[26][3]/Q
                         net (fo=2, routed)           0.056     1.603    TEXT_INPUT/str_reg[26]_26[3]
    SLICE_X33Y39         FDSE                                         r  TEXT_INPUT/str_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.831     1.909    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y39         FDSE                                         r  TEXT_INPUT/str_reg[26][3]/C
                         clock pessimism             -0.503     1.406    
    SLICE_X33Y39         FDSE (Hold_fdse_C_D)         0.066     1.472    TEXT_INPUT/str_reg[26][3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[61][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[61][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.562     1.405    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y37         FDSE                                         r  TEXT_INPUT/str_reg[61][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDSE (Prop_fdse_C_Q)         0.141     1.546 r  TEXT_INPUT/str_reg[61][6]/Q
                         net (fo=2, routed)           0.056     1.602    TEXT_INPUT/str_reg[61]_61[6]
    SLICE_X33Y37         FDSE                                         r  TEXT_INPUT/str_reg[61][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y37         FDSE                                         r  TEXT_INPUT/str_reg[61][6]/C
                         clock pessimism             -0.502     1.405    
    SLICE_X33Y37         FDSE (Hold_fdse_C_D)         0.066     1.471    TEXT_INPUT/str_reg[61][6]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[49][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[49][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y40         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[49][3]/Q
                         net (fo=2, routed)           0.058     1.632    TEXT_INPUT/str_reg[49]_49[3]
    SLICE_X36Y40         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X36Y40         FDSE                                         r  TEXT_INPUT/str_reg[49][3]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X36Y40         FDSE (Hold_fdse_C_D)         0.066     1.500    TEXT_INPUT/str_reg[49][3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y28    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y28    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y18    FILE_INPUT/alt_stack_reg[24][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y18    FILE_INPUT/alt_stack_reg[24][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y15    FILE_INPUT/alt_stack_reg[25][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y15    FILE_INPUT/alt_stack_reg[25][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y32    count_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y35    count_start_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y35    count_start_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y35    count_start_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y35    count_start_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y36    count_start_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y36    count_start_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y36    count_start_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y36    count_start_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y32    count_start_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X40Y18    FILE_INPUT/alt_stack_reg[24][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X40Y18    FILE_INPUT/alt_stack_reg[24][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y17    FILE_INPUT/alt_stack_reg[25][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y15    FILE_INPUT/alt_stack_reg[26][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y15    FILE_INPUT/alt_stack_reg[26][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X43Y15    FILE_INPUT/alt_stack_reg[26][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X43Y15    FILE_INPUT/alt_stack_reg[26][3]/C



