---
title: "verilog-cpp-keywords"
layout: doc
---
<strong>verilog-cpp-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
("module" "macromodule" "primitive" "timescale" "define" "ifdef" "ifndef" "else" "endif")
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Keywords to complete when at first word of a line in declarative scope.</br>
(initial, always, begin, assign...)</br>
The procedures and variables defined within the Verilog program</br>
will be completed at runtime and should not be added to this list.
