\hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source}{}\doxysection{RCCEx USART3 Clock Source}
\label{group___r_c_c_ex___u_s_a_r_t3___clock___source}\index{RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8e7124c0e66be05a5ee49fc7d6ee8d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dce73eb2e7985080cc67f4b21e58ad}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}{RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}\label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}} 
\index{RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}!RCC\_USART3CLKSOURCE\_HSI@{RCC\_USART3CLKSOURCE\_HSI}}
\index{RCC\_USART3CLKSOURCE\_HSI@{RCC\_USART3CLKSOURCE\_HSI}!RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_HSI}{RCC\_USART3CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dce73eb2e7985080cc67f4b21e58ad}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00382}{382}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}\label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}} 
\index{RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}!RCC\_USART3CLKSOURCE\_LSE@{RCC\_USART3CLKSOURCE\_LSE}}
\index{RCC\_USART3CLKSOURCE\_LSE@{RCC\_USART3CLKSOURCE\_LSE}!RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_LSE}{RCC\_USART3CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00383}{383}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}\label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga62af493f9ff89147905aa00531380a91}} 
\index{RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}!RCC\_USART3CLKSOURCE\_PCLK1@{RCC\_USART3CLKSOURCE\_PCLK1}}
\index{RCC\_USART3CLKSOURCE\_PCLK1@{RCC\_USART3CLKSOURCE\_PCLK1}!RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_PCLK1}{RCC\_USART3CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00380}{380}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}\label{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga1275a7c4534a87c8892c5fc795316393}} 
\index{RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}!RCC\_USART3CLKSOURCE\_SYSCLK@{RCC\_USART3CLKSOURCE\_SYSCLK}}
\index{RCC\_USART3CLKSOURCE\_SYSCLK@{RCC\_USART3CLKSOURCE\_SYSCLK}!RCCEx USART3 Clock Source@{RCCEx USART3 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART3CLKSOURCE\_SYSCLK}{RCC\_USART3CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8e7124c0e66be05a5ee49fc7d6ee8d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00381}{381}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

