{
  "file_name": "Intel 64 and IA-32 Architectures Performance Monitoring Events - Revision 1.0 - December 2017 (335279-001).pdf",
  "task_id": "b5cafb24-4d65-46f3-8627-2158f3d72cd1",
  "output": {
    "chunks": [
      {
        "segments": [
          {
            "segment_id": "11161904-2eb0-43f3-84c8-cf0bd64b36bb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 1,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Intel® 64 and IA32 Architectures\r\nPerformance Monitoring Events\r\n2017 December\r\nRevision 1.0\r\nDocument Number:335279-001",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/11161904-2eb0-43f3-84c8-cf0bd64b36bb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5af2d03fa9f5a35a55ab2f88a6e0f0d8b20bcca58a0c02ba229eecc2c9d96d4a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f9d3110f-f6c7-497e-b8c3-037158e66a7a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 2,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n1 Document Number:335279-001 Revision 1.0\r\nNo license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.Intel disclaims all\r\nexpress and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and\r\nnon infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.\r\nThis document contains information on products, services and/or processes in development. All information provided here is subject to change\r\nwithout notice.Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.\r\nThe products and services described may contain defects or errors known as errata which may cause deviations from published specifications.\r\nCurrent characterized errata are available on request.\r\nIntel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation.\r\nPerformance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer\r\nor retailer or learn more at http://intel.com/.\r\nCopies of documents which have an order number and are referenced in this document may be obtained by calling 1.800.548.4725 or by\r\nvisiting www.intel.com/design/literature.htm.\r\nIntel, the Intel logo, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.\r\n*Other names and brands may be claimed as the property of others.\r\nCopyright © 2017, Intel Corporation. All Rights Reserved.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f9d3110f-f6c7-497e-b8c3-037158e66a7a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=15e494358644f8265987801a74cfef35150fef641383e4f11f0f58364e74578f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bade700f-4152-43ad-b308-6a8cf0bdedba",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 3,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n2 Document Number:335279-001 Revision 1.0\r\nRevision History\r\nDocument Number Revision Number Description Date\r\n334525-001 1.0 Initial release of the document 2017 December",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bade700f-4152-43ad-b308-6a8cf0bdedba.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=68a051c821cd582f92c4801bd650718d1a347bcdbd228ad59ed575aa6f4fb4c7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e35f4e48-6755-4cdc-b06a-168256bfba5e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 4,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n3 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events\r\nGlossary......................................................................................................................................................................... 4\r\nArchitectural Performance Monitoring Events.....................................................................................................7\r\nPerformance Monitoring Events based on Skylake Microarchitecture - 6th Generation Intel® Core™\r\nProcessor and 7th Generation Intel® Core™ Processor.....................................................................................10\r\nPerformance Monitoring Events based on Broadwell Microarchitecture - Intel® Core™ M and 5th\r\nGeneration Intel® Core™ Processors......................................................................................................................42\r\nPerformance Monitoring Events based on Haswell Microarchitecture - Intel Xeon® Processor E5 v3\r\nFamily.......................................................................................................................................................................... 80\r\nPerformance Monitoring Events based on Haswell-E Microarchitecture- Intel Xeon Processor E5 v3\r\nFamily........................................................................................................................................................................111\r\nPerformance Monitoring Events based on Ivy Bridge Microarchitecture - 3rd Generation Intel® Core™\r\nProcessors................................................................................................................................................................112\r\nPerformance Monitoring Events based on Ivy Bridge-E Microarchitecture - 3rd Generation Intel®\r\nCore™ Processors....................................................................................................................................................137\r\nPerformance Monitoring Events based on Sandy Bridge Microarchitecture - 2nd Generation Intel®\r\nCore™ i7-2xxx, Intel® Core™ i5-2xxx, Intel® Core™ i3-2xxx Processor Series............................................138\r\nPerformance Monitoring Events based on Westmere-EP-SP Microarchitecture.....................................166\r\nPerformance Monitoring Events based on Westmere-EP-DP Microarchitecture.................................... 191\r\nPerformance Monitoring Events based on Nehalem Microarchitecture - Intel® Core™ i7 Processor\r\nFamily and Intel® Xeon®® Processor Family......................................................................................................216\r\nPerformance Monitoring Events based on Knights Landing Microarchitecture - Intel® Xeon® Phi™\r\nProcessor 3200, 5200, 7200 Series................................................................................................................. 241\r\nPerformance Monitoring Events based on Knights Corner Microarchitecture........................................ 250\r\nPerformance Monitoring Events based on Goldmont Plus Microarchitecture.........................................258\r\nPerformance Monitoring Events based on Goldmont Microarchitecture..................................................272\r\nPerformance Monitoring Events based on Airmont Microarchitecture.....................................................284\r\nPerformance Monitoring Events based on Silvermont Microarchitecture................................................298\r\nPerformance Monitoring Events based on Bonnell Microarchitecture......................................................312",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e35f4e48-6755-4cdc-b06a-168256bfba5e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=aa3fda1d140fbebfef4981556d0c3d6ac9aa6810c4e3fd1b7422efd291a2239c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 496
      },
      {
        "segments": [
          {
            "segment_id": "aed68c62-6831-43e9-bb23-d2c4e57b9dce",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 5,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n4 Document Number:335279-001 Revision 1.0\r\nGlossary\r\nGlossary Items as listed below:\r\nName Description\r\nEventSelect Set the EventSelect bits to the value specified. These bits are\r\ndefined in Chapter 18.2.1.1 of the Intel® 64 and IA-32\r\nArchitectures Software Developer’s Manual Volume 3B.\r\nUMask Set the UMask bits to the value specified. These bits are defined\r\nin Chapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B.\r\nUSR Set the USR bit to the value specified. This bit is defined in\r\nChapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B. Unless specified, set\r\nthe bit according to the desired scope. When set, the counter will\r\ncount events when the logical processor is operating at privilege\r\nlevel 0. This flag can be used with the USR flag.\r\nOS Set the OS bit to the value specified. This bit is defined in\r\nChapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B. Unless specified, set\r\nthe bit according to the desired scope. When set, the counter will\r\ncount events when the logical processor is operating at privilege\r\nlevels 1, 2 or 3. This flag can be used with the OS flag.\r\nEdgeDetect Set the EdgeDetect bit to the value specified. This bit is defined\r\nin Chapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B. Unless specified, set\r\nthis bit to 0.\r\nAnyThread Set the AnyThread bit to the value specified. This bit is defined\r\nin Chapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B. Unless specified, set\r\nthis bit to 0.\r\nInvert Set the Invert bit to the value specified. This bit is defined in\r\nChapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B. Unless specified, set\r\nthis bit to 0.\r\nCMask Set the CMask bits to the value specified. These bits are defined\r\nin Chapter 18.2.1.1 of the Intel® 64 and IA-32 Architectures\r\nSoftware Developer’s Manual Volume 3B.\r\nMSR_PEBS_FRONTEND Set the MSR_PEBS_FRONTEND bits to the value specified. These\r\nbits are defined in Chapter 18.13.1.4 of the Intel® 64 and IA-32\r\nArchitectures Software Developer’s Manual Volume 3B.\r\nMSR_PEBS_LD_LAT_THRESHOLD Set the MSR_PEBS_LD_LAT_THRESHOLD bits to the value\r\nspecified. These bits are defined in Chapter 18.8.1.2 and the\r\nrelevant PEBS sub-sections across the core PMU sections in\r\nChapter 18, Performance Monitoring.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/aed68c62-6831-43e9-bb23-d2c4e57b9dce.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7e2cf7df6689886cef419e63c7e6bf9592e7e62d7f9cc0e1ae5e62ececd5296b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 395
      },
      {
        "segments": [
          {
            "segment_id": "c874ab09-8367-496c-ab53-88e4c717c2f8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 6,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n5 Document Number:335279-001 Revision 1.0\r\nArchitectural This event is architecturally defined as described in Chapter 18.2\r\nof the Intel® 64 and IA-32 Architectures Software Developer’s\r\nManual Volume 3B.\r\nFixed This event uses a Fixed-function Performance Counter Register,\r\nas defined in Chapter 18.2.2 of the Intel® 64 and IA-32\r\nArchitectures Software Developer’s Manual Volume 3B.\r\nPrecise The Processor Event Based Sampling (PEBS) facility is capable of\r\ncapturing the exact machine state after the instruction that\r\nexperienced this event retires, including R/EIP of the next\r\ninstruction. In some generations, information about the\r\ninstruction that experienced the event is also available. See\r\nSection 18.4.4, “Processor Event Based Sampling (PEBS),” and\r\nthe relevant PEBS sub-sections across the core PMU sections in\r\nChapter 18, “Performance Monitoring.”\r\nDeprecated In future generations, this event has its name changed or is no\r\nlonger supported. It remains supported in this generation.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c874ab09-8367-496c-ab53-88e4c717c2f8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4b92ef0b8bde4562f9389eb287b2f0ce5ae4a7f20a1f84aa8ad0659e6dafe3aa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6721315f-32e4-4df9-8d86-a4ac115df187",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 7,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n6 Document Number:335279-001 Revision 1.0\r\nArchitectural Performance Monitoring\r\nEvents",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/6721315f-32e4-4df9-8d86-a4ac115df187.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c354fd65b9dd86c21bcc2a07e90bc4a41aa74de06e26e7519b4d3f899693eb05",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "76a1ad00-335c-4a2f-a2af-444cd95ed64e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 8,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n7 Document Number:335279-001 Revision 1.0\r\nArchitectural Performance Monitoring Events\r\nArchitectural performance events are introduced in Intel Core Solo and Intel Core Duo processors. They are\r\nalso supported on processors based on Intel Core microarchitecture. Table below lists pre-defined\r\narchitectural performance events that can be configured using general-purpose performance counters and\r\nassociated event-select registers.\r\nTable 1: Architectural Performance Events\r\nEvent Name\r\nConfiguration Description\r\nUnHalted Core Cycles\r\nEventSel=3CH, UMask=00H\r\nCounts core clock cycles whenever the logical processor is in C0\r\nstate (not halted). The frequency of this event varies with state\r\ntransitions in the core.\r\nUnHalted Reference Cycles\r\nEventSel=3CH, UMask=01H Counts at a fixed frequency whenever the logical processor is in\r\nC0 state (not halted).\r\nInstructions Retired\r\nEventSel=C0H, UMask=00H Counts when the last uop of an instruction retires.\r\nLLC Reference\r\nEventSel=2EH, UMask=4FH Accesses to the LLC, in which the data is present (hit) or not\r\npresent (miss).\r\nLLC Misses\r\nEventSel=2EH, UMask=41H Accesses to the LLC in which the data is not present (miss).\r\nBranch Instruction Retired\r\nEventSel=C4H, UMask=00H Counts when the last uop of a branch instruction retires.\r\nBranch Misses Retired\r\nEventSel=C5H, UMask=00H\r\nCounts when the last uop of a branch instruction retires which\r\ncorrected misprediction of the branch prediction hardware at\r\nexecution time .\r\nNote - Current implementations count at core crystal clock, TSC, or bus clock frequency. Fixed-function\r\nperformance counters count only events defined in table below.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/76a1ad00-335c-4a2f-a2af-444cd95ed64e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eff41ed31d02539922c0010fe4864814f64b1f67e0797a45daab90a88f86457c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 387
      },
      {
        "segments": [
          {
            "segment_id": "8c3c66d5-3db9-4152-b1db-d8460c806908",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 9,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n8 Document Number:335279-001 Revision 1.0\r\nTable 1: Architectural Fixed-Function Performance Counter and Pre-defined Performance Events.\r\nEvent Mask Mnemonic\r\nFixed-Function Performance Counter Description\r\nINST_RETIRED.ANY\r\nAddr=309H, IA32_PERF_FIXED_CTR0\r\nThis event counts the number of instructions that retire\r\nexecution.For instructions that consist of multiple microops, this\r\nevent counts the retirement of the last micro - op of the\r\ninstruction.The counter continues counting during hardware\r\ninterrupts, traps, and inside interrupt handlers .\r\nCPU_CLK_UNHALTED.THREAD /CPU_CLK_UNHALTED.CORE /CPU_CLK_UNHALTED.THREAD_ANY\r\nAddr=30AH, IA32_PERF_FIXED_CTR1\r\nThe CPU_CLK_UNHALTED.THREAD event counts the number of\r\ncore cycles while the logical processor is not in a halt state. If\r\nthere is only one logical processor in a processor core,\r\nCPU_CLK_UNHALTED.CORE counts the unhalted cycles of the\r\nprocessor core.If there are more than one logical processor in a\r\nprocessor core, CPU_CLK_UNHALTED.THREAD_ANY is supported\r\nby programming IA32_FIXED_CTR_CTRL[bit 6]AnyThread = 1.\r\nThe core frequency may change from time to time due to\r\ntransitions associated with Enhanced Intel SpeedStep\r\nTechnology or TM2. For this reason this event may have a\r\nchanging ratio with regards to time.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nAddr=30BH, IA32_PERF_FIXED_CTR2\r\nThis event counts the number of reference cycles at the TSC\r\nrate when the core is not in a halt state and not in a TM stop\u0002clock state. The core enters the halt state when it is running the\r\nHLT instruction or the MWAIT instruction. This event is not\r\naffected by core frequency changes (e.g., P states) but counts at\r\nthe same frequency as the time stamp counter. This event can\r\napproximate elapsed time while the core was not in a halt state\r\nand not in a TM stopclock state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8c3c66d5-3db9-4152-b1db-d8460c806908.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4fc28b591b65511bab8325608292d29c58c728b924740c49002336ac3a228d71",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f799ad85-33f4-4e3c-a975-7b1e3da2a1d6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 10,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n9 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Intel® Core™\r\nProcessors",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f799ad85-33f4-4e3c-a975-7b1e3da2a1d6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e2cfb9757e529c64025823278fb03c01d90b0dbb79709cc0337da6dee2df88d0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 274
      },
      {
        "segments": [
          {
            "segment_id": "36338526-4eea-4a9d-9d86-429a6d2ec1d5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 11,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n10 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Skylake\r\nMicroarchitecture - 6th Generation Intel® Core™ Processor and\r\n7th Generation Intel® Core™ Processor\r\n6th Generation Intel® Core™ processors are based on the Skylake microarchitecture. 7th Generation Intel®\r\nCore™ processors are based on the Kaby Lake microarchitecture. Performance-monitoring events in the\r\nprocessor core for these processors are listed in the table below.\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nCounts the number of instructions retired from execution. For\r\ninstructions that consist of multiple micro-ops, Counts the\r\nretirement of the last micro-op of the instruction. Counting\r\ncontinues during hardware interrupts, traps, and inside interrupt\r\nhandlers. Notes: INST_RETIRED.ANY is counted by a designated\r\nfixed counter, leaving the four (eight when Hyperthreading is\r\ndisabled) programmable counters available for other events.\r\nINST_RETIRED.ANY_P is counted by a programmable counter and\r\nit is an architectural performance event. Counting: Faulting\r\nexecutions of GETSEC/VM entry/VM Exit/MWait will not count as\r\nretired instructions.\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed\r\nCounts the number of core cycles while the thread is not in a halt\r\nstate. The thread enters the halt state when it is running the\r\nHLT instruction. This event is a component in many key event\r\nratios. The core frequency may change from time to time due to\r\ntransitions associated with Enhanced Intel SpeedStep\r\nTechnology or TM2. For this reason this event may have a\r\nchanging ratio with regards to time. When the core frequency is\r\nconstant, this event can approximate elapsed time while the core\r\nwas not in the halt state. It is counted on a dedicated fixed\r\ncounter, leaving the four (eight when Hyperthreading is disabled)\r\nprogrammable counters available for other events.\r\nCPU_CLK_UNHALTED.THREAD_ANY\r\nAnyThread=1, Architectural, Fixed Core cycles when at least one thread on the physical core is not\r\nin halt state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/36338526-4eea-4a9d-9d86-429a6d2ec1d5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a2eff5faf314a5e523189512d77005fed8e32d71aa20783356a3e711b9ba236f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 315
      },
      {
        "segments": [
          {
            "segment_id": "abeef370-3296-49c9-8893-acfcddd99228",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 12,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n11 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nCounts the number of reference cycles when the core is not in a\r\nhalt state. The core enters the halt state when it is running the\r\nHLT instruction or the MWAIT instruction. This event is not\r\naffected by core frequency changes (for example, P states, TM2\r\ntransitions) but has the same incrementing frequency as the\r\ntime stamp counter. This event can approximate elapsed time\r\nwhile the core was not in a halt state. This event has a constant\r\nratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is\r\ncounted on a dedicated fixed counter, leaving the four (eight\r\nwhen Hyperthreading is disabled) programmable counters\r\navailable for other events. Note: On all current platforms this\r\nevent stops counting during 'throttling (TM)' states duty off\r\nperiods the processor is 'halted'. The counter update is done at a\r\nlower clock rate then the core clock the overflow status bit for\r\nthis counter may appear 'sticky'. After the counter has\r\noverflowed and software clears the overflow status bit and\r\nresets the counter to less than MAX. The reset value to the\r\ncounter is not clocked immediately so the overflow status bit will\r\nflip 'high (1)' and generate another PMI (if enabled) after which\r\nthe reset value gets clocked into the counter. Therefore,\r\nsoftware will get the interrupt, read the overflow status bit '1\r\nfor bit 34 while the counter value is less than MAX. Software\r\nshould ignore this case.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H\r\nCounts how many times the load operation got the true Block\u0002on-Store blocking code preventing store forwarding. This\r\nincludes cases when:a. preceding store conflicts with the load\r\n(incomplete overlap),b. store forwarding is impossible due to u\u0002arch limitations,c. preceding lock RMW operations are not\r\nforwarded,d. store has the no-forward bit set\r\n(uncacheable/page-split/masked stores),e. all-blocking stores are\r\nused (mostly, fences and port I/O), and others.The most common\r\ncase is a load blocked due to its address range overlapping with a\r\npreceding smaller uncompleted store. Note: This event does not\r\ntake into account cases of out-of-SW-control (for example,\r\nSbTailHit), unknown physical STA, and cases of blocking loads on\r\nstore due to being non-WB memory type or a lock. These cases\r\nare covered by other events. See the table of not supported\r\nstore forwards in the Optimization Guide.\r\nLD_BLOCKS.NO_SR\r\nEventSel=03H, UMask=08H\r\nThe number of times that split load operations are temporarily\r\nblocked because all resources for handling the split accesses are\r\nin use.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/abeef370-3296-49c9-8893-acfcddd99228.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e17ca11c7a6612b0e1f58883e50ab3e834d6dc280fdb2409920390e78ba7bb37",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 428
      },
      {
        "segments": [
          {
            "segment_id": "5a43586b-fcc0-4e81-b8f6-7e41581750dc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 13,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n12 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS_PARTIAL.ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H\r\nCounts false dependencies in MOB when the partial comparison\r\nupon loose net check and dependency was resolved by the\r\nEnhanced Loose net mechanism. This may not result in high\r\nperformance penalties. Loose net checks can fail when loads and\r\nstores are 4k aliased.\r\nDTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=08H, UMask=01H\r\nCounts demand data loads that caused a page walk of any page\r\nsize (4K/2M/4M/1G). This implies it missed in all TLB levels, but\r\nthe walk need not have completed.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_4K\r\nEventSel=08H, UMask=02H\r\nCounts page walks completed due to demand data loads whose\r\naddress translations missed in the TLB and were mapped to 4K\r\npages. The page walks can end with or without a page fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=08H, UMask=04H\r\nCounts page walks completed due to demand data loads whose\r\naddress translations missed in the TLB and were mapped to\r\n2M/4M pages. The page walks can end with or without a page\r\nfault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_1G\r\nEventSel=08H, UMask=08H\r\nCounts page walks completed due to demand data loads whose\r\naddress translations missed in the TLB and were mapped to 4K\r\npages. The page walks can end with or without a page fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=0EH\r\nCounts demand data loads that caused a completed page walk of\r\nany page size (4K/2M/4M/1G). This implies it missed in all TLB\r\nlevels. The page walk can end with or without a fault.\r\nDTLB_LOAD_MISSES.WALK_PENDING\r\nEventSel=08H, UMask=10H\r\nCounts 1 per cycle for each PMH that is busy with a page walk\r\nfor a load. EPT page walk duration are excluded in Skylake\r\nmicroarchitecture. .\r\nDTLB_LOAD_MISSES.WALK_ACTIVE\r\nEventSel=08H, UMask=10H, CMask=1 Counts cycles when at least one PMH (Page Miss Handler) is busy\r\nwith a page walk for a load.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5a43586b-fcc0-4e81-b8f6-7e41581750dc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e5d140eee269c8533bd65430ebd863e506afaeb4e1dc196229c7ab3bb26ddc36",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 307
      },
      {
        "segments": [
          {
            "segment_id": "5fb1213a-dc21-434c-ba52-a6087eabc03f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 14,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n13 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=20H Counts loads that miss the DTLB (Data TLB) and hit the STLB\r\n(Second level TLB).\r\nINT_MISC.RECOVERY_CYCLES\r\nEventSel=0DH, UMask=01H Core cycles the Resource allocator was stalled due to recovery\r\nfrom an earlier branch misprediction or machine clear event.\r\nINT_MISC.RECOVERY_CYCLES_ANY\r\nEventSel=0DH, UMask=01H, AnyThread=1\r\nCore cycles the allocator was stalled due to recovery from earlier\r\nclear event for any thread running on the physical core (e.g.\r\nmisprediction or memory nuke).\r\nINT_MISC.CLEAR_RESTEER_CYCLES\r\nEventSel=0DH, UMask=80H\r\nCycles the issue-stage is waiting for front-end to fetch from\r\nresteered path following branch misprediction or machine clear\r\nevents.\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H Counts the number of uops that the Resource Allocation Table\r\n(RAT) issues to the Reservation Station (RS).\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles during which the Resource Allocation Table (RAT)\r\ndoes not issue any Uops to the reservation station (RS) for the\r\ncurrent thread.\r\nUOPS_ISSUED.VECTOR_WIDTH_MISMATCH\r\nEventSel=0EH, UMask=02H\r\nCounts the number of Blend Uops issued by the Resource\r\nAllocation Table (RAT) to the reservation station (RS) in order to\r\npreserve upper bits of vector registers. Starting with the Skylake\r\nmicroarchitecture, these Blend uops are needed since every Intel\r\nSSE instruction executed in Dirty Upper State needs to preserve\r\nbits 128-255 of the destination register. For more information,\r\nrefer to “Mixing Intel AVX and Intel SSE Code” section of the\r\nOptimization Guide.\r\nUOPS_ISSUED.SLOW_LEA\r\nEventSel=0EH, UMask=20H\r\nNumber of slow LEA uops being allocated. A uop is generally\r\nconsidered SlowLea if it has 3 sources (e.g. 2 sources +\r\nimmediate) regardless if as a result of LEA instruction or not.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5fb1213a-dc21-434c-ba52-a6087eabc03f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=30f75aaf1746ba6ca9a907489f5e4b03c5cb6b1d39bd7f7756b90ad4d67ac4e1",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "22d5607e-52a4-4f31-98f4-3140edad7b30",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 15,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n14 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nARITH.DIVIDER_ACTIVE\r\nEventSel=14H, UMask=01H, CMask=1 Cycles when divide unit is busy executing divide or square root\r\noperations. Accounts for integer and floating-point operations.\r\nL2_RQSTS.DEMAND_DATA_RD_MISS\r\nEventSel=24H, UMask=21H Counts the number of demand Data Read requests that miss L2\r\ncache. Only not rejected loads are counted.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=22H Counts the RFO (Read-for-Ownership) requests that miss L2\r\ncache.\r\nL2_RQSTS.CODE_RD_MISS\r\nEventSel=24H, UMask=24H Counts L2 cache misses when fetching instructions.\r\nL2_RQSTS.ALL_DEMAND_MISS\r\nEventSel=24H, UMask=27H Demand requests that miss L2 cache.\r\nL2_RQSTS.PF_MISS\r\nEventSel=24H, UMask=38H Counts requests from the L1/L2/L3 hardware prefetchers or\r\nLoad software prefetches that miss L2 cache.\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=3FH All requests that miss L2 cache.\r\nL2_RQSTS.DEMAND_DATA_RD_HIT\r\nEventSel=24H, UMask=41H Counts the number of demand Data Read requests that hit L2\r\ncache. Only non rejected loads are counted.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=42H Counts the RFO (Read-for-Ownership) requests that hit L2 cache.\r\nL2_RQSTS.CODE_RD_HIT\r\nEventSel=24H, UMask=44H Counts L2 cache hits when fetching instructions, code reads.\r\nL2_RQSTS.PF_HIT\r\nEventSel=24H, UMask=D8H Counts requests from the L1/L2/L3 hardware prefetchers or\r\nLoad software prefetches that hit L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/22d5607e-52a4-4f31-98f4-3140edad7b30.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=81132003b51f5a81729efee81e0c068fc258cffcda4d3fc7790f5f8086432286",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 480
      },
      {
        "segments": [
          {
            "segment_id": "7d9af7f1-8e19-4d31-8a59-10d83bb995e3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 16,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n15 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.ALL_DEMAND_DATA_RD\r\nEventSel=24H, UMask=E1H\r\nCounts the number of demand Data Read requests (including\r\nrequests from L1D hardware prefetchers). These loads may hit\r\nor miss L2 cache. Only non rejected loads are counted.\r\nL2_RQSTS.ALL_RFO\r\nEventSel=24H, UMask=E2H\r\nCounts the total number of RFO (read for ownership) requests to\r\nL2 cache. L2 RFO requests include both L1D demand RFO misses\r\nas well as L1D RFO prefetches.\r\nL2_RQSTS.ALL_CODE_RD\r\nEventSel=24H, UMask=E4H Counts the total number of L2 code requests.\r\nL2_RQSTS.ALL_DEMAND_REFERENCES\r\nEventSel=24H, UMask=E7H Demand requests to L2 cache.\r\nL2_RQSTS.ALL_PF\r\nEventSel=24H, UMask=F8H Counts the total number of requests from the L2 hardware\r\nprefetchers.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All L2 requests.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural\r\nCounts core-originated cacheable requests that miss the L3\r\ncache (Longest Latency cache). Requests include data and code\r\nreads, Reads-for-Ownership (RFOs), speculative accesses and\r\nhardware prefetches from L1 and L2. It does not include all\r\nmisses to the L3.\r\n.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural\r\nCounts core-originated cacheable requests to the L3 cache\r\n(Longest Latency cache). Requests include data and code reads,\r\nReads-for-Ownership (RFOs), speculative accesses and hardware\r\nprefetches from L1 and L2. It does not include all accesses to the\r\nL3.\r\n.\r\nSW_PREFETCH_ACCESS.NTA\r\nEventSel=32H, UMask=01H Number of PREFETCHNTA instructions executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7d9af7f1-8e19-4d31-8a59-10d83bb995e3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=aef26418d4b23bb6966ee32762653fe306bb1f724c0b95aef1ce7eb09c98870b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8aa21e97-760d-499d-99f6-5394871dc4a6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 17,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n16 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nSW_PREFETCH_ACCESS.T0\r\nEventSel=32H, UMask=02H Number of PREFETCHT0 instructions executed.\r\nSW_PREFETCH_ACCESS.T1_T2\r\nEventSel=32H, UMask=04H Number of PREFETCHT1 or PREFETCHT2 instructions executed.\r\nSW_PREFETCH_ACCESS.PREFETCHW\r\nEventSel=32H, UMask=08H Number of PREFETCHW instructions executed.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nThis is an architectural event that counts the number of thread\r\ncycles while the thread is not in a halt state. The thread enters\r\nthe halt state when it is running the HLT instruction. The core\r\nfrequency may change from time to time due to power or\r\nthermal throttling. For this reason, this event may have a\r\nchanging ratio with regards to wall clock time.\r\nCPU_CLK_UNHALTED.THREAD_P_ANY\r\nEventSel=3CH, UMask=00H, AnyThread=1,\r\nArchitectural\r\nCore cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_UNHALTED.RING0_TRANS\r\nEventSel=3CH, UMask=00H, USR=0,OS=1,\r\nEdgeDetect=1, CMask=1, Architectural\r\nCounts when the Current Privilege Level (CPL) transitions from\r\nring 1, 2 or 3 to ring 0 (Kernel).\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Core crystal clock cycles when the thread is unhalted.\r\n*Note:Also defined at CPU_CLK_UNHALTED.REF_XCLK.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nCore crystal clock cycles when at least one thread on the\r\nphysical core is unhalted.\r\n*Note:Also defined at CPU_CLK_UNHALTED.REF_XCLK_ANY.\r\nCPU_CLK_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Core crystal clock cycles when the thread is unhalted.\r\n*Note:Also defined at CPU_CLK_THREAD_UNHALTED.REF_XCLK.\r\nCPU_CLK_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nCore crystal clock cycles when at least one thread on the\r\nphysical core is unhalted.\r\n*Note:Also defined at\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8aa21e97-760d-499d-99f6-5394871dc4a6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=42e062ad866bc89cbbc9eb0910cde255c4f4dc760c79ba6863110f194d164a32",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 481
      },
      {
        "segments": [
          {
            "segment_id": "71fe52e6-aa49-4a04-9ba7-922b959e0e79",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 18,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n17 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Core crystal clock cycles when this thread is unhalted and the\r\nother thread is halted.\r\nCPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Core crystal clock cycles when this thread is unhalted and the\r\nother thread is halted.\r\nL1D_PEND_MISS.PENDING\r\nEventSel=48H, UMask=01H\r\nCounts duration of L1D miss outstanding, that is each cycle\r\nnumber of Fill Buffers (FB) outstanding required by Demand\r\nReads. FB either is held by demand loads, or it is held by non\u0002demand loads and gets hit at least once by demand. The valid\r\noutstanding interval is defined until the FB deallocation by one of\r\nthe following ways: from FB allocation, if FB is allocated by\r\ndemand from the demand Hit FB, if it is allocated by hardware or\r\nsoftware prefetch.Note: In the L1D, a Demand Read contains\r\ncacheable or noncacheable demand loads, including ones causing\r\ncache-line splits and reads due to page walks resulted from any\r\nrequest type.\r\nL1D_PEND_MISS.PENDING_CYCLES\r\nEventSel=48H, UMask=01H, CMask=1 Counts duration of L1D miss outstanding in cycles.\r\nL1D_PEND_MISS.PENDING_CYCLES_ANY\r\nEventSel=48H, UMask=01H, AnyThread=1,\r\nCMask=1\r\nCycles with L1D load Misses outstanding from any thread on\r\nphysical core.\r\nL1D_PEND_MISS.FB_FULL\r\nEventSel=48H, UMask=02H\r\nNumber of times a request needed a FB (Fill Buffer) entry but\r\nthere was no entry available for it. A request includes\r\ncacheable/uncacheable demands that are load, store or SW\r\nprefetch instructions.\r\nDTLB_STORE_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=49H, UMask=01H\r\nCounts demand data stores that caused a page walk of any page\r\nsize (4K/2M/4M/1G). This implies it missed in all TLB levels, but\r\nthe walk need not have completed.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_4K\r\nEventSel=49H, UMask=02H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to 4K\r\npages. The page walks can end with or without a page fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/71fe52e6-aa49-4a04-9ba7-922b959e0e79.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=483d782097122f29228cf78087ebe8ac5247baa65bd3fea2a18d5b4ae1693469",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 312
      },
      {
        "segments": [
          {
            "segment_id": "3b2b4479-a6e5-418a-bd9f-1590e395fec9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 19,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n18 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=49H, UMask=04H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to\r\n2M/4M pages. The page walks can end with or without a page\r\nfault.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_1G\r\nEventSel=49H, UMask=08H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to 1G\r\npages. The page walks can end with or without a page fault.\r\nDTLB_STORE_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=0EH\r\nCounts demand data stores that caused a completed page walk\r\nof any page size (4K/2M/4M/1G). This implies it missed in all TLB\r\nlevels. The page walk can end with or without a fault.\r\nDTLB_STORE_MISSES.WALK_PENDING\r\nEventSel=49H, UMask=10H\r\nCounts 1 per cycle for each PMH that is busy with a page walk\r\nfor a store. EPT page walk duration are excluded in Skylake\r\nmicroarchitecture. .\r\nDTLB_STORE_MISSES.WALK_ACTIVE\r\nEventSel=49H, UMask=10H, CMask=1 Counts cycles when at least one PMH (Page Miss Handler) is busy\r\nwith a page walk for a store.\r\nDTLB_STORE_MISSES.STLB_HIT\r\nEventSel=49H, UMask=20H Stores that miss the DTLB (Data TLB) and hit the STLB (2nd\r\nLevel TLB).\r\nLOAD_HIT_PRE.SW_PF\r\nEventSel=4CH, UMask=01H\r\nCounts all not software-prefetch load dispatches that hit the fill\r\nbuffer (FB) allocated for the software prefetch. It can also be\r\nincremented by some lock instructions. So it should only be used\r\nwith profiling so that the locks can be excluded by ASM\r\n(Assembly File) inspection of the nearby instructions.\r\nEPT.WALK_PENDING\r\nEventSel=4FH, UMask=10H Counts cycles for each PMH (Page Miss Handler) that is busy with\r\nan EPT (Extended Page Table) walk for any request type.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3b2b4479-a6e5-418a-bd9f-1590e395fec9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c62145092629a493a4d1e36ea2ec159e797283a45044f39fd0527861e5925553",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 288
      },
      {
        "segments": [
          {
            "segment_id": "f9892291-f729-4d6c-87ad-c5d51febdf7d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 20,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n19 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nL1D.REPLACEMENT\r\nEventSel=51H, UMask=01H\r\nCounts L1D data line replacements including opportunistic\r\nreplacements, and replacements that require stall-for-replace or\r\nblock-for-replace.\r\nTX_MEM.ABORT_CONFLICT\r\nEventSel=54H, UMask=01H Number of times a TSX line had a cache conflict.\r\nTX_MEM.ABORT_CAPACITY\r\nEventSel=54H, UMask=02H Number of times a transactional abort was signaled due to a data\r\ncapacity limitation for transactional reads or writes.\r\nTX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\r\nEventSel=54H, UMask=04H Number of times a TSX Abort was triggered due to a non\u0002release/commit store to lock.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\r\nEventSel=54H, UMask=08H Number of times a TSX Abort was triggered due to commit but\r\nLock Buffer not empty.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\r\nEventSel=54H, UMask=10H Number of times a TSX Abort was triggered due to\r\nrelease/commit but data and address mismatch.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\r\nEventSel=54H, UMask=20H Number of times a TSX Abort was triggered due to attempting\r\nan unsupported alignment from Lock Buffer.\r\nTX_MEM.HLE_ELISION_BUFFER_FULL\r\nEventSel=54H, UMask=40H Number of times we could not allocate Lock Buffer.\r\nTX_EXEC.MISC1\r\nEventSel=5DH, UMask=01H\r\nCounts the number of times a class of instructions that may\r\ncause a transactional abort was executed. Since this is the count\r\nof execution, it may not always cause a transactional abort.\r\nTX_EXEC.MISC2\r\nEventSel=5DH, UMask=02H Unfriendly TSX abort triggered by a vzeroupper instruction.\r\nTX_EXEC.MISC3\r\nEventSel=5DH, UMask=04H Unfriendly TSX abort triggered by a nest count that is too deep.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f9892291-f729-4d6c-87ad-c5d51febdf7d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fcaa2a770d1d00965092c91d961058fab8ec5a130924a8d94eddee488d318bb4",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d3cf6d2e-34a5-4dae-8c86-7caa9e634a3b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 21,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n20 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nTX_EXEC.MISC4\r\nEventSel=5DH, UMask=08H RTM region detected inside HLE.\r\nTX_EXEC.MISC5\r\nEventSel=5DH, UMask=10H Counts the number of times an HLE XACQUIRE instruction was\r\nexecuted inside an RTM transactional region.\r\nRS_EVENTS.EMPTY_CYCLES\r\nEventSel=5EH, UMask=01H\r\nCounts cycles during which the reservation station (RS) is empty\r\nfor the thread.; Note: In ST-mode, not active thread should drive\r\n0. This is usually caused by severely costly branch\r\nmispredictions, or allocator/FE issues.\r\nRS_EVENTS.EMPTY_END\r\nEventSel=5EH, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1\r\nCounts end of periods where the Reservation Station (RS) was\r\nempty. Could be useful to precisely locate front-end Latency\r\nBound issues.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H\r\nCounts the number of offcore outstanding Demand Data Read\r\ntransactions in the super queue (SQ) every cycle. A transaction is\r\nconsidered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor. See the\r\ncorresponding Umask under OFFCORE_REQUESTS.Note: A\r\nprefetch promoted to Demand is counted from the promotion\r\npoint.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H, CMask=1\r\nCounts cycles when offcore outstanding Demand Data Read\r\ntransactions are present in the super queue (SQ). A transaction is\r\nconsidered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor (SQ de\u0002allocation).\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\r\nEventSel=60H, UMask=01H, CMask=6 Cycles with at least 6 offcore outstanding Demand Data Read\r\ntransactions in uncore queue.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d3cf6d2e-34a5-4dae-8c86-7caa9e634a3b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=91593ced2bbc897aa2d8a9c12785786ed2f0836a32672336e0b6c6471e595dab",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 474
      },
      {
        "segments": [
          {
            "segment_id": "d8c8e893-3a46-4101-99f4-771b372f286f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 22,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n21 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H\r\nCounts the number of offcore outstanding Code Reads\r\ntransactions in the super queue every cycle. The 'Offcore\r\noutstanding' state of the transaction lasts from the L2 miss until\r\nthe sending transaction completion to requestor (SQ\r\ndeallocation). See the corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H, CMask=1\r\nCounts the number of offcore outstanding Code Reads\r\ntransactions in the super queue every cycle. The 'Offcore\r\noutstanding' state of the transaction lasts from the L2 miss until\r\nthe sending transaction completion to requestor (SQ\r\ndeallocation). See the corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\r\nEventSel=60H, UMask=04H\r\nCounts the number of offcore outstanding RFO (store)\r\ntransactions in the super queue (SQ) every cycle. A transaction is\r\nconsidered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor (SQ de\u0002allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\r\nEventSel=60H, UMask=04H, CMask=1\r\nCounts the number of offcore outstanding demand rfo Reads\r\ntransactions in the super queue every cycle. The 'Offcore\r\noutstanding' state of the transaction lasts from the L2 miss until\r\nthe sending transaction completion to requestor (SQ\r\ndeallocation). See the corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\r\nEventSel=60H, UMask=08H\r\nCounts the number of offcore outstanding cacheable Core Data\r\nRead transactions in the super queue every cycle. A transaction\r\nis considered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor (SQ de\u0002allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d8c8e893-3a46-4101-99f4-771b372f286f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5b924e653ee9e4825a5f495e5d417a47ae783a414eba22e1f6eac97567b71326",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 263
      },
      {
        "segments": [
          {
            "segment_id": "363e8219-1a5d-42dc-996c-8dd166d67167",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 23,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n22 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\r\nEventSel=60H, UMask=08H, CMask=1\r\nCounts cycles when offcore outstanding cacheable Core Data\r\nRead transactions are present in the super queue. A transaction\r\nis considered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor (SQ de\u0002allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD\r\nEventSel=60H, UMask=10H Counts number of Offcore outstanding Demand Data Read\r\nrequests that miss L3 cache in the superQ every cycle.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD\r\nEventSel=60H, UMask=10H, CMask=1 Cycles with at least 1 Demand Data Read requests who miss L3\r\ncache in the superQ.\r\nOFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6\r\nEventSel=60H, UMask=10H, CMask=6 Cycles with at least 6 Demand Data Read requests that miss L3\r\ncache in the superQ.\r\nIDQ.MITE_UOPS\r\nEventSel=79H, UMask=04H\r\nCounts the number of uops delivered to Instruction Decode\r\nQueue (IDQ) from the MITE path. Counting includes uops that\r\nmay 'bypass' the IDQ. This also means that uops are not being\r\ndelivered from the Decode Stream Buffer (DSB).\r\nIDQ.MITE_CYCLES\r\nEventSel=79H, UMask=04H, CMask=1\r\nCounts cycles during which uops are being delivered to\r\nInstruction Decode Queue (IDQ) from the MITE path. Counting\r\nincludes uops that may 'bypass' the IDQ.\r\nIDQ.DSB_UOPS\r\nEventSel=79H, UMask=08H\r\nCounts the number of uops delivered to Instruction Decode\r\nQueue (IDQ) from the Decode Stream Buffer (DSB) path. Counting\r\nincludes uops that may 'bypass' the IDQ.\r\nIDQ.DSB_CYCLES\r\nEventSel=79H, UMask=08H, CMask=1\r\nCounts cycles during which uops are being delivered to\r\nInstruction Decode Queue (IDQ) from the Decode Stream Buffer\r\n(DSB) path. Counting includes uops that may 'bypass' the IDQ.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/363e8219-1a5d-42dc-996c-8dd166d67167.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d4696d257a17d008ac7eec0aff21966390813028b65bd57bb3740ff82aa0139d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 271
      },
      {
        "segments": [
          {
            "segment_id": "aedb6704-ad77-405b-bb93-0cfe363fd044",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 24,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n23 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MS_DSB_CYCLES\r\nEventSel=79H, UMask=10H, CMask=1\r\nCounts cycles during which uops initiated by Decode Stream\r\nBuffer (DSB) are being delivered to Instruction Decode Queue\r\n(IDQ) while the Microcode Sequencer (MS) is busy. Counting\r\nincludes uops that may 'bypass' the IDQ.\r\nIDQ.ALL_DSB_CYCLES_4_UOPS\r\nEventSel=79H, UMask=18H, CMask=4\r\nCounts the number of cycles 4 uops were delivered to\r\nInstruction Decode Queue (IDQ) from the Decode Stream Buffer\r\n(DSB) path. Count includes uops that may 'bypass' the IDQ.\r\nIDQ.ALL_DSB_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=18H, CMask=1\r\nCounts the number of cycles uops were delivered to Instruction\r\nDecode Queue (IDQ) from the Decode Stream Buffer (DSB) path.\r\nCount includes uops that may 'bypass' the IDQ.\r\nIDQ.MS_MITE_UOPS\r\nEventSel=79H, UMask=20H\r\nCounts the number of uops initiated by MITE and delivered to\r\nInstruction Decode Queue (IDQ) while the Microcode Sequencer\r\n(MS) is busy. Counting includes uops that may 'bypass' the IDQ.\r\nIDQ.ALL_MITE_CYCLES_4_UOPS\r\nEventSel=79H, UMask=24H, CMask=4\r\nCounts the number of cycles 4 uops were delivered to the\r\nInstruction Decode Queue (IDQ) from the MITE (legacy decode\r\npipeline) path. Counting includes uops that may 'bypass' the IDQ.\r\nDuring these cycles uops are not being delivered from the\r\nDecode Stream Buffer (DSB).\r\nIDQ.ALL_MITE_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=24H, CMask=1\r\nCounts the number of cycles uops were delivered to the\r\nInstruction Decode Queue (IDQ) from the MITE (legacy decode\r\npipeline) path. Counting includes uops that may 'bypass' the IDQ.\r\nDuring these cycles uops are not being delivered from the\r\nDecode Stream Buffer (DSB).\r\nIDQ.MS_CYCLES\r\nEventSel=79H, UMask=30H, CMask=1\r\nCounts cycles during which uops are being delivered to\r\nInstruction Decode Queue (IDQ) while the Microcode Sequencer\r\n(MS) is busy. Counting includes uops that may 'bypass' the IDQ.\r\nUops maybe initiated by Decode Stream Buffer (DSB) or MITE.\r\nIDQ.MS_SWITCHES\r\nEventSel=79H, UMask=30H, EdgeDetect=1,\r\nCMask=1\r\nNumber of switches from DSB (Decode Stream Buffer) or MITE\r\n(legacy decode pipeline) to the Microcode Sequencer.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/aedb6704-ad77-405b-bb93-0cfe363fd044.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=21cb3492af4a3c3f74fd603e463fb6b02688cbf53b2544a8516d798fa6eb9a06",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 327
      },
      {
        "segments": [
          {
            "segment_id": "ec5a9c2b-5f11-4252-b77c-214b958689de",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 25,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n24 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MS_UOPS\r\nEventSel=79H, UMask=30H\r\nCounts the total number of uops delivered by the Microcode\r\nSequencer (MS). Any instruction over 4 uops will be delivered by\r\nthe MS. Some instructions such as transcendentals may\r\nadditionally generate uops from the MS.\r\nICACHE_16B.IFDATA_STALL\r\nEventSel=80H, UMask=04H\r\nCycles where a code line fetch is stalled due to an L1 instruction\r\ncache miss. The legacy decode pipeline works at a 16 Byte\r\ngranularity.\r\nICACHE_64B.IFTAG_HIT\r\nEventSel=83H, UMask=01H Instruction fetch tag lookups that hit in the instruction cache\r\n(L1I). Counts at 64-byte cache-line granularity.\r\nICACHE_64B.IFTAG_MISS\r\nEventSel=83H, UMask=02H Instruction fetch tag lookups that miss in the instruction cache\r\n(L1I). Counts at 64-byte cache-line granularity.\r\nICACHE_64B.IFTAG_STALL\r\nEventSel=83H, UMask=04H Cycles where a code fetch is stalled due to L1 instruction cache\r\ntag miss.\r\nITLB_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=85H, UMask=01H\r\nCounts page walks of any page size (4K/2M/4M/1G) caused by a\r\ncode fetch. This implies it missed in the ITLB and further levels of\r\nTLB, but the walk need not have completed.\r\nITLB_MISSES.WALK_COMPLETED_4K\r\nEventSel=85H, UMask=02H\r\nCounts completed page walks (4K page size) caused by a code\r\nfetch. This implies it missed in the ITLB and further levels of TLB.\r\nThe page walk can end with or without a fault.\r\nITLB_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=85H, UMask=04H\r\nCounts code misses in all ITLB levels that caused a completed\r\npage walk (2M and 4M page sizes). The page walk can end with\r\nor without a fault.\r\nITLB_MISSES.WALK_COMPLETED_1G\r\nEventSel=85H, UMask=08H\r\nCounts store misses in all DTLB levels that cause a completed\r\npage walk (1G page size). The page walk can end with or without\r\na fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ec5a9c2b-5f11-4252-b77c-214b958689de.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c9963dc48523de61274a0e8be561f43239b030ec05ea3b841627e56816b71c25",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 285
      },
      {
        "segments": [
          {
            "segment_id": "e4d11286-6a9d-4181-bff2-3177cff6039a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 26,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n25 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=0EH\r\nCounts completed page walks (2M and 4M page sizes) caused by\r\na code fetch. This implies it missed in the ITLB and further levels\r\nof TLB. The page walk can end with or without a fault.\r\nITLB_MISSES.WALK_PENDING\r\nEventSel=85H, UMask=10H\r\nCounts 1 per cycle for each PMH (Page Miss Handler) that is busy\r\nwith a page walk for an instruction fetch request. EPT page walk\r\nduration are excluded in Skylake michroarchitecture. .\r\nITLB_MISSES.WALK_ACTIVE\r\nEventSel=85H, UMask=10H, CMask=1\r\nCycles when at least one PMH is busy with a page walk for code\r\n(instruction fetch) request. EPT page walk duration are excluded\r\nin Skylake microarchitecture.\r\nITLB_MISSES.STLB_HIT\r\nEventSel=85H, UMask=20H Instruction fetch requests that miss the ITLB and hit the STLB.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H\r\nCounts cycles that the Instruction Length decoder (ILD) stalls\r\noccurred due to dynamically changing prefix length of the\r\ndecoded instruction (by operand size prefix instruction 0x66,\r\naddress size prefix instruction 0x67 or REX.W for Intel64). Count\r\nis proportional to the number of prefixes in a 16B-line. This may\r\nresult in a three-cycle penalty for each LCP (Length changing\r\nprefix) in a 16-byte chunk.\r\nIDQ_UOPS_NOT_DELIVERED.CORE\r\nEventSel=9CH, UMask=01H\r\nCounts the number of uops not delivered to Resource Allocation\r\nTable (RAT) per thread adding “4 – x” when Resource Allocation\r\nTable (RAT) is not stalled and Instruction Decode Queue (IDQ)\r\ndelivers x uops to Resource Allocation Table (RAT) (where x\r\nbelongs to {0,1,2,3}). Counting does not cover cases when: a.\r\nIDQ-Resource Allocation Table (RAT) pipe serves the other\r\nthread. b. Resource Allocation Table (RAT) is stalled for the\r\nthread (including uop drops and clear BE conditions). c. Instruction\r\nDecode Queue (IDQ) delivers four uops.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=4\r\nCounts, on the per-thread basis, cycles when no uops are\r\ndelivered to Resource Allocation Table (RAT).\r\nIDQ_Uops_Not_Delivered.core =4.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e4d11286-6a9d-4181-bff2-3177cff6039a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=31ec71a4e08fd111ef737dd3f8e6d7c3e7cce03dd2555b311c649ef2e3ee7bc7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 326
      },
      {
        "segments": [
          {
            "segment_id": "b45c3018-122b-4172-9b61-8410586daccb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 27,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n26 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=3\r\nCounts, on the per-thread basis, cycles when less than 1 uop is\r\ndelivered to Resource Allocation Table (RAT).\r\nIDQ_Uops_Not_Delivered.core >= 3.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=2 Cycles with less than 2 uops delivered by the front-end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=1 Cycles with less than 3 uops delivered by the front-end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles FE delivered 4 uops or Resource Allocation Table\r\n(RAT) was stalling FE.\r\nUOPS_DISPATCHED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 0.\r\nUOPS_DISPATCHED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 1.\r\nUOPS_DISPATCHED_PORT.PORT_2\r\nEventSel=A1H, UMask=04H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 2.\r\nUOPS_DISPATCHED_PORT.PORT_3\r\nEventSel=A1H, UMask=08H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 3.\r\nUOPS_DISPATCHED_PORT.PORT_4\r\nEventSel=A1H, UMask=10H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 4.\r\nUOPS_DISPATCHED_PORT.PORT_5\r\nEventSel=A1H, UMask=20H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 5.\r\nUOPS_DISPATCHED_PORT.PORT_6\r\nEventSel=A1H, UMask=40H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 6.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b45c3018-122b-4172-9b61-8410586daccb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a5fc69ba395117ff227cd61fa0e47ee38095a645bf6154d373367f8277dcfe97",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 279
      },
      {
        "segments": [
          {
            "segment_id": "afb70844-2677-49fb-8a48-c442e9df9bd2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 28,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n27 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DISPATCHED_PORT.PORT_7\r\nEventSel=A1H, UMask=80H Counts, on the per-thread basis, cycles during which at least one\r\nuop is dispatched from the Reservation Station (RS) to port 7.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H\r\nCounts resource-related stall cycles. Reasons for stalls can be as\r\nfollows:a. *any* u-arch structure got full (LB, SB, RS, ROB, BOB,\r\nLM, Physical Register Reclaim Table (PRRT), or Physical History\r\nTable (PHT) slots).b. *any* u-arch structure got empty (like\r\nINT/SIMD FreeLists).c. FPU control word (FPCW), MXCSR.and\r\nothers. This counts cycles that the pipeline back-end blocked uop\r\ndelivery from the front-end.\r\nRESOURCE_STALLS.SB\r\nEventSel=A2H, UMask=08H\r\nCounts allocation stall cycles caused by the store buffer (SB)\r\nbeing full. This counts cycles that the pipeline back-end blocked\r\nuop delivery from the front-end.\r\nCYCLE_ACTIVITY.CYCLES_L2_MISS\r\nEventSel=A3H, UMask=01H, CMask=1 Cycles while L2 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.CYCLES_L3_MISS\r\nEventSel=A3H, UMask=02H, CMask=2 Cycles while L3 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_TOTAL\r\nEventSel=A3H, UMask=04H, CMask=4 Total execution stalls.\r\nCYCLE_ACTIVITY.STALLS_L2_MISS\r\nEventSel=A3H, UMask=05H, CMask=5 Execution stalls while L2 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_L3_MISS\r\nEventSel=A3H, UMask=06H, CMask=6 Execution stalls while L3 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.CYCLES_L1D_MISS\r\nEventSel=A3H, UMask=08H, CMask=8 Cycles while L1 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_L1D_MISS\r\nEventSel=A3H, UMask=0CH, CMask=12 Execution stalls while L1 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.CYCLES_MEM_ANY\r\nEventSel=A3H, UMask=10H, CMask=16 Cycles while memory subsystem has an outstanding load.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/afb70844-2677-49fb-8a48-c442e9df9bd2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a1da21a3009a704f2a33954f2a540c3409bf499c46a262caa47b654b097f9f1c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e5a431cb-ef2e-422e-974e-b4febd7f3223",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 29,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n28 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nCYCLE_ACTIVITY.STALLS_MEM_ANY\r\nEventSel=A3H, UMask=14H, CMask=20 Execution stalls while memory subsystem has an outstanding\r\nload.\r\nEXE_ACTIVITY.EXE_BOUND_0_PORTS\r\nEventSel=A6H, UMask=01H Counts cycles during which no uops were executed on all ports\r\nand Reservation Station (RS) was not empty.\r\nEXE_ACTIVITY.1_PORTS_UTIL\r\nEventSel=A6H, UMask=02H Counts cycles during which a total of 1 uop was executed on all\r\nports and Reservation Station (RS) was not empty.\r\nEXE_ACTIVITY.2_PORTS_UTIL\r\nEventSel=A6H, UMask=04H Counts cycles during which a total of 2 uops were executed on\r\nall ports and Reservation Station (RS) was not empty.\r\nEXE_ACTIVITY.3_PORTS_UTIL\r\nEventSel=A6H, UMask=08H Cycles total of 3 uops are executed on all ports and Reservation\r\nStation (RS) was not empty.\r\nEXE_ACTIVITY.4_PORTS_UTIL\r\nEventSel=A6H, UMask=10H Cycles total of 4 uops are executed on all ports and Reservation\r\nStation (RS) was not empty.\r\nEXE_ACTIVITY.BOUND_ON_STORES\r\nEventSel=A6H, UMask=40H Cycles where the Store Buffer was full and no outstanding load.\r\nLSD.UOPS\r\nEventSel=A8H, UMask=01H Number of uops delivered to the back-end by the LSD(Loop\r\nStream Detector).\r\nLSD.CYCLES_ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Counts the cycles when at least one uop is delivered by the LSD\r\n(Loop-stream detector).\r\nLSD.CYCLES_4_UOPS\r\nEventSel=A8H, UMask=01H, CMask=4 Counts the cycles when 4 uops are delivered by the LSD (Loop\u0002stream detector).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e5a431cb-ef2e-422e-974e-b4febd7f3223.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=319f285478570ca73631d80f327681c11fe20fcf9d736cf29fedf89beff6d5bd",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 467
      },
      {
        "segments": [
          {
            "segment_id": "fec37c57-e68f-423d-b2f8-765c64845bad",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 30,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n29 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nDSB2MITE_SWITCHES.PENALTY_CYCLES\r\nEventSel=ABH, UMask=02H\r\nCounts Decode Stream Buffer (DSB)-to-MITE switch true penalty\r\ncycles. These cycles do not include uops routed through because\r\nof the switch itself, for example, when Instruction Decode Queue\r\n(IDQ) pre-allocation is unavailable, or Instruction Decode Queue\r\n(IDQ) is full. SBD-to-MITE switch true penalty cycles happen after\r\nthe merge mux (MM) receives Decode Stream Buffer (DSB) Sync\u0002indication until receiving the first MITE uop. MM is placed before\r\nInstruction Decode Queue (IDQ) to merge uops being fed from\r\nthe MITE and Decode Stream Buffer (DSB) paths. Decode Stream\r\nBuffer (DSB) inserts the Sync-indication whenever a Decode\r\nStream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode\r\nStream Buffer (DSB) hit followed by a Decode Stream Buffer\r\n(DSB) miss can cost up to six cycles in which no uops are\r\ndelivered to the IDQ. Most often, such switches from the Decode\r\nStream Buffer (DSB) to the legacy pipeline cost 0–2 cycles.\r\nITLB.ITLB_FLUSH\r\nEventSel=AEH, UMask=01H\r\nCounts the number of flushes of the big or small ITLB pages.\r\nCounting include both TLB Flush (covering all sets) and TLB Set\r\nClear (set-specific).\r\nOFFCORE_REQUESTS.DEMAND_DATA_RD\r\nEventSel=B0H, UMask=01H\r\nCounts the Demand Data Read requests sent to uncore. Use it in\r\nconjunction with OFFCORE_REQUESTS_OUTSTANDING to\r\ndetermine average latency in the uncore.\r\nOFFCORE_REQUESTS.DEMAND_CODE_RD\r\nEventSel=B0H, UMask=02H Counts both cacheable and non-cacheable code read requests.\r\nOFFCORE_REQUESTS.DEMAND_RFO\r\nEventSel=B0H, UMask=04H Counts the demand RFO (read for ownership) requests including\r\nregular RFOs, locks, ItoM.\r\nOFFCORE_REQUESTS.ALL_DATA_RD\r\nEventSel=B0H, UMask=08H\r\nCounts the demand and prefetch data reads. All Core Data Reads\r\ninclude cacheable 'Demands' and L2 prefetchers (not L3\r\nprefetchers). Counting also covers reads due to page walks\r\nresulted from any request type.\r\nOFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\r\nEventSel=B0H, UMask=10H Demand Data Read requests who miss L3 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fec37c57-e68f-423d-b2f8-765c64845bad.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6b84bd953485cf12854be2b922ee78cdec8d65e690c414792656290a46f7e79a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 307
      },
      {
        "segments": [
          {
            "segment_id": "163b91cf-7230-4f43-9506-d79fd2ab3bc8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 31,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n30 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS.ALL_REQUESTS\r\nEventSel=B0H, UMask=80H Counts memory transactions reached the super queue including\r\nrequests initiated by the core, all L3 prefetches, page walks, etc..\r\nUOPS_EXECUTED.THREAD\r\nEventSel=B1H, UMask=01H Number of uops to be executed per-thread each cycle.\r\nUOPS_EXECUTED.STALL_CYCLES\r\nEventSel=B1H, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles during which no uops were dispatched from the\r\nReservation Station (RS) per thread.\r\nUOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC\r\nEventSel=B1H, UMask=01H, CMask=1 Cycles where at least 1 uop was executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=2 Cycles where at least 2 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=3 Cycles where at least 3 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=4 Cycles where at least 4 uops were executed per-thread.\r\nUOPS_EXECUTED.CORE\r\nEventSel=B1H, UMask=02H Number of uops executed from any thread.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_1\r\nEventSel=B1H, UMask=02H, CMask=1 Cycles at least 1 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_2\r\nEventSel=B1H, UMask=02H, CMask=2 Cycles at least 2 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_3\r\nEventSel=B1H, UMask=02H, CMask=3 Cycles at least 3 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_4\r\nEventSel=B1H, UMask=02H, CMask=4 Cycles at least 4 micro-op is executed from any thread on\r\nphysical core.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/163b91cf-7230-4f43-9506-d79fd2ab3bc8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=29f19159488937f475b107b03808332cf8fbf70ffa22369a6910c6173b23f87b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "568b86f8-29e9-469d-89ba-0ae8611e77ff",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 32,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n31 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE_CYCLES_NONE\r\nEventSel=B1H, UMask=02H, Invert=1,\r\nCMask=1\r\nCycles with no micro-ops executed from any thread on physical\r\ncore.\r\nUOPS_EXECUTED.X87\r\nEventSel=B1H, UMask=10H Counts the number of x87 uops executed.\r\nOFFCORE_REQUESTS_BUFFER.SQ_FULL\r\nEventSel=B2H, UMask=01H\r\nCounts the number of cases when the offcore requests buffer\r\ncannot take more entries for the core. This can happen when the\r\nsuperqueue does not contain eligible entries, or when L1D\r\nwriteback pending FIFO requests is full.Note: Writeback pending\r\nFIFO has six entries.\r\nTLB_FLUSH.DTLB_THREAD\r\nEventSel=BDH, UMask=01H Counts the number of DTLB flush attempts of the thread-specific\r\nentries.\r\nTLB_FLUSH.STLB_ANY\r\nEventSel=BDH, UMask=20H Counts the number of any STLB flush attempts (such as entire,\r\nVPID, PCID, InvPage, CR3 write, etc.).\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural\r\nCounts the number of instructions (EOMs) retired. Counting\r\ncovers macro-fused instructions individually (that is, increments\r\nby two).\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=01H, Precise\r\nA version of INST_RETIRED that allows for a more unbiased\r\ndistribution of samples across instructions retired. It utilizes the\r\nPrecise Distribution of Instructions Retired (PDIR) feature to\r\nmitigate some bias in how retired instructions get sampled.\r\nOTHER_ASSISTS.ANY\r\nEventSel=C1H, UMask=3FH\r\nNumber of times a microcode assist is invoked by HW other than\r\nFP-assist. Examples include AD (page Access Dirty) and AVX*\r\nrelated assists.\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H Counts the retirement slots used.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/568b86f8-29e9-469d-89ba-0ae8611e77ff.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8f3a8f8a828e1546cd99a5d3adb4942c3244c2a202a5309bd2a297dcd29e2b71",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 449
      },
      {
        "segments": [
          {
            "segment_id": "d69e5a5c-2a8b-46a9-9eac-dce2799ef752",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 33,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n32 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=02H, Invert=1,\r\nCMask=1 This event counts cycles without actually retired uops.\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=02H, Invert=1,\r\nCMask=10\r\nNumber of cycles using always true condition (uops_ret < 16)\r\napplied to non PEBS uops retired event.\r\nMACHINE_CLEARS.COUNT\r\nEventSel=C3H, UMask=01H, EdgeDetect=1,\r\nCMask=1 Number of machine clears (nukes) of any type.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nCounts the number of memory ordering Machine Clears detected.\r\nMemory Ordering Machine Clears can result from one of the\r\nfollowing:a. memory disambiguation,b. external snoop, orc. cross\r\nSMT-HW-thread snoop (stores) hitting load buffer.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H Counts self-modifying code (SMC) detected, which causes a\r\nmachine clear.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise Counts all (macro) branch instructions retired.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise This event counts conditional branch instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise This event counts both direct and indirect near call instructions\r\nretired.\r\nBR_INST_RETIRED.NEAR_RETURN\r\nEventSel=C4H, UMask=08H, Precise This event counts return instructions retired.\r\nBR_INST_RETIRED.NOT_TAKEN\r\nEventSel=C4H, UMask=10H This event counts not taken branch instructions retired.\r\nBR_INST_RETIRED.NEAR_TAKEN\r\nEventSel=C4H, UMask=20H, Precise This event counts taken branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d69e5a5c-2a8b-46a9-9eac-dce2799ef752.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1ae29e2d1f4ecfa3e7468b251876504997d5e3b81974e321d67eec3c6bb9f58a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "20a47e7b-7538-42c8-8e66-22ef072aaf30",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 34,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n33 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=40H, Precise This event counts far branch instructions retired.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nCounts all the retired branch instructions that were mispredicted\r\nby the processor. A branch misprediction occurs when the\r\nprocessor incorrectly predicts the destination of the branch.\r\nWhen the misprediction is discovered at execution, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path.\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise This event counts mispredicted conditional branch instructions\r\nretired.\r\nBR_MISP_RETIRED.NEAR_CALL\r\nEventSel=C5H, UMask=02H, Precise Counts both taken and not taken retired mispredicted direct and\r\nindirect near calls, including both register and memory indirect.\r\nBR_MISP_RETIRED.NEAR_TAKEN\r\nEventSel=C5H, UMask=20H, Precise Number of near branch instructions retired that were\r\nmispredicted and taken.\r\nFRONTEND_RETIRED.DSB_MISS\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x11 , Precise\r\nCounts retired Instructions that experienced DSB (Decode\r\nstream buffer i.e. the decoded instruction-cache) miss. .\r\nFRONTEND_RETIRED.L1I_MISS\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x12 , Precise\r\nRetired Instructions who experienced Instruction L1 Cache true\r\nmiss.\r\nFRONTEND_RETIRED.L2_MISS\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x13 , Precise\r\nRetired Instructions who experienced Instruction L2 Cache true\r\nmiss.\r\nFRONTEND_RETIRED.ITLB_MISS\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x14 , Precise\r\nCounts retired Instructions that experienced iTLB (Instruction\r\nTLB) true miss.\r\nFRONTEND_RETIRED.STLB_MISS\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x15 , Precise\r\nCounts retired Instructions that experienced STLB (2nd level\r\nTLB) true miss. .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/20a47e7b-7538-42c8-8e66-22ef072aaf30.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5682f05794f874ed1b78528babed1b13b1295b23acb58f55808ac42a9b86c496",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 435
      },
      {
        "segments": [
          {
            "segment_id": "035866d0-13bd-4161-b914-cce63d567fc8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 35,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n34 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nFRONTEND_RETIRED.LATENCY_GE_2\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x400206 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 2 cycles which was\r\nnot interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x200206 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end had at least 2 bubble-slots for a period of 2 cycles\r\nwhich was not interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_4\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x400406 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 4 cycles which was\r\nnot interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_8\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x400806 , Precise\r\nCounts retired instructions that are delivered to the back-end\r\nafter a front-end stall of at least 8 cycles. During this period the\r\nfront-end delivered no uops.\r\nFRONTEND_RETIRED.LATENCY_GE_16\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x401006 , Precise\r\nCounts retired instructions that are delivered to the back-end\r\nafter a front-end stall of at least 16 cycles. During this period the\r\nfront-end delivered no uops.\r\nFRONTEND_RETIRED.LATENCY_GE_32\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x402006 , Precise\r\nCounts retired instructions that are delivered to the back-end\r\nafter a front-end stall of at least 32 cycles. During this period the\r\nfront-end delivered no uops.\r\nFRONTEND_RETIRED.LATENCY_GE_64\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x404006 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 64 cycles which was\r\nnot interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_128\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x408006 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 128 cycles which was\r\nnot interrupted by a back-end stall.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/035866d0-13bd-4161-b914-cce63d567fc8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f98a54ee90f479887e9145220f4f00cb04af779e0b8c46a063dd4b6b0f928d4c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 300
      },
      {
        "segments": [
          {
            "segment_id": "8e283a29-9dc0-4eb8-85c7-344aacc925df",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 36,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n35 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nFRONTEND_RETIRED.LATENCY_GE_256\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x410006 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 256 cycles which was\r\nnot interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_512\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x420006 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end delivered no uops for a period of 512 cycles which was\r\nnot interrupted by a back-end stall.\r\nFRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x100206 , Precise\r\nCounts retired instructions that are delivered to the back-end\r\nafter the front-end had at least 1 bubble-slot for a period of 2\r\ncycles. A bubble-slot is an empty issue-pipeline slot while there\r\nwas no RAT stall.\r\nFRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3\r\nEventSel=C6H, UMask=01H,\r\nMSR_PEBS_FRONTEND=0x300206 , Precise\r\nRetired instructions that are fetched after an interval where the\r\nfront-end had at least 3 bubble-slots for a period of 2 cycles\r\nwhich was not interrupted by a back-end stall.\r\nFP_ARITH_INST_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=01H\r\nNumber of SSE/AVX computational scalar double precision\r\nfloating-point instructions retired. Each count represents 1\r\ncomputation. Applies to SSE* and AVX* scalar double precision\r\nfloating-point instructions: ADD SUB MUL DIV MIN MAX SQRT\r\nFM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they\r\nperform multiple calculations per element.\r\nFP_ARITH_INST_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H\r\nNumber of SSE/AVX computational scalar single precision\r\nfloating-point instructions retired. Each count represents 1\r\ncomputation. Applies to SSE* and AVX* scalar single precision\r\nfloating-point instructions: ADD SUB MUL DIV MIN MAX RCP\r\nRSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count\r\ntwice as they perform multiple calculations per element.\r\nFP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\r\nEventSel=C7H, UMask=04H\r\nNumber of SSE/AVX computational 128-bit packed double\r\nprecision floating-point instructions retired. Each count\r\nrepresents 2 computations. Applies to SSE* and AVX* packed\r\ndouble precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8e283a29-9dc0-4eb8-85c7-344aacc925df.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=75e28d0bb52dbd824214b1e00ae2329d6ad18b55acfe9dff5db09609d8a17b81",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 325
      },
      {
        "segments": [
          {
            "segment_id": "7957163d-2517-478c-94fd-673a3740334c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 37,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n36 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nFP_ARITH_INST_RETIRED.128B_PACKED_SINGLE\r\nEventSel=C7H, UMask=08H\r\nNumber of SSE/AVX computational 128-bit packed single\r\nprecision floating-point instructions retired. Each count\r\nrepresents 4 computations. Applies to SSE* and AVX* packed\r\nsingle precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and\r\nFM(N)ADD/SUB instructions count twice as they perform multiple\r\ncalculations per element.\r\nFP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE\r\nEventSel=C7H, UMask=10H\r\nNumber of SSE/AVX computational 256-bit packed double\r\nprecision floating-point instructions retired. Each count\r\nrepresents 4 computations. Applies to SSE* and AVX* packed\r\ndouble precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element.\r\nFP_ARITH_INST_RETIRED.256B_PACKED_SINGLE\r\nEventSel=C7H, UMask=20H\r\nNumber of SSE/AVX computational 256-bit packed single\r\nprecision floating-point instructions retired. Each count\r\nrepresents 8 computations. Applies to SSE* and AVX* packed\r\nsingle precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and\r\nFM(N)ADD/SUB instructions count twice as they perform multiple\r\ncalculations per element.\r\nHLE_RETIRED.START\r\nEventSel=C8H, UMask=01H Number of times we entered an HLE region. Does not count\r\nnested transactions.\r\nHLE_RETIRED.COMMIT\r\nEventSel=C8H, UMask=02H Number of times HLE commit succeeded.\r\nHLE_RETIRED.ABORTED\r\nEventSel=C8H, UMask=04H, Precise Number of times HLE abort was triggered.\r\nHLE_RETIRED.ABORTED_MEM\r\nEventSel=C8H, UMask=08H Number of times an HLE execution aborted due to various\r\nmemory events (e.g., read/write capacity and conflicts).\r\nHLE_RETIRED.ABORTED_TIMER\r\nEventSel=C8H, UMask=10H Number of times an HLE execution aborted due to hardware\r\ntimer expiration.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7957163d-2517-478c-94fd-673a3740334c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=247e94e3bca7a0759bd0b13aca8c1d1ad8d12614726afaca6cb5a7358e548e34",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6ce65d4c-4184-4ae5-879b-9696f06ee8c6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 38,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n37 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nHLE_RETIRED.ABORTED_UNFRIENDLY\r\nEventSel=C8H, UMask=20H\r\nNumber of times an HLE execution aborted due to HLE\u0002unfriendly instructions and certain unfriendly events (such as AD\r\nassists etc.).\r\nHLE_RETIRED.ABORTED_MEMTYPE\r\nEventSel=C8H, UMask=40H Number of times an HLE execution aborted due to incompatible\r\nmemory type.\r\nHLE_RETIRED.ABORTED_EVENTS\r\nEventSel=C8H, UMask=80H Number of times an HLE execution aborted due to unfriendly\r\nevents (such as interrupts).\r\nRTM_RETIRED.START\r\nEventSel=C9H, UMask=01H Number of times we entered an RTM region. Does not count\r\nnested transactions.\r\nRTM_RETIRED.COMMIT\r\nEventSel=C9H, UMask=02H Number of times RTM commit succeeded.\r\nRTM_RETIRED.ABORTED\r\nEventSel=C9H, UMask=04H, Precise Number of times RTM abort was triggered.\r\nRTM_RETIRED.ABORTED_MEM\r\nEventSel=C9H, UMask=08H Number of times an RTM execution aborted due to various\r\nmemory events (e.g. read/write capacity and conflicts).\r\nRTM_RETIRED.ABORTED_TIMER\r\nEventSel=C9H, UMask=10H Number of times an RTM execution aborted due to uncommon\r\nconditions.\r\nRTM_RETIRED.ABORTED_UNFRIENDLY\r\nEventSel=C9H, UMask=20H Number of times an RTM execution aborted due to HLE\u0002unfriendly instructions.\r\nRTM_RETIRED.ABORTED_MEMTYPE\r\nEventSel=C9H, UMask=40H Number of times an RTM execution aborted due to incompatible\r\nmemory type.\r\nRTM_RETIRED.ABORTED_EVENTS\r\nEventSel=C9H, UMask=80H Number of times an RTM execution aborted due to none of the\r\nprevious 4 categories (e.g. interrupt).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/6ce65d4c-4184-4ae5-879b-9696f06ee8c6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e5656e7bf5ba0e951ca6cdcc9db08d2195ad7f6fb25b62dc8e788d1d6eeeae74",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 466
      },
      {
        "segments": [
          {
            "segment_id": "43c13f6b-954f-48f7-9a78-07604c126287",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 39,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n38 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nFP_ASSIST.ANY\r\nEventSel=CAH, UMask=1EH, CMask=1\r\nCounts cycles with any input and output SSE or x87 FP assist. If\r\nan input and output assist are detected on the same cycle the\r\nevent increments by 1.\r\nHW_INTERRUPTS.RECEIVED\r\nEventSel=CBH, UMask=01H Counts the number of hardware interruptions received by the\r\nprocessor.\r\nROB_MISC_EVENTS.LBR_INSERTS\r\nEventSel=CCH, UMask=20H\r\nIncrements when an entry is added to the Last Branch Record\r\n(LBR) array (or removed from the array in case of RETURNs in\r\ncall stack mode). The event requires LBR enable via\r\nIA32_DEBUGCTL MSR and branch type selection via\r\nMSR_LBR_SELECT.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 4 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 8 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 16 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 32 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 64 cycles. Reported latency may be longer than\r\njust the memory latency.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/43c13f6b-954f-48f7-9a78-07604c126287.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d7d9485cf4d010fee36ffede3e04d456796ad35601ff414dc0c7a99498dd5346",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "263245f5-027e-4c9c-aa89-5f7367cdfb17",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 40,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n39 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 128 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 256 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nCounts loads when the latency from first dispatch to completion\r\nis greater than 512 cycles. Reported latency may be longer than\r\njust the memory latency.\r\nMEM_INST_RETIRED.STLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Retired load instructions that miss the STLB.\r\nMEM_INST_RETIRED.STLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Retired store instructions that miss the STLB.\r\nMEM_INST_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise Retired load instructions with locked access.\r\nMEM_INST_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise Counts retired load instructions that split across a cacheline\r\nboundary.\r\nMEM_INST_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise Counts retired store instructions that split across a cacheline\r\nboundary.\r\nMEM_INST_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise All retired load instructions.\r\nMEM_INST_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise All retired store instructions.\r\nMEM_LOAD_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise\r\nCounts retired load instructions with at least one uop that hit in\r\nthe L1 data cache. This event includes all SW prefetches and lock\r\ninstructions regardless of the data source.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/263245f5-027e-4c9c-aa89-5f7367cdfb17.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2fea1b0f5de0bd4919c0e3d01c075059141b9a1eeae68b3b055cee4cb60a2868",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 511
      },
      {
        "segments": [
          {
            "segment_id": "31661ae7-696d-4524-a523-0100786f1847",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 41,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n40 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Retired load instructions with L2 cache hits as data sources.\r\nMEM_LOAD_RETIRED.L3_HIT\r\nEventSel=D1H, UMask=04H, Precise Counts retired load instructions with at least one uop that hit in\r\nthe L3 cache. .\r\nMEM_LOAD_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise Counts retired load instructions with at least one uop that\r\nmissed in the L1 cache.\r\nMEM_LOAD_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise Retired load instructions missed L2 cache as data sources.\r\nMEM_LOAD_RETIRED.L3_MISS\r\nEventSel=D1H, UMask=20H, Precise Counts retired load instructions with at least one uop that\r\nmissed in the L3 cache. .\r\nMEM_LOAD_RETIRED.FB_HIT\r\nEventSel=D1H, UMask=40H, Precise\r\nCounts retired load instructions with at least one uop was load\r\nmissed in L1 but hit FB (Fill Buffers) due to preceding miss to the\r\nsame cache line with data not ready. .\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_MISS\r\nEventSel=D2H, UMask=01H, Precise Retired load instructions which data sources were L3 hit and\r\ncross-core snoop missed in on-pkg core cache.\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_HIT\r\nEventSel=D2H, UMask=02H, Precise Retired load instructions which data sources were L3 and cross\u0002core snoop hits in on-pkg core cache.\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_HITM\r\nEventSel=D2H, UMask=04H, Precise Retired load instructions which data sources were HitM\r\nresponses from shared L3.\r\nMEM_LOAD_L3_HIT_RETIRED.XSNP_NONE\r\nEventSel=D2H, UMask=08H, Precise Retired load instructions which data sources were hits in L3\r\nwithout snoops required.\r\nMEM_LOAD_MISC_RETIRED.UC\r\nEventSel=D4H, UMask=04H, Precise Retired instructions with at least 1 uncacheable load or lock.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/31661ae7-696d-4524-a523-0100786f1847.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a518a17fe40fad3bf2a03bb3cd827819a7f73e1a18812a82e93f6f766f7b1506",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1e7edb45-bc27-49a9-82b5-698a452a62e0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 42,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n41 Document Number:335279-001 Revision 1.0\r\nTable 2: Performance Events of the Processor Core Supported by Skylake Microarchitecture (06_4EH, 06_5EH) and\r\nKaby Lake Microarchitecture (06_8EH, 06_9EH)\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=01H\r\nCounts the number of times the front-end is resteered when it\r\nfinds a branch instruction in a fetch line. This occurs for the first\r\ntime a branch instruction is fetched or when the branch is not\r\ntracked by the BPU (Branch Prediction Unit) anymore.\r\nL2_TRANS.L2_WB\r\nEventSel=F0H, UMask=40H Counts L2 writebacks that access L2 cache.\r\nL2_LINES_IN.ALL\r\nEventSel=F1H, UMask=1FH Counts the number of L2 cache lines filling the L2. Counting does\r\nnot cover rejects.\r\nL2_LINES_OUT.SILENT\r\nEventSel=F2H, UMask=01H\r\nCounts the number of lines that are silently dropped by L2 cache\r\nwhen triggered by an L2 cache fill. These lines are typically in\r\nShared or Exclusive state. A non-threaded event.\r\nL2_LINES_OUT.NON_SILENT\r\nEventSel=F2H, UMask=02H\r\nCounts the number of lines that are evicted by L2 cache when\r\ntriggered by an L2 cache fill. Those lines are in Modified state.\r\nModified lines are written back to L3.\r\n*L2_LINES_OUT.USELESS_PREF DEPRECATED\r\nEventSel=F2H, UMask=04H\r\nCounts the number of lines that have been hardware prefetched\r\nbut not used and now evicted by L2 cache.\r\n*Note:This event is deprecated.Use other event\r\nL2_LINES_OUT.USELESS_HWPF\r\nL2_LINES_OUT.USELESS_HWPF\r\nEventSel=F2H, UMask=04H\r\nCounts the number of lines that have been hardware prefetched\r\nbut not used and now evicted by L2 cache.Counts the number of\r\nlines that have been hardware prefetched but not used and\r\nnow evicted by L2 cache\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Counts the number of cache line split locks sent to the uncore.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1e7edb45-bc27-49a9-82b5-698a452a62e0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=aa81014bd148bac4f965fb97c518a568485cad808d001f231f3b53dbb4d6cc04",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 503
      },
      {
        "segments": [
          {
            "segment_id": "08df1646-6409-4056-9a10-84304ae91c4f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 43,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n42 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Broadwell\r\nMicroarchitecture - Intel® Core™ M and 5th Generation Intel®\r\nCore™ Processors\r\nThe Intel® Core™ M processors, the 5th generation Intel® Core™ processors and the Intel Xeon processor E3\r\n1200 v4 product family are based on the Broadwell Microarchitecture. performance-monitoring events in\r\nthe processor core are listed in the table below.\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions retired from\r\nexecution. For instructions that consist of multiple micro-ops,\r\nthis event counts the retirement of the last micro-op of the\r\ninstruction. Counting continues during hardware interrupts,\r\ntraps, and inside interrupt handlers.\r\nNotes: INST_RETIRED.ANY is counted by a designated fixed\r\ncounter, leaving the four (eight when Hyperthreading is disabled)\r\nprogrammable counters available for other events.\r\nINST_RETIRED.ANY_P is counted by a programmable counter and\r\nit is an architectural performance event.\r\nCounting: Faulting executions of GETSEC/VM entry/VM\r\nExit/MWait will not count as retired instructions.\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed\r\nThis event counts the number of core cycles while the thread is\r\nnot in a halt state. The thread enters the halt state when it is\r\nrunning the HLT instruction. This event is a component in many\r\nkey event ratios. The core frequency may change from time to\r\ntime due to transitions associated with Enhanced Intel\r\nSpeedStep Technology or TM2. For this reason this event may\r\nhave a changing ratio with regards to time. When the core\r\nfrequency is constant, this event can approximate elapsed time\r\nwhile the core was not in the halt state. It is counted on a\r\ndedicated fixed counter, leaving the four (eight when\r\nHyperthreading is disabled) programmable counters available for\r\nother events.\r\nCPU_CLK_UNHALTED.THREAD_ANY\r\nAnyThread=1, Architectural, Fixed Core cycles when at least one thread on the physical core is not\r\nin halt state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/08df1646-6409-4056-9a10-84304ae91c4f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3eeb0d8978a0d9034b5a5b29b83757921b24ee704873ce09a7d9997d6c60d205",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 314
      },
      {
        "segments": [
          {
            "segment_id": "811c0ba4-9950-44bf-941c-a8da12be8948",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 44,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n43 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nThis event counts the number of reference cycles when the core\r\nis not in a halt state. The core enters the halt state when it is\r\nrunning the HLT instruction or the MWAIT instruction. This event\r\nis not affected by core frequency changes (for example, P states,\r\nTM2 transitions) but has the same incrementing frequency as\r\nthe time stamp counter. This event can approximate elapsed\r\ntime while the core was not in a halt state. This event has a\r\nconstant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It\r\nis counted on a dedicated fixed counter, leaving the four (eight\r\nwhen Hyperthreading is disabled) programmable counters\r\navailable for other events.\r\nNote: On all current platforms this event stops counting during\r\n'throttling (TM)' states duty off periods the processor is 'halted'.\r\nThis event is clocked by base clock (100 Mhz) on Sandy Bridge.\r\nThe counter update is done at a lower clock rate then the core\r\nclock the overflow status bit for this counter may appear 'sticky'.\r\nAfter the counter has overflowed and software clears the\r\noverflow status bit and resets the counter to less than MAX. The\r\nreset value to the counter is not clocked immediately so the\r\noverflow status bit will flip 'high (1)' and generate another PMI (if\r\nenabled) after which the reset value gets clocked into the\r\ncounter. Therefore, software will get the interrupt, read the\r\noverflow status bit '1 for bit 34 while the counter value is less\r\nthan MAX. Software should ignore this case.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H\r\nThis event counts how many times the load operation got the\r\ntrue Block-on-Store blocking code preventing store forwarding.\r\nThis includes cases when:\r\n- preceding store conflicts with the load (incomplete overlap);\r\n- store forwarding is impossible due to u-arch limitations;\r\n- preceding lock RMW operations are not forwarded;\r\n- store has the no-forward bit set (uncacheable/page\u0002split/masked stores);\r\n- all-blocking stores are used (mostly, fences and port I/O);\r\nand others.\r\nThe most common case is a load blocked due to its address range\r\noverlapping with a preceding smaller uncompleted store. Note:\r\nThis event does not take into account cases of out-of-SW-control\r\n(for example, SbTailHit), unknown physical STA, and cases of\r\nblocking loads on store due to being non-WB memory type or a\r\nlock. These cases are covered by other events.\r\nSee the table of not supported store forwards in the\r\nOptimization Guide.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/811c0ba4-9950-44bf-941c-a8da12be8948.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=583412701c5d33b5e09fb5b51ef71c73309a54f57cea41eab99e2f0c073aed9f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 419
      },
      {
        "segments": [
          {
            "segment_id": "06db8903-8143-46f9-a47b-c0227f4285d0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 45,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n44 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS.NO_SR\r\nEventSel=03H, UMask=08H\r\nThis event counts the number of times that split load operations\r\nare temporarily blocked because all resources for handling the\r\nsplit accesses are in use.\r\nMISALIGN_MEM_REF.LOADS\r\nEventSel=05H, UMask=01H This event counts speculative cache-line split load uops\r\ndispatched to the L1 cache.\r\nMISALIGN_MEM_REF.STORES\r\nEventSel=05H, UMask=02H This event counts speculative cache line split store-address\r\n(STA) uops dispatched to the L1 cache.\r\nLD_BLOCKS_PARTIAL.ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H\r\nThis event counts false dependencies in MOB when the partial\r\ncomparison upon loose net check and dependency was resolved\r\nby the Enhanced Loose net mechanism. This may not result in\r\nhigh performance penalties. Loose net checks can fail when loads\r\nand stores are 4k aliased.\r\nDTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=08H, UMask=01H This event counts load misses in all DTLB levels that cause page\r\nwalks of any page size (4K/2M/4M/1G).\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_4K\r\nEventSel=08H, UMask=02H\r\nThis event counts load misses in all DTLB levels that cause a\r\ncompleted page walk (4K page size). The page walk can end with\r\nor without a fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=08H, UMask=04H\r\nThis event counts load misses in all DTLB levels that cause a\r\ncompleted page walk (2M and 4M page sizes). The page walk can\r\nend with or without a fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_1G\r\nEventSel=08H, UMask=08H\r\nThis event counts load misses in all DTLB levels that cause a\r\ncompleted page walk (1G page size). The page walk can end with\r\nor without a fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=0EH Demand load Miss in all translation lookaside buffer (TLB) levels\r\ncauses a page walk that completes of any page size.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/06db8903-8143-46f9-a47b-c0227f4285d0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=43ff8b77eee01ce55891feae7eb56c8c1e84eab5cdeb9a73509fdaf6ddf641e8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 275
      },
      {
        "segments": [
          {
            "segment_id": "1e44fd6a-fc77-42a8-8444-1392cb3c2b8e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 46,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n45 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.WALK_DURATION\r\nEventSel=08H, UMask=10H This event counts the number of cycles while PMH is busy with\r\nthe page walk.\r\nDTLB_LOAD_MISSES.STLB_HIT_4K\r\nEventSel=08H, UMask=20H Load misses that miss the DTLB and hit the STLB (4K).\r\nDTLB_LOAD_MISSES.STLB_HIT_2M\r\nEventSel=08H, UMask=40H Load misses that miss the DTLB and hit the STLB (2M).\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=60H Load operations that miss the first DTLB level but hit the second\r\nand do not cause page walks.\r\nINT_MISC.RECOVERY_CYCLES\r\nEventSel=0DH, UMask=03H, CMask=1 Cycles checkpoints in Resource Allocation Table (RAT) are\r\nrecovering from JEClear or machine clear.\r\nINT_MISC.RECOVERY_CYCLES_ANY\r\nEventSel=0DH, UMask=03H, AnyThread=1,\r\nCMask=1\r\nCore cycles the allocator was stalled due to recovery from earlier\r\nclear event for any thread running on the physical core (e.g.\r\nmisprediction or memory nuke).\r\nINT_MISC.RAT_STALL_CYCLES\r\nEventSel=0DH, UMask=08H\r\nThis event counts the number of cycles during which Resource\r\nAllocation Table (RAT) external stall is sent to Instruction Decode\r\nQueue (IDQ) for the current thread. This also includes the cycles\r\nduring which the Allocator is serving another thread.\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H This event counts the number of Uops issued by the Resource\r\nAllocation Table (RAT) to the reservation station (RS).\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1\r\nThis event counts cycles during which the Resource Allocation\r\nTable (RAT) does not issue any Uops to the reservation station\r\n(RS) for the current thread.\r\nUOPS_ISSUED.FLAGS_MERGE\r\nEventSel=0EH, UMask=10H\r\nNumber of flags-merge uops being allocated. Such uops\r\nconsidered perf sensitive\r\nadded by GSR u-arch.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1e44fd6a-fc77-42a8-8444-1392cb3c2b8e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c2d94c2e4241fc47a6dcb364c009ea260929f5bb74be271e3d926e1b4e1a8aae",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dc844891-d311-414c-97f3-4d58f0e0d853",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 47,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n46 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_ISSUED.SLOW_LEA\r\nEventSel=0EH, UMask=20H\r\nNumber of slow LEA uops being allocated. A uop is generally\r\nconsidered SlowLea if it has 3 sources (e.g. 2 sources +\r\nimmediate) regardless if as a result of LEA instruction or not.\r\nUOPS_ISSUED.SINGLE_MUL\r\nEventSel=0EH, UMask=40H Number of Multiply packed/scalar single precision uops allocated.\r\nARITH.FPU_DIV_ACTIVE\r\nEventSel=14H, UMask=01H\r\nThis event counts the number of the divide operations executed.\r\nUses edge-detect and a cmask value of 1 on\r\nARITH.FPU_DIV_ACTIVE to get the number of the divide\r\noperations executed.\r\nL2_RQSTS.DEMAND_DATA_RD_MISS\r\nEventSel=24H, UMask=21H This event counts the number of demand Data Read requests\r\nthat miss L2 cache. Only not rejected loads are counted.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=22H RFO requests that miss L2 cache.\r\nL2_RQSTS.CODE_RD_MISS\r\nEventSel=24H, UMask=24H L2 cache misses when fetching instructions.\r\nL2_RQSTS.ALL_DEMAND_MISS\r\nEventSel=24H, UMask=27H Demand requests that miss L2 cache.\r\nL2_RQSTS.L2_PF_MISS\r\nEventSel=24H, UMask=30H This event counts the number of requests from the L2 hardware\r\nprefetchers that miss L2 cache.\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=3FH All requests that miss L2 cache.\r\nL2_RQSTS.DEMAND_DATA_RD_HIT\r\nEventSel=24H, UMask=41H This event counts the number of demand Data Read requests\r\nthat hit L2 cache. Only not rejected loads are counted.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=42H RFO requests that hit L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/dc844891-d311-414c-97f3-4d58f0e0d853.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=593ed8b4d67aa0d7ea904715955c4f9537cde0720ea7377f7945563aff3f8420",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 469
      },
      {
        "segments": [
          {
            "segment_id": "bbac42ec-62e9-49bc-a6b5-866492f483c7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 48,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n47 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.CODE_RD_HIT\r\nEventSel=24H, UMask=44H L2 cache hits when fetching instructions, code reads.\r\nL2_RQSTS.L2_PF_HIT\r\nEventSel=24H, UMask=50H This event counts the number of requests from the L2 hardware\r\nprefetchers that hit L2 cache. L3 prefetch new types.\r\nL2_RQSTS.ALL_DEMAND_DATA_RD\r\nEventSel=24H, UMask=E1H\r\nThis event counts the number of demand Data Read requests\r\n(including requests from L1D hardware prefetchers). These loads\r\nmay hit or miss L2 cache. Only non rejected loads are counted.\r\nL2_RQSTS.ALL_RFO\r\nEventSel=24H, UMask=E2H\r\nThis event counts the total number of RFO (read for ownership)\r\nrequests to L2 cache. L2 RFO requests include both L1D demand\r\nRFO misses as well as L1D RFO prefetches.\r\nL2_RQSTS.ALL_CODE_RD\r\nEventSel=24H, UMask=E4H This event counts the total number of L2 code requests.\r\nL2_RQSTS.ALL_DEMAND_REFERENCES\r\nEventSel=24H, UMask=E7H Demand requests to L2 cache.\r\nL2_RQSTS.ALL_PF\r\nEventSel=24H, UMask=F8H This event counts the total number of requests from the L2\r\nhardware prefetchers.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All L2 requests.\r\nL2_DEMAND_RQSTS.WB_HIT\r\nEventSel=27H, UMask=50H This event counts the number of WB requests that hit L2 cache.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural\r\nThis event counts core-originated cacheable demand requests\r\nthat miss the last level cache (LLC). Demand requests include\r\nloads, RFOs, and hardware prefetches from L1D, and instruction\r\nfetches from IFU.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bbac42ec-62e9-49bc-a6b5-866492f483c7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8fc8c8d3e65706d6259d6c97cdfb4007fd3bafb6e0376869f6233b3d3ee5be04",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7a86228c-3b32-4b7d-b31d-fc58f1197160",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 49,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n48 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural\r\nThis event counts core-originated cacheable demand requests\r\nthat refer to the last level cache (LLC). Demand requests include\r\nloads, RFOs, and hardware prefetches from L1D, and instruction\r\nfetches from IFU.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nThis is an architectural event that counts the number of thread\r\ncycles while the thread is not in a halt state. The thread enters\r\nthe halt state when it is running the HLT instruction. The core\r\nfrequency may change from time to time due to power or\r\nthermal throttling. For this reason, this event may have a\r\nchanging ratio with regards to wall clock time.\r\nCPU_CLK_UNHALTED.THREAD_P_ANY\r\nEventSel=3CH, UMask=00H, AnyThread=1,\r\nArchitectural\r\nCore cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural This is a fixed-frequency event programmed to general counters.\r\nIt counts when the core is unhalted at 100 Mhz.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when the thread is unhalted (counts at 100\r\nMHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.\r\nCPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7a86228c-3b32-4b7d-b31d-fc58f1197160.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d545dd652bdf44d0d3543b1a3b38ce5cfab5c66cdcc536645f834cd221d1f762",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 488
      },
      {
        "segments": [
          {
            "segment_id": "987f7143-8d1f-4bb6-aa92-36dc9399aa48",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 50,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n49 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nL1D_PEND_MISS.PENDING\r\nEventSel=48H, UMask=01H\r\nThis event counts duration of L1D miss outstanding, that is each\r\ncycle number of Fill Buffers (FB) outstanding required by\r\nDemand Reads. FB either is held by demand loads, or it is held by\r\nnon-demand loads and gets hit at least once by demand. The\r\nvalid outstanding interval is defined until the FB deallocation by\r\none of the following ways: from FB allocation, if FB is allocated\r\nby demand; from the demand Hit FB, if it is allocated by\r\nhardware or software prefetch.\r\nNote: In the L1D, a Demand Read contains cacheable or\r\nnoncacheable demand loads, including ones causing cache-line\r\nsplits and reads due to page walks resulted from any request\r\ntype.\r\nL1D_PEND_MISS.PENDING_CYCLES\r\nEventSel=48H, UMask=01H, CMask=1 This event counts duration of L1D miss outstanding in cycles.\r\nL1D_PEND_MISS.PENDING_CYCLES_ANY\r\nEventSel=48H, UMask=01H, AnyThread=1,\r\nCMask=1\r\nCycles with L1D load Misses outstanding from any thread on\r\nphysical core.\r\nL1D_PEND_MISS.FB_FULL\r\nEventSel=48H, UMask=02H, CMask=1 Cycles a demand request was blocked due to Fill Buffers\r\ninavailability.\r\nDTLB_STORE_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=49H, UMask=01H This event counts store misses in all DTLB levels that cause page\r\nwalks of any page size (4K/2M/4M/1G).\r\nDTLB_STORE_MISSES.WALK_COMPLETED_4K\r\nEventSel=49H, UMask=02H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (4K page size). The page walk can end with\r\nor without a fault.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=49H, UMask=04H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (2M and 4M page sizes). The page walk can\r\nend with or without a fault.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_1G\r\nEventSel=49H, UMask=08H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (1G page size). The page walk can end with\r\nor without a fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/987f7143-8d1f-4bb6-aa92-36dc9399aa48.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=88462def14c902783a6b496a8c5187244d5cca410feb8d3d0cbf651574533114",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 303
      },
      {
        "segments": [
          {
            "segment_id": "523e4c2b-af5b-4d01-a8a6-5889e64e5b30",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 51,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n50 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=0EH Store misses in all DTLB levels that cause completed page walks.\r\nDTLB_STORE_MISSES.WALK_DURATION\r\nEventSel=49H, UMask=10H This event counts the number of cycles while PMH is busy with\r\nthe page walk.\r\nDTLB_STORE_MISSES.STLB_HIT_4K\r\nEventSel=49H, UMask=20H Store misses that miss the DTLB and hit the STLB (4K).\r\nDTLB_STORE_MISSES.STLB_HIT_2M\r\nEventSel=49H, UMask=40H Store misses that miss the DTLB and hit the STLB (2M).\r\nDTLB_STORE_MISSES.STLB_HIT\r\nEventSel=49H, UMask=60H Store operations that miss the first TLB level but hit the second\r\nand do not cause page walks.\r\nLOAD_HIT_PRE.SW_PF\r\nEventSel=4CH, UMask=01H\r\nThis event counts all not software-prefetch load dispatches that\r\nhit the fill buffer (FB) allocated for the software prefetch. It can\r\nalso be incremented by some lock instructions. So it should only\r\nbe used with profiling so that the locks can be excluded by asm\r\ninspection of the nearby instructions.\r\nLOAD_HIT_PRE.HW_PF\r\nEventSel=4CH, UMask=02H This event counts all not software-prefetch load dispatches that\r\nhit the fill buffer (FB) allocated for the hardware prefetch.\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H\r\nThis event counts cycles for an extended page table walk. The\r\nExtended Page directory cache differs from standard TLB caches\r\nby the operating system that use it. Virtual machine operating\r\nsystems use the extended page directory cache, while guest\r\noperating systems use the standard TLB caches.\r\nL1D.REPLACEMENT\r\nEventSel=51H, UMask=01H\r\nThis event counts L1D data line replacements including\r\nopportunistic replacements, and replacements that require stall\u0002for-replace or block-for-replace.\r\nTX_MEM.ABORT_CONFLICT\r\nEventSel=54H, UMask=01H Number of times a TSX line had a cache conflict.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/523e4c2b-af5b-4d01-a8a6-5889e64e5b30.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c994656035979ad316d14800c7666f193f6b1ab5a7f0212017cae28a61aaba7d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a7e1e433-a067-45a3-b051-4f67158fd130",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 52,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n51 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nTX_MEM.ABORT_CAPACITY_WRITE\r\nEventSel=54H, UMask=02H Number of times a TSX Abort was triggered due to an evicted\r\nline caused by a transaction overflow.\r\nTX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\r\nEventSel=54H, UMask=04H Number of times a TSX Abort was triggered due to a non\u0002release/commit store to lock.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\r\nEventSel=54H, UMask=08H Number of times a TSX Abort was triggered due to commit but\r\nLock Buffer not empty.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\r\nEventSel=54H, UMask=10H Number of times a TSX Abort was triggered due to\r\nrelease/commit but data and address mismatch.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\r\nEventSel=54H, UMask=20H Number of times a TSX Abort was triggered due to attempting\r\nan unsupported alignment from Lock Buffer.\r\nTX_MEM.HLE_ELISION_BUFFER_FULL\r\nEventSel=54H, UMask=40H Number of times we could not allocate Lock Buffer.\r\nMOVE_ELIMINATION.INT_ELIMINATED\r\nEventSel=58H, UMask=01H Number of integer Move Elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.SIMD_ELIMINATED\r\nEventSel=58H, UMask=02H Number of SIMD Move Elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.INT_NOT_ELIMINATED\r\nEventSel=58H, UMask=04H Number of integer Move Elimination candidate uops that were\r\nnot eliminated.\r\nMOVE_ELIMINATION.SIMD_NOT_ELIMINATED\r\nEventSel=58H, UMask=08H Number of SIMD Move Elimination candidate uops that were not\r\neliminated.\r\nCPL_CYCLES.RING0\r\nEventSel=5CH, UMask=01H This event counts the unhalted core cycles during which the\r\nthread is in the ring 0 privileged mode.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a7e1e433-a067-45a3-b051-4f67158fd130.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5766cff7ba0cdbb16022c7322eb597c7b5dc946f8d6aed60296bbed81cf51ef3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 474
      },
      {
        "segments": [
          {
            "segment_id": "919e76e5-7fad-4be0-8730-d36e6fcc2d4a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 53,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n52 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nCPL_CYCLES.RING0_TRANS\r\nEventSel=5CH, UMask=01H, EdgeDetect=1,\r\nCMask=1\r\nThis event counts when there is a transition from ring 1,2 or 3 to\r\nring0.\r\nCPL_CYCLES.RING123\r\nEventSel=5CH, UMask=02H This event counts unhalted core cycles during which the thread\r\nis in rings 1, 2, or 3.\r\nTX_EXEC.MISC1\r\nEventSel=5DH, UMask=01H\r\nCounts the number of times a class of instructions that may\r\ncause a transactional abort was executed. Since this is the count\r\nof execution, it may not always cause a transactional abort.\r\nTX_EXEC.MISC2\r\nEventSel=5DH, UMask=02H Unfriendly TSX abort triggered by a vzeroupper instruction.\r\nTX_EXEC.MISC3\r\nEventSel=5DH, UMask=04H Unfriendly TSX abort triggered by a nest count that is too deep.\r\nTX_EXEC.MISC4\r\nEventSel=5DH, UMask=08H RTM region detected inside HLE.\r\nTX_EXEC.MISC5\r\nEventSel=5DH, UMask=10H Counts the number of times an HLE XACQUIRE instruction was\r\nexecuted inside an RTM transactional region.\r\nRS_EVENTS.EMPTY_CYCLES\r\nEventSel=5EH, UMask=01H\r\nThis event counts cycles during which the reservation station\r\n(RS) is empty for the thread.\r\nNote: In ST-mode, not active thread should drive 0. This is usually\r\ncaused by severely costly branch mispredictions, or allocator/FE\r\nissues.\r\nRS_EVENTS.EMPTY_END\r\nEventSel=5EH, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1\r\nCounts end of periods where the Reservation Station (RS) was\r\nempty. Could be useful to precisely locate Frontend Latency\r\nBound issues.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/919e76e5-7fad-4be0-8730-d36e6fcc2d4a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b344f42fecd2fa2b38cf73c2856c72120e148131cace9f298db7731211e7602f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "95c23354-6396-4286-a5af-eeb91f673a13",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 54,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n53 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H\r\nThis event counts the number of offcore outstanding Demand\r\nData Read transactions in the super queue (SQ) every cycle. A\r\ntransaction is considered to be in the Offcore outstanding state\r\nbetween L2 miss and transaction completion sent to requestor.\r\nSee the corresponding Umask under OFFCORE_REQUESTS.\r\nNote: A prefetch promoted to Demand is counted from the\r\npromotion point.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H, CMask=1\r\nThis event counts cycles when offcore outstanding Demand Data\r\nRead transactions are present in the super queue (SQ). A\r\ntransaction is considered to be in the Offcore outstanding state\r\nbetween L2 miss and transaction completion sent to requestor\r\n(SQ de-allocation).\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\r\nEventSel=60H, UMask=01H, CMask=6 Cycles with at least 6 offcore outstanding Demand Data Read\r\ntransactions in uncore queue.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H\r\nThis event counts the number of offcore outstanding Code\r\nReads transactions in the super queue every cycle. The \"Offcore\r\noutstanding\" state of the transaction lasts from the L2 miss until\r\nthe sending transaction completion to requestor (SQ\r\ndeallocation). See the corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\r\nEventSel=60H, UMask=04H\r\nThis event counts the number of offcore outstanding RFO (store)\r\ntransactions in the super queue (SQ) every cycle. A transaction is\r\nconsidered to be in the Offcore outstanding state between L2\r\nmiss and transaction completion sent to requestor (SQ de\u0002allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\r\nEventSel=60H, UMask=04H, CMask=1\r\nThis event counts the number of offcore outstanding demand\r\nrfo Reads transactions in the super queue every cycle. The\r\n\"Offcore outstanding\" state of the transaction lasts from the L2\r\nmiss until the sending transaction completion to requestor (SQ\r\ndeallocation). See the corresponding Umask under\r\nOFFCORE_REQUESTS.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/95c23354-6396-4286-a5af-eeb91f673a13.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bbb734a8e545bc8b928a3af8adde0e21d1fcdc3338f17612bb8221200298683d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 512
      },
      {
        "segments": [
          {
            "segment_id": "374a136f-3fc4-4507-81e5-969906bc32e7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 55,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n54 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\r\nEventSel=60H, UMask=08H\r\nThis event counts the number of offcore outstanding cacheable\r\nCore Data Read transactions in the super queue every cycle. A\r\ntransaction is considered to be in the Offcore outstanding state\r\nbetween L2 miss and transaction completion sent to requestor\r\n(SQ de-allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\r\nEventSel=60H, UMask=08H, CMask=1\r\nThis event counts cycles when offcore outstanding cacheable\r\nCore Data Read transactions are present in the super queue. A\r\ntransaction is considered to be in the Offcore outstanding state\r\nbetween L2 miss and transaction completion sent to requestor\r\n(SQ de-allocation). See corresponding Umask under\r\nOFFCORE_REQUESTS.\r\nLOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\r\nEventSel=63H, UMask=01H\r\nThis event counts cycles in which the L1 and L2 are locked due\r\nto a UC lock or split lock. A lock is asserted in case of locked\r\nmemory access, due to noncacheable memory, locked operation\r\nthat spans two cache lines, or a page walk from the\r\nnoncacheable page table. L1D and L2 locks have a very high\r\nperformance penalty and it is highly recommended to avoid such\r\naccess.\r\nLOCK_CYCLES.CACHE_LOCK_DURATION\r\nEventSel=63H, UMask=02H\r\nThis event counts the number of cycles when the L1D is locked.\r\nIt is a superset of the 0x1 mask\r\n(BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).\r\nIDQ.EMPTY\r\nEventSel=79H, UMask=02H\r\nThis counts the number of cycles that the instruction decoder\r\nqueue is empty and can indicate that the application may be\r\nbound in the front end. It does not determine whether there are\r\nuops being delivered to the Alloc stage since uops can be\r\ndelivered by bypass skipping the Instruction Decode Queue (IDQ)\r\nwhen it is empty.\r\nIDQ.MITE_UOPS\r\nEventSel=79H, UMask=04H\r\nThis event counts the number of uops delivered to Instruction\r\nDecode Queue (IDQ) from the MITE path. Counting includes uops\r\nthat may \"bypass\" the IDQ. This also means that uops are not\r\nbeing delivered from the Decode Stream Buffer (DSB).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/374a136f-3fc4-4507-81e5-969906bc32e7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ddc6d44cc4f129968b9505802ca917fdd20b13938d5564519d6ba75870da6ead",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 323
      },
      {
        "segments": [
          {
            "segment_id": "adc37158-2b09-4746-b90d-f16c9ab7e501",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 56,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n55 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MITE_CYCLES\r\nEventSel=79H, UMask=04H, CMask=1\r\nThis event counts cycles during which uops are being delivered\r\nto Instruction Decode Queue (IDQ) from the MITE path. Counting\r\nincludes uops that may \"bypass\" the IDQ.\r\nIDQ.DSB_UOPS\r\nEventSel=79H, UMask=08H\r\nThis event counts the number of uops delivered to Instruction\r\nDecode Queue (IDQ) from the Decode Stream Buffer (DSB) path.\r\nCounting includes uops that may \"bypass\" the IDQ.\r\nIDQ.DSB_CYCLES\r\nEventSel=79H, UMask=08H, CMask=1\r\nThis event counts cycles during which uops are being delivered\r\nto Instruction Decode Queue (IDQ) from the Decode Stream\r\nBuffer (DSB) path. Counting includes uops that may \"bypass\" the\r\nIDQ.\r\nIDQ.MS_DSB_UOPS\r\nEventSel=79H, UMask=10H\r\nThis event counts the number of uops initiated by Decode\r\nStream Buffer (DSB) that are being delivered to Instruction\r\nDecode Queue (IDQ) while the Microcode Sequencer (MS) is busy.\r\nCounting includes uops that may \"bypass\" the IDQ.\r\nIDQ.MS_DSB_CYCLES\r\nEventSel=79H, UMask=10H, CMask=1\r\nThis event counts cycles during which uops initiated by Decode\r\nStream Buffer (DSB) are being delivered to Instruction Decode\r\nQueue (IDQ) while the Microcode Sequencer (MS) is busy.\r\nCounting includes uops that may \"bypass\" the IDQ.\r\nIDQ.MS_DSB_OCCUR\r\nEventSel=79H, UMask=10H, EdgeDetect=1,\r\nCMask=1\r\nThis event counts the number of deliveries to Instruction Decode\r\nQueue (IDQ) initiated by Decode Stream Buffer (DSB) while the\r\nMicrocode Sequencer (MS) is busy. Counting includes uops that\r\nmay \"bypass\" the IDQ.\r\nIDQ.ALL_DSB_CYCLES_4_UOPS\r\nEventSel=79H, UMask=18H, CMask=4\r\nThis event counts the number of cycles 4 uops were delivered to\r\nInstruction Decode Queue (IDQ) from the Decode Stream Buffer\r\n(DSB) path. Counting includes uops that may \"bypass\" the IDQ.\r\nIDQ.ALL_DSB_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=18H, CMask=1\r\nThis event counts the number of cycles uops were delivered to\r\nInstruction Decode Queue (IDQ) from the Decode Stream Buffer\r\n(DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/adc37158-2b09-4746-b90d-f16c9ab7e501.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fb4fcc3e5235f64fda7ccbe48b53f0a23ab5b6fd7e134f01029fa15f36cc7d61",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 309
      },
      {
        "segments": [
          {
            "segment_id": "4f8a2452-6399-4570-a040-7de4921751e2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 57,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n56 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MS_MITE_UOPS\r\nEventSel=79H, UMask=20H\r\nThis event counts the number of uops initiated by MITE and\r\ndelivered to Instruction Decode Queue (IDQ) while the Microcode\r\nSequenser (MS) is busy. Counting includes uops that may\r\n\"bypass\" the IDQ.\r\nIDQ.ALL_MITE_CYCLES_4_UOPS\r\nEventSel=79H, UMask=24H, CMask=4\r\nThis event counts the number of cycles 4 uops were delivered to\r\nInstruction Decode Queue (IDQ) from the MITE path. Counting\r\nincludes uops that may \"bypass\" the IDQ. This also means that\r\nuops are not being delivered from the Decode Stream Buffer\r\n(DSB).\r\nIDQ.ALL_MITE_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=24H, CMask=1\r\nThis event counts the number of cycles uops were delivered to\r\nInstruction Decode Queue (IDQ) from the MITE path. Counting\r\nincludes uops that may \"bypass\" the IDQ. This also means that\r\nuops are not being delivered from the Decode Stream Buffer\r\n(DSB).\r\nIDQ.MS_UOPS\r\nEventSel=79H, UMask=30H\r\nThis event counts the total number of uops delivered to\r\nInstruction Decode Queue (IDQ) while the Microcode Sequenser\r\n(MS) is busy. Counting includes uops that may \"bypass\" the IDQ.\r\nUops maybe initiated by Decode Stream Buffer (DSB) or MITE.\r\nIDQ.MS_CYCLES\r\nEventSel=79H, UMask=30H, CMask=1\r\nThis event counts cycles during which uops are being delivered\r\nto Instruction Decode Queue (IDQ) while the Microcode\r\nSequenser (MS) is busy. Counting includes uops that may\r\n\"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer\r\n(DSB) or MITE.\r\nIDQ.MS_SWITCHES\r\nEventSel=79H, UMask=30H, EdgeDetect=1,\r\nCMask=1\r\nNumber of switches from DSB (Decode Stream Buffer) or MITE\r\n(legacy decode pipeline) to the Microcode Sequencer.\r\nIDQ.MITE_ALL_UOPS\r\nEventSel=79H, UMask=3CH\r\nThis event counts the number of uops delivered to Instruction\r\nDecode Queue (IDQ) from the MITE path. Counting includes uops\r\nthat may \"bypass\" the IDQ. This also means that uops are not\r\nbeing delivered from the Decode Stream Buffer (DSB).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4f8a2452-6399-4570-a040-7de4921751e2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9f467abc4019f93d6f06efcee0f3bad53f77e7a4cd0f29f1830abb37e0b76f5f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 305
      },
      {
        "segments": [
          {
            "segment_id": "fc08c74f-0749-4f4a-890f-af9789b48d20",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 58,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n57 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H\r\nThis event counts the number of both cacheable and\r\nnoncacheable Instruction Cache, Streaming Buffer and Victim\r\nCache Reads including UC fetches.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H This event counts the number of instruction cache, streaming\r\nbuffer and victim cache misses. Counting includes UC accesses.\r\nICACHE.IFDATA_STALL\r\nEventSel=80H, UMask=04H This event counts cycles during which the demand fetch waits\r\nfor data (wfdM104H) from L2 or iSB (opportunistic hit).\r\nITLB_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=85H, UMask=01H This event counts store misses in all DTLB levels that cause page\r\nwalks of any page size (4K/2M/4M/1G).\r\nITLB_MISSES.WALK_COMPLETED_4K\r\nEventSel=85H, UMask=02H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (4K page size). The page walk can end with\r\nor without a fault.\r\nITLB_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=85H, UMask=04H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (2M and 4M page sizes). The page walk can\r\nend with or without a fault.\r\nITLB_MISSES.WALK_COMPLETED_1G\r\nEventSel=85H, UMask=08H\r\nThis event counts store misses in all DTLB levels that cause a\r\ncompleted page walk (1G page size). The page walk can end with\r\nor without a fault.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=0EH Misses in all ITLB levels that cause completed page walks.\r\nITLB_MISSES.WALK_DURATION\r\nEventSel=85H, UMask=10H This event counts the number of cycles while PMH is busy with\r\nthe page walk.\r\nITLB_MISSES.STLB_HIT_4K\r\nEventSel=85H, UMask=20H Core misses that miss the DTLB and hit the STLB (4K).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fc08c74f-0749-4f4a-890f-af9789b48d20.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=69a1d341b206b417eadf456ceffd33566d5ab5c1bfec19b896881807a4db445e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "67278a99-f887-445d-81d6-81cb57406682",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 59,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n58 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.STLB_HIT_2M\r\nEventSel=85H, UMask=40H Code misses that miss the DTLB and hit the STLB (2M).\r\nITLB_MISSES.STLB_HIT\r\nEventSel=85H, UMask=60H Operations that miss the first ITLB level but hit the second and\r\ndo not cause any page walks.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H\r\nThis event counts stalls occured due to changing prefix length\r\n(66, 67 or REX.W when they change the length of the decoded\r\ninstruction). Occurrences counting is proportional to the number\r\nof prefixes in a 16B-line. This may result in the following\r\npenalties: three-cycle penalty for each LCP in a 16-byte chunk.\r\nBR_INST_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=88H, UMask=41H This event counts not taken macro-conditional branch\r\ninstructions.\r\nBR_INST_EXEC.TAKEN_CONDITIONAL\r\nEventSel=88H, UMask=81H This event counts taken speculative and retired macro\u0002conditional branch instructions.\r\nBR_INST_EXEC.TAKEN_DIRECT_JUMP\r\nEventSel=88H, UMask=82H\r\nThis event counts taken speculative and retired macro\u0002conditional branch instructions excluding calls and indirect\r\nbranches.\r\nBR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=84H This event counts taken speculative and retired indirect\r\nbranches excluding calls and return branches.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=88H This event counts taken speculative and retired indirect\r\nbranches that have a return mnemonic.\r\nBR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=90H This event counts taken speculative and retired direct near calls.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=A0H This event counts taken speculative and retired indirect calls\r\nincluding both register and memory indirect.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/67278a99-f887-445d-81d6-81cb57406682.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8b2cb8f0382e4453e4534c9f56a999fea6ee1ed40748b31c566b95e524ba27ae",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 476
      },
      {
        "segments": [
          {
            "segment_id": "275ef777-3e9c-4161-8ca5-f25af7027cf0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 60,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n59 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.ALL_CONDITIONAL\r\nEventSel=88H, UMask=C1H This event counts both taken and not taken speculative and\r\nretired macro-conditional branch instructions.\r\nBR_INST_EXEC.ALL_DIRECT_JMP\r\nEventSel=88H, UMask=C2H\r\nThis event counts both taken and not taken speculative and\r\nretired macro-unconditional branch instructions, excluding calls\r\nand indirects.\r\nBR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=C4H This event counts both taken and not taken speculative and\r\nretired indirect branches excluding calls and return branches.\r\nBR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=C8H This event counts both taken and not taken speculative and\r\nretired indirect branches that have a return mnemonic.\r\nBR_INST_EXEC.ALL_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=D0H This event counts both taken and not taken speculative and\r\nretired direct near calls.\r\nBR_INST_EXEC.ALL_BRANCHES\r\nEventSel=88H, UMask=FFH This event counts both taken and not taken speculative and\r\nretired branch instructions.\r\nBR_MISP_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=89H, UMask=41H This event counts not taken speculative and retired mispredicted\r\nmacro conditional branch instructions.\r\nBR_MISP_EXEC.TAKEN_CONDITIONAL\r\nEventSel=89H, UMask=81H This event counts taken speculative and retired mispredicted\r\nmacro conditional branch instructions.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=84H This event counts taken speculative and retired mispredicted\r\nindirect branches excluding calls and returns.\r\nBR_MISP_EXEC.TAKEN_RETURN_NEAR\r\nEventSel=89H, UMask=88H This event counts taken speculative and retired mispredicted\r\nindirect branches that have a return mnemonic.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=A0H Taken speculative and retired mispredicted indirect calls.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/275ef777-3e9c-4161-8ca5-f25af7027cf0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=edee8278afbeacabdaac0ff4369e2ab47545c4cadf773670f09f1e250641cad7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a7cf7be4-d31f-4cb4-86b2-7d9ae92a7b0d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 61,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n60 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.ALL_CONDITIONAL\r\nEventSel=89H, UMask=C1H This event counts both taken and not taken speculative and\r\nretired mispredicted macro conditional branch instructions.\r\nBR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=C4H This event counts both taken and not taken mispredicted indirect\r\nbranches excluding calls and returns.\r\nBR_MISP_EXEC.ALL_BRANCHES\r\nEventSel=89H, UMask=FFH This event counts both taken and not taken speculative and\r\nretired mispredicted branch instructions.\r\nIDQ_UOPS_NOT_DELIVERED.CORE\r\nEventSel=9CH, UMask=01H\r\nThis event counts the number of uops not delivered to Resource\r\nAllocation Table (RAT) per thread adding “4 – x” when Resource\r\nAllocation Table (RAT) is not stalled and Instruction Decode\r\nQueue (IDQ) delivers x uops to Resource Allocation Table (RAT)\r\n(where x belongs to {0,1,2,3}). Counting does not cover cases\r\nwhen:\r\na. IDQ-Resource Allocation Table (RAT) pipe serves the other\r\nthread;\r\nb. Resource Allocation Table (RAT) is stalled for the thread\r\n(including uop drops and clear BE conditions);\r\nc. Instruction Decode Queue (IDQ) delivers four uops.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=4\r\nThis event counts, on the per-thread basis, cycles when no uops\r\nare delivered to Resource Allocation Table (RAT).\r\nIDQ_Uops_Not_Delivered.core =4.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=3\r\nThis event counts, on the per-thread basis, cycles when less than\r\n1 uop is delivered to Resource Allocation Table (RAT).\r\nIDQ_Uops_Not_Delivered.core >=3.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=2 Cycles with less than 2 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=1 Cycles with less than 3 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles FE delivered 4 uops or Resource Allocation Table\r\n(RAT) was stalling FE.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a7cf7be4-d31f-4cb4-86b2-7d9ae92a7b0d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f564e9bf989603012ca42c5e902bacde9e55acd6741c8153caf654d51cab7a4a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 484
      },
      {
        "segments": [
          {
            "segment_id": "42d8eeee-6523-4e05-add3-3393f377051d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 62,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n61 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOP_DISPATCHES_CANCELLED.SIMD_PRF\r\nEventSel=A0H, UMask=03H\r\nThis event counts the number of micro-operations cancelled\r\nafter they were dispatched from the scheduler to the execution\r\nunits when the total number of physical register read ports\r\nacross all dispatch ports exceeds the read bandwidth of the\r\nphysical register file. The SIMD_PRF subevent applies to the\r\nfollowing instructions: VDPPS, DPPS, VPCMPESTRI, PCMPESTRI,\r\nVPCMPESTRM, PCMPESTRM, VFMADD*, VFMADDSUB*, VFMSUB*,\r\nVMSUBADD*, VFNMADD*, VFNMSUB*. See the Broadwell\r\nOptimization Guide for more information.\r\nUOPS_DISPATCHED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 0.\r\nUOPS_EXECUTED_PORT.PORT_0_CORE\r\nEventSel=A1H, UMask=01H, AnyThread=1 Cycles per core when uops are exectuted in port 0.\r\nUOPS_EXECUTED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 0.\r\nUOPS_DISPATCHED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 1.\r\nUOPS_EXECUTED_PORT.PORT_1_CORE\r\nEventSel=A1H, UMask=02H, AnyThread=1 Cycles per core when uops are exectuted in port 1.\r\nUOPS_EXECUTED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 1.\r\nUOPS_DISPATCHED_PORT.PORT_2\r\nEventSel=A1H, UMask=04H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 2.\r\nUOPS_EXECUTED_PORT.PORT_2_CORE\r\nEventSel=A1H, UMask=04H, AnyThread=1 Cycles per core when uops are dispatched to port 2.\r\nUOPS_EXECUTED_PORT.PORT_2\r\nEventSel=A1H, UMask=04H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 2.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/42d8eeee-6523-4e05-add3-3393f377051d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e50130139da874877e5c147f3f3291e0c1a9fbfd7cd2b389adc5be7e60daeda0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 284
      },
      {
        "segments": [
          {
            "segment_id": "2f36679a-98c6-4bd5-a176-230511dcaa27",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 63,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n62 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DISPATCHED_PORT.PORT_3\r\nEventSel=A1H, UMask=08H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 3.\r\nUOPS_EXECUTED_PORT.PORT_3_CORE\r\nEventSel=A1H, UMask=08H, AnyThread=1 Cycles per core when uops are dispatched to port 3.\r\nUOPS_EXECUTED_PORT.PORT_3\r\nEventSel=A1H, UMask=08H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 3.\r\nUOPS_DISPATCHED_PORT.PORT_4\r\nEventSel=A1H, UMask=10H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 4.\r\nUOPS_EXECUTED_PORT.PORT_4_CORE\r\nEventSel=A1H, UMask=10H, AnyThread=1 Cycles per core when uops are exectuted in port 4.\r\nUOPS_EXECUTED_PORT.PORT_4\r\nEventSel=A1H, UMask=10H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 4.\r\nUOPS_DISPATCHED_PORT.PORT_5\r\nEventSel=A1H, UMask=20H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 5.\r\nUOPS_EXECUTED_PORT.PORT_5_CORE\r\nEventSel=A1H, UMask=20H, AnyThread=1 Cycles per core when uops are exectuted in port 5.\r\nUOPS_EXECUTED_PORT.PORT_5\r\nEventSel=A1H, UMask=20H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 5.\r\nUOPS_DISPATCHED_PORT.PORT_6\r\nEventSel=A1H, UMask=40H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 6.\r\nUOPS_EXECUTED_PORT.PORT_6_CORE\r\nEventSel=A1H, UMask=40H, AnyThread=1 Cycles per core when uops are exectuted in port 6.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2f36679a-98c6-4bd5-a176-230511dcaa27.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=95e4e274a92989f18462fd4a6c30bc8fb9c48491b6fd2d1bc2088d1d56e7507f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 250
      },
      {
        "segments": [
          {
            "segment_id": "4268765e-82b0-4658-a845-cc43e404cb34",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 64,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n63 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED_PORT.PORT_6\r\nEventSel=A1H, UMask=40H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 6.\r\nUOPS_DISPATCHED_PORT.PORT_7\r\nEventSel=A1H, UMask=80H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 7.\r\nUOPS_EXECUTED_PORT.PORT_7_CORE\r\nEventSel=A1H, UMask=80H, AnyThread=1 Cycles per core when uops are dispatched to port 7.\r\nUOPS_EXECUTED_PORT.PORT_7\r\nEventSel=A1H, UMask=80H This event counts, on the per-thread basis, cycles during which\r\nuops are dispatched from the Reservation Station (RS) to port 7.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H\r\nThis event counts resource-related stall cycles. Reasons for stalls\r\ncan be as follows:\r\n- *any* u-arch structure got full (LB, SB, RS, ROB, BOB, LM,\r\nPhysical Register Reclaim Table (PRRT), or Physical History Table\r\n(PHT) slots)\r\n- *any* u-arch structure got empty (like INT/SIMD FreeLists)\r\n- FPU control word (FPCW), MXCSR\r\nand others. This counts cycles that the pipeline backend blocked\r\nuop delivery from the front end.\r\nRESOURCE_STALLS.RS\r\nEventSel=A2H, UMask=04H\r\nThis event counts stall cycles caused by absence of eligible\r\nentries in the reservation station (RS). This may result from RS\r\noverflow, or from RS deallocation because of the RS array Write\r\nPort allocation scheme (each RS entry has two write ports\r\ninstead of four. As a result, empty entries could not be used,\r\nalthough RS is not really full). This counts cycles that the pipeline\r\nbackend blocked uop delivery from the front end.\r\nRESOURCE_STALLS.SB\r\nEventSel=A2H, UMask=08H\r\nThis event counts stall cycles caused by the store buffer (SB)\r\noverflow (excluding draining from synch). This counts cycles that\r\nthe pipeline backend blocked uop delivery from the front end.\r\nRESOURCE_STALLS.ROB\r\nEventSel=A2H, UMask=10H This event counts ROB full stall cycles. This counts cycles that\r\nthe pipeline backend blocked uop delivery from the front end.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4268765e-82b0-4658-a845-cc43e404cb34.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3b77e55dbc9bb19fc04a1d4ef73fd3d8dc47d2fe2b4ac6c96eb043c6b554b308",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 316
      },
      {
        "segments": [
          {
            "segment_id": "735bb5cd-b06c-49be-9802-ff06760df297",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 65,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n64 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nCYCLE_ACTIVITY.CYCLES_L2_PENDING\r\nEventSel=A3H, UMask=01H, CMask=1 Counts number of cycles the CPU has at least one pending\r\ndemand* load request missing the L2 cache.\r\nCYCLE_ACTIVITY.CYCLES_L2_MISS\r\nEventSel=A3H, UMask=01H, CMask=1 Cycles while L2 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.CYCLES_LDM_PENDING\r\nEventSel=A3H, UMask=02H, CMask=2\r\nCounts number of cycles the CPU has at least one pending\r\ndemand load request (that is cycles with non-completed load\r\nwaiting for its data from memory subsystem).\r\nCYCLE_ACTIVITY.CYCLES_MEM_ANY\r\nEventSel=A3H, UMask=02H, CMask=2 Cycles while memory subsystem has an outstanding load.\r\nCYCLE_ACTIVITY.CYCLES_NO_EXECUTE\r\nEventSel=A3H, UMask=04H, CMask=4 Counts number of cycles nothing is executed on any execution\r\nport.\r\nCYCLE_ACTIVITY.STALLS_TOTAL\r\nEventSel=A3H, UMask=04H, CMask=4 Total execution stalls.\r\nCYCLE_ACTIVITY.STALLS_L2_PENDING\r\nEventSel=A3H, UMask=05H, CMask=5\r\nCounts number of cycles nothing is executed on any execution\r\nport, while there was at least one pending demand* load request\r\nmissing the L2 cache.(as a footprint) * includes also L1 HW\r\nprefetch requests that may or may not be required by demands.\r\nCYCLE_ACTIVITY.STALLS_L2_MISS\r\nEventSel=A3H, UMask=05H, CMask=5 Execution stalls while L2 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_LDM_PENDING\r\nEventSel=A3H, UMask=06H, CMask=6 Counts number of cycles nothing is executed on any execution\r\nport, while there was at least one pending demand load request.\r\nCYCLE_ACTIVITY.STALLS_MEM_ANY\r\nEventSel=A3H, UMask=06H, CMask=6 Execution stalls while memory subsystem has an outstanding\r\nload.\r\nCYCLE_ACTIVITY.CYCLES_L1D_PENDING\r\nEventSel=A3H, UMask=08H, CMask=8 Counts number of cycles the CPU has at least one pending\r\ndemand load request missing the L1 data cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/735bb5cd-b06c-49be-9802-ff06760df297.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4beac3046c51f5e2d1982c9180736572ea49ed0fa54fc1dc0b998fa7816a84d4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 248
      },
      {
        "segments": [
          {
            "segment_id": "35b4de49-d768-456e-b5b5-f93ca95ebf25",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 66,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n65 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nCYCLE_ACTIVITY.CYCLES_L1D_MISS\r\nEventSel=A3H, UMask=08H, CMask=8 Cycles while L1 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_L1D_PENDING\r\nEventSel=A3H, UMask=0CH, CMask=12\r\nCounts number of cycles nothing is executed on any execution\r\nport, while there was at least one pending demand load request\r\nmissing the L1 data cache.\r\nCYCLE_ACTIVITY.STALLS_L1D_MISS\r\nEventSel=A3H, UMask=0CH, CMask=12 Execution stalls while L1 cache miss demand load is outstanding.\r\nLSD.UOPS\r\nEventSel=A8H, UMask=01H Number of Uops delivered by the LSD. .\r\nLSD.CYCLES_4_UOPS\r\nEventSel=A8H, UMask=01H, CMask=4 Cycles 4 Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nLSD.CYCLES_ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nDSB2MITE_SWITCHES.PENALTY_CYCLES\r\nEventSel=ABH, UMask=02H\r\nThis event counts Decode Stream Buffer (DSB)-to-MITE switch\r\ntrue penalty cycles. These cycles do not include uops routed\r\nthrough because of the switch itself, for example, when\r\nInstruction Decode Queue (IDQ) pre-allocation is unavailable, or\r\nInstruction Decode Queue (IDQ) is full. SBD-to-MITE switch true\r\npenalty cycles happen after the merge mux (MM) receives\r\nDecode Stream Buffer (DSB) Sync-indication until receiving the\r\nfirst MITE uop.\r\nMM is placed before Instruction Decode Queue (IDQ) to merge\r\nuops being fed from the MITE and Decode Stream Buffer (DSB)\r\npaths. Decode Stream Buffer (DSB) inserts the Sync-indication\r\nwhenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\r\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode\r\nStream Buffer (DSB) miss can cost up to six cycles in which no\r\nuops are delivered to the IDQ. Most often, such switches from\r\nthe Decode Stream Buffer (DSB) to the legacy pipeline cost 0–2\r\ncycles.\r\nITLB.ITLB_FLUSH\r\nEventSel=AEH, UMask=01H\r\nThis event counts the number of flushes of the big or small ITLB\r\npages. Counting include both TLB Flush (covering all sets) and\r\nTLB Set Clear (set-specific).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/35b4de49-d768-456e-b5b5-f93ca95ebf25.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=59f36281c73dc7a894fce47dff6d4a9038f1e5eee63d1ea770a41c3e69bf168b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 308
      },
      {
        "segments": [
          {
            "segment_id": "60cc66e7-56c1-4779-8d96-cdbf13fe1519",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 67,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n66 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS.DEMAND_DATA_RD\r\nEventSel=B0H, UMask=01H\r\nThis event counts the Demand Data Read requests sent to\r\nuncore. Use it in conjunction with\r\nOFFCORE_REQUESTS_OUTSTANDING to determine average\r\nlatency in the uncore.\r\nOFFCORE_REQUESTS.DEMAND_CODE_RD\r\nEventSel=B0H, UMask=02H This event counts both cacheable and noncachaeble code read\r\nrequests.\r\nOFFCORE_REQUESTS.DEMAND_RFO\r\nEventSel=B0H, UMask=04H This event counts the demand RFO (read for ownership)\r\nrequests including regular RFOs, locks, ItoM.\r\nOFFCORE_REQUESTS.ALL_DATA_RD\r\nEventSel=B0H, UMask=08H\r\nThis event counts the demand and prefetch data reads. All Core\r\nData Reads include cacheable \"Demands\" and L2 prefetchers (not\r\nL3 prefetchers). Counting also covers reads due to page walks\r\nresulted from any request type.\r\nUOPS_EXECUTED.THREAD\r\nEventSel=B1H, UMask=01H Number of uops to be executed per-thread each cycle.\r\nUOPS_EXECUTED.STALL_CYCLES\r\nEventSel=B1H, UMask=01H, Invert=1,\r\nCMask=1\r\nThis event counts cycles during which no uops were dispatched\r\nfrom the Reservation Station (RS) per thread.\r\nUOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC\r\nEventSel=B1H, UMask=01H, CMask=1 Cycles where at least 1 uop was executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=2 Cycles where at least 2 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=3 Cycles where at least 3 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=4 Cycles where at least 4 uops were executed per-thread.\r\nUOPS_EXECUTED.CORE\r\nEventSel=B1H, UMask=02H Number of uops executed from any thread.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/60cc66e7-56c1-4779-8d96-cdbf13fe1519.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4a9997c40d0ec395f8b048c6dfcf9cb52dc62d0c2fd57e4b8d6e78fc087f3253",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "983d4b7c-ed3b-4055-bd2d-5dd7f3ba0521",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 68,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n67 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE_CYCLES_GE_1\r\nEventSel=B1H, UMask=02H, CMask=1 Cycles at least 1 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_2\r\nEventSel=B1H, UMask=02H, CMask=2 Cycles at least 2 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_3\r\nEventSel=B1H, UMask=02H, CMask=3 Cycles at least 3 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_4\r\nEventSel=B1H, UMask=02H, CMask=4 Cycles at least 4 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_NONE\r\nEventSel=B1H, UMask=02H, Invert=1 Cycles with no micro-ops executed from any thread on physical\r\ncore.\r\nOFFCORE_REQUESTS_BUFFER.SQ_FULL\r\nEventSel=B2H, UMask=01H\r\nThis event counts the number of cases when the offcore\r\nrequests buffer cannot take more entries for the core. This can\r\nhappen when the superqueue does not contain eligible entries,\r\nor when L1D writeback pending FIFO requests is full.\r\nNote: Writeback pending FIFO has six entries.\r\nPAGE_WALKER_LOADS.DTLB_L1\r\nEventSel=BCH, UMask=11H Number of DTLB page walker hits in the L1+FB.\r\nPAGE_WALKER_LOADS.DTLB_L2\r\nEventSel=BCH, UMask=12H Number of DTLB page walker hits in the L2.\r\nPAGE_WALKER_LOADS.DTLB_L3\r\nEventSel=BCH, UMask=14H Number of DTLB page walker hits in the L3 + XSNP.\r\nPAGE_WALKER_LOADS.DTLB_MEMORY\r\nEventSel=BCH, UMask=18H Number of DTLB page walker hits in Memory.\r\nPAGE_WALKER_LOADS.ITLB_L1\r\nEventSel=BCH, UMask=21H Number of ITLB page walker hits in the L1+FB.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/983d4b7c-ed3b-4055-bd2d-5dd7f3ba0521.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=daa3d50a933c1924873af7cc097e53edf92dc8c674a0ef8b0495fcde545fe541",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 437
      },
      {
        "segments": [
          {
            "segment_id": "2226e5fb-a277-46fd-8d72-ffa5332cadff",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 69,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n68 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nPAGE_WALKER_LOADS.ITLB_L2\r\nEventSel=BCH, UMask=22H Number of ITLB page walker hits in the L2.\r\nPAGE_WALKER_LOADS.ITLB_L3\r\nEventSel=BCH, UMask=24H Number of ITLB page walker hits in the L3 + XSNP.\r\nTLB_FLUSH.DTLB_THREAD\r\nEventSel=BDH, UMask=01H This event counts the number of DTLB flush attempts of the\r\nthread-specific entries.\r\nTLB_FLUSH.STLB_ANY\r\nEventSel=BDH, UMask=20H This event counts the number of any STLB flush attempts (such\r\nas entire, VPID, PCID, InvPage, CR3 write, and so on).\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural\r\nThis event counts the number of instructions (EOMs) retired.\r\nCounting covers macro-fused instructions individually (that is,\r\nincrements by two).\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=01H, Precise This is a precise version (that is, uses PEBS) of the event that\r\ncounts instructions retired.\r\nINST_RETIRED.X87\r\nEventSel=C0H, UMask=02H\r\nThis event counts FP operations retired. For X87 FP operations\r\nthat have no exceptions counting also includes flows that have\r\nseveral X87, or flows that use X87 uops in the exception\r\nhandling.\r\nOTHER_ASSISTS.AVX_TO_SSE\r\nEventSel=C1H, UMask=08H This event counts the number of transitions from AVX-256 to\r\nlegacy SSE when penalty is applicable.\r\nOTHER_ASSISTS.SSE_TO_AVX\r\nEventSel=C1H, UMask=10H This event counts the number of transitions from legacy SSE to\r\nAVX-256 when penalty is applicable.\r\nOTHER_ASSISTS.ANY_WB_ASSIST\r\nEventSel=C1H, UMask=40H Number of times any microcode assist is invoked by HW upon\r\nuop writeback.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2226e5fb-a277-46fd-8d72-ffa5332cadff.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e0b9e2eb4ae8ae9cff6ca8baa882bb93268521f84e6764d5b8f9b00369b4aaa6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9328d645-655f-482b-8004-835fe45d4e69",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 70,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n69 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=01H, Precise\r\nThis event counts all actually retired uops. Counting increments\r\nby two for micro-fused uops, and by one for macro-fused and\r\nother uops. Maximal increment value for one cycle is eight.\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1 This event counts cycles without actually retired uops.\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=10\r\nNumber of cycles using always true condition (uops_ret < 16)\r\napplied to non PEBS uops retired event.\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise This event counts the number of retirement slots used.\r\nMACHINE_CLEARS.CYCLES\r\nEventSel=C3H, UMask=01H This event counts both thread-specific (TS) and all-thread (AT)\r\nnukes.\r\nMACHINE_CLEARS.COUNT\r\nEventSel=C3H, UMask=01H, EdgeDetect=1,\r\nCMask=1 Number of machine clears (nukes) of any type.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nThis event counts the number of memory ordering Machine\r\nClears detected. Memory Ordering Machine Clears can result from\r\none of the following:\r\n1. memory disambiguation,\r\n2. external snoop, or\r\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H This event counts self-modifying code (SMC) detected, which\r\ncauses a machine clear.\r\nMACHINE_CLEARS.MASKMOV\r\nEventSel=C3H, UMask=20H\r\nMaskmov false fault - counts number of time ucode passes\r\nthrough Maskmov flow due to instruction's mask being 0 while\r\nthe flow was completed without raising a fault.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise This event counts all (macro) branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9328d645-655f-482b-8004-835fe45d4e69.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e8612432fe5b3ef4b6caf773755db1c50d2875d6ccff9ddb317662c6794bab02",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 457
      },
      {
        "segments": [
          {
            "segment_id": "fec4feb9-3c18-48b6-a257-28616a8a6793",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 71,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n70 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise This event counts conditional branch instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise This event counts both direct and indirect near call instructions\r\nretired.\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise\r\nThis event counts both direct and indirect macro near call\r\ninstructions retired (captured in ring 3).\r\nBR_INST_RETIRED.NEAR_RETURN\r\nEventSel=C4H, UMask=08H, Precise This event counts return instructions retired.\r\nBR_INST_RETIRED.NOT_TAKEN\r\nEventSel=C4H, UMask=10H This event counts not taken branch instructions retired.\r\nBR_INST_RETIRED.NEAR_TAKEN\r\nEventSel=C4H, UMask=20H, Precise This event counts taken branch instructions retired.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=40H This event counts far branch instructions retired.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nThis event counts all mispredicted macro branch instructions\r\nretired.\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise This event counts mispredicted conditional branch instructions\r\nretired.\r\nBR_MISP_RETIRED.RET\r\nEventSel=C5H, UMask=08H, Precise This event counts mispredicted return instructions retired.\r\nBR_MISP_RETIRED.NEAR_TAKEN\r\nEventSel=C5H, UMask=20H, Precise Number of near branch instructions retired that were\r\nmispredicted and taken.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fec4feb9-3c18-48b6-a257-28616a8a6793.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d011ba360b240fa6d59aadc92d8c48f81104853b4086d038f0a6d62da20f3ec4",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "43191477-7b1f-446a-9d6d-b98bc93962f6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 72,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n71 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nFP_ARITH_INST_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=01H\r\nNumber of SSE/AVX computational scalar double precision\r\nfloating-point instructions retired. Each count represents 1\r\ncomputation. Applies to SSE* and AVX* scalar double precision\r\nfloating-point instructions: ADD SUB MUL DIV MIN MAX SQRT\r\nFM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they\r\nperform multiple calculations per element.\r\nFP_ARITH_INST_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H\r\nNumber of SSE/AVX computational scalar single precision\r\nfloating-point instructions retired. Each count represents 1\r\ncomputation. Applies to SSE* and AVX* scalar single precision\r\nfloating-point instructions: ADD SUB MUL DIV MIN MAX RCP\r\nRSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count\r\ntwice as they perform multiple calculations per element.\r\nFP_ARITH_INST_RETIRED.SCALAR\r\nEventSel=C7H, UMask=03H\r\nNumber of SSE/AVX computational scalar floating-point\r\ninstructions retired. Applies to SSE* and AVX* scalar, double and\r\nsingle precision floating-point: ADD SUB MUL DIV MIN MAX\r\nRSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions\r\ncount twice as they perform multiple calculations per element.\r\nFP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\r\nEventSel=C7H, UMask=04H\r\nNumber of SSE/AVX computational 128-bit packed double\r\nprecision floating-point instructions retired. Each count\r\nrepresents 2 computations. Applies to SSE* and AVX* packed\r\ndouble precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element.\r\nFP_ARITH_INST_RETIRED.128B_PACKED_SINGLE\r\nEventSel=C7H, UMask=08H\r\nNumber of SSE/AVX computational 128-bit packed single\r\nprecision floating-point instructions retired. Each count\r\nrepresents 4 computations. Applies to SSE* and AVX* packed\r\nsingle precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and\r\nFM(N)ADD/SUB instructions count twice as they perform multiple\r\ncalculations per element.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/43191477-7b1f-446a-9d6d-b98bc93962f6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e4ca731b03355d398517dfe852551d4555d8abf7ddffaa248b05887a7733a88b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 436
      },
      {
        "segments": [
          {
            "segment_id": "de439936-954c-4cf1-ac6c-2a7073d9f95e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 73,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n72 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nFP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE\r\nEventSel=C7H, UMask=10H\r\nNumber of SSE/AVX computational 256-bit packed double\r\nprecision floating-point instructions retired. Each count\r\nrepresents 4 computations. Applies to SSE* and AVX* packed\r\ndouble precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element.\r\nFP_ARITH_INST_RETIRED.DOUBLE\r\nEventSel=C7H, UMask=15H\r\nNumber of SSE/AVX computational double precision floating\u0002point instructions retired. Applies to SSE* and AVX*scalar, double\r\nand single precision floating-point: ADD SUB MUL DIV MIN MAX\r\nSQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions\r\ncount twice as they perform multiple calculations per element. ?.\r\nFP_ARITH_INST_RETIRED.256B_PACKED_SINGLE\r\nEventSel=C7H, UMask=20H\r\nNumber of SSE/AVX computational 256-bit packed single\r\nprecision floating-point instructions retired. Each count\r\nrepresents 8 computations. Applies to SSE* and AVX* packed\r\nsingle precision floating-point instructions: ADD SUB MUL DIV\r\nMIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and\r\nFM(N)ADD/SUB instructions count twice as they perform multiple\r\ncalculations per element.\r\nFP_ARITH_INST_RETIRED.SINGLE\r\nEventSel=C7H, UMask=2AH\r\nNumber of SSE/AVX computational single precision floating-point\r\ninstructions retired. Applies to SSE* and AVX*scalar, double and\r\nsingle precision floating-point: ADD SUB MUL DIV MIN MAX RCP\r\nRSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element. ?.\r\nFP_ARITH_INST_RETIRED.PACKED\r\nEventSel=C7H, UMask=3CH\r\nNumber of SSE/AVX computational packed floating-point\r\ninstructions retired. Applies to SSE* and AVX*, packed, double\r\nand single precision floating-point: ADD SUB MUL DIV MIN MAX\r\nRSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB\r\ninstructions count twice as they perform multiple calculations\r\nper element.\r\nHLE_RETIRED.START\r\nEventSel=C8H, UMask=01H Number of times we entered an HLE region\r\ndoes not count nested transactions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/de439936-954c-4cf1-ac6c-2a7073d9f95e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7972f563bd0676a47b7fa6563c6b9895d725993bd3c476da76b8d7fa309be546",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ffa9330c-8512-4624-a51d-6d4d54b75b49",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 74,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n73 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nHLE_RETIRED.COMMIT\r\nEventSel=C8H, UMask=02H Number of times HLE commit succeeded.\r\nHLE_RETIRED.ABORTED\r\nEventSel=C8H, UMask=04H, Precise Number of times HLE abort was triggered.\r\nHLE_RETIRED.ABORTED_MISC1\r\nEventSel=C8H, UMask=08H Number of times an HLE abort was attributed to a Memory\r\ncondition (See TSX_Memory event for additional details).\r\nHLE_RETIRED.ABORTED_MISC2\r\nEventSel=C8H, UMask=10H Number of times the TSX watchdog signaled an HLE abort.\r\nHLE_RETIRED.ABORTED_MISC3\r\nEventSel=C8H, UMask=20H Number of times a disallowed operation caused an HLE abort.\r\nHLE_RETIRED.ABORTED_MISC4\r\nEventSel=C8H, UMask=40H Number of times HLE caused a fault.\r\nHLE_RETIRED.ABORTED_MISC5\r\nEventSel=C8H, UMask=80H Number of times HLE aborted and was not due to the abort\r\nconditions in subevents 3-6.\r\nRTM_RETIRED.START\r\nEventSel=C9H, UMask=01H Number of times we entered an RTM region\r\ndoes not count nested transactions.\r\nRTM_RETIRED.COMMIT\r\nEventSel=C9H, UMask=02H Number of times RTM commit succeeded.\r\nRTM_RETIRED.ABORTED\r\nEventSel=C9H, UMask=04H, Precise Number of times RTM abort was triggered .\r\nRTM_RETIRED.ABORTED_MISC1\r\nEventSel=C9H, UMask=08H Number of times an RTM abort was attributed to a Memory\r\ncondition (See TSX_Memory event for additional details).\r\nRTM_RETIRED.ABORTED_MISC2\r\nEventSel=C9H, UMask=10H Number of times the TSX watchdog signaled an RTM abort.\r\nRTM_RETIRED.ABORTED_MISC3\r\nEventSel=C9H, UMask=20H Number of times a disallowed operation caused an RTM abort.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ffa9330c-8512-4624-a51d-6d4d54b75b49.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=21e1feb5312d8628967123f306847d35ca2fd859938a964995327261b185ed6d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 490
      },
      {
        "segments": [
          {
            "segment_id": "22936d47-beb5-4137-b712-ec6ff484b60b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 75,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n74 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nRTM_RETIRED.ABORTED_MISC4\r\nEventSel=C9H, UMask=40H Number of times a RTM caused a fault.\r\nRTM_RETIRED.ABORTED_MISC5\r\nEventSel=C9H, UMask=80H Number of times RTM aborted and was not due to the abort\r\nconditions in subevents 3-6.\r\nFP_ASSIST.X87_OUTPUT\r\nEventSel=CAH, UMask=02H\r\nThis event counts the number of x87 floating point (FP) micro\u0002code assist (numeric overflow/underflow, inexact result) when\r\nthe output value (destination register) is invalid.\r\nFP_ASSIST.X87_INPUT\r\nEventSel=CAH, UMask=04H\r\nThis event counts x87 floating point (FP) micro-code assist\r\n(invalid operation, denormal operand, SNaN operand) when the\r\ninput value (one of the source operands to an FP instruction) is\r\ninvalid.\r\nFP_ASSIST.SIMD_OUTPUT\r\nEventSel=CAH, UMask=08H\r\nThis event counts the number of SSE* floating point (FP) micro\u0002code assist (numeric overflow/underflow) when the output value\r\n(destination register) is invalid. Counting covers only cases\r\ninvolving penalties that require micro-code assist intervention.\r\nFP_ASSIST.SIMD_INPUT\r\nEventSel=CAH, UMask=10H\r\nThis event counts any input SSE* FP assist - invalid operation,\r\ndenormal operand, dividing by zero, SNaN operand. Counting\r\nincludes only cases involving penalties that required micro-code\r\nassist intervention.\r\nFP_ASSIST.ANY\r\nEventSel=CAH, UMask=1EH, CMask=1\r\nThis event counts cycles with any input and output SSE or x87\r\nFP assist. If an input and output assist are detected on the same\r\ncycle the event increments by 1.\r\nROB_MISC_EVENTS.LBR_INSERTS\r\nEventSel=CCH, UMask=20H\r\nThis event counts cases of saving new LBR records by hardware.\r\nThis assumes proper enabling of LBRs and takes into account\r\nLBR filtering done by the LBR_SELECT register.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nThis event counts loads with latency value being above four.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/22936d47-beb5-4137-b712-ec6ff484b60b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=95643d673c34a788354d690e5ddd9c9bfb8012b04a268e4f8a7adb50abc1b128",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e81493f8-a3c9-4e86-932d-87882ba88efe",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 76,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n75 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nThis event counts loads with latency value being above eight.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nThis event counts loads with latency value being above 16.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nThis event counts loads with latency value being above 32.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nThis event counts loads with latency value being above 64.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nThis event counts loads with latency value being above 128.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nThis event counts loads with latency value being above 256.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nThis event counts loads with latency value being above 512.\r\nMEM_UOPS_RETIRED.STLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise\r\nThis event counts load uops with true STLB miss retired to the\r\narchitected path. True STLB miss is an uop triggering page walk\r\nthat gets completed without blocks, and later gets retired. This\r\npage walk can end up with or without a fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e81493f8-a3c9-4e86-932d-87882ba88efe.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a78c3755226a854ee2697870bf16daea26aeea443a8bae5d810740926d99838e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 451
      },
      {
        "segments": [
          {
            "segment_id": "49ea26fb-7476-4e7a-9bdb-78e20a9e302f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 77,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n76 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.STLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise\r\nThis event counts store uops with true STLB miss retired to the\r\narchitected path. True STLB miss is an uop triggering page walk\r\nthat gets completed without blocks, and later gets retired. This\r\npage walk can end up with or without a fault.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise This event counts load uops with locked access retired to the\r\narchitected path.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise\r\nThis event counts line-splitted load uops retired to the\r\narchitected path. A line split is across 64B cache-line which\r\nincludes a page split (4K).\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise\r\nThis event counts line-splitted store uops retired to the\r\narchitected path. A line split is across 64B cache-line which\r\nincludes a page split (4K).\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise\r\nThis event counts load uops retired to the architected path with\r\na filter on bits 0 and 1 applied.\r\nNote: This event counts AVX-256bit load/store double-pump\r\nmemory uops as a single uop at retirement. This event also\r\ncounts SW prefetches.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise\r\nThis event counts store uops retired to the architected path with\r\na filter on bits 0 and 1 applied.\r\nNote: This event counts AVX-256bit load/store double-pump\r\nmemory uops as a single uop at retirement.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise\r\nThis event counts retired load uops which data sources were hits\r\nin the nearest-level (L1) cache.\r\nNote: Only two data-sources of L1/FB are applicable for AVX\u0002256bit even though the corresponding AVX load could be\r\nserviced by a deeper level in the memory hierarchy. Data source\r\nis reported for the Low-half load. This event also counts SW\r\nprefetches independent of the actual data source.\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise This event counts retired load uops which data sources were hits\r\nin the mid-level (L2) cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/49ea26fb-7476-4e7a-9bdb-78e20a9e302f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=266d5cf92a3396344971e2931f4dbbfb4bf5258a82cb4be5b7be2a96ee8e23d9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 315
      },
      {
        "segments": [
          {
            "segment_id": "7b948c7e-3537-4ef2-bfe8-075fba5c6787",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 78,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n77 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_RETIRED.L3_HIT\r\nEventSel=D1H, UMask=04H, Precise This event counts retired load uops which data sources were\r\ndata hits in the last-level (L3) cache without snoops required.\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise\r\nThis event counts retired load uops which data sources were\r\nmisses in the nearest-level (L1) cache. Counting excludes\r\nunknown and UC data source.\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise\r\nThis event counts retired load uops which data sources were\r\nmisses in the mid-level (L2) cache. Counting excludes unknown\r\nand UC data source.\r\nMEM_LOAD_UOPS_RETIRED.L3_MISS\r\nEventSel=D1H, UMask=20H, Precise Miss in last-level (L3) cache. Excludes Unknown data-source.\r\nMEM_LOAD_UOPS_RETIRED.HIT_LFB\r\nEventSel=D1H, UMask=40H, Precise\r\nThis event counts retired load uops which data sources were\r\nload uops missed L1 but hit a fill buffer due to a preceding miss\r\nto the same cache line with the data not ready.\r\nNote: Only two data-sources of L1/FB are applicable for AVX\u0002256bit even though the corresponding AVX load could be\r\nserviced by a deeper level in the memory hierarchy. Data source\r\nis reported for the Low-half load.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS\r\nEventSel=D2H, UMask=01H, Precise This event counts retired load uops which data sources were L3\r\nHit and a cross-core snoop missed in the on-pkg core cache.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT\r\nEventSel=D2H, UMask=02H, Precise This event counts retired load uops which data sources were L3\r\nhit and a cross-core snoop hit in the on-pkg core cache.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM\r\nEventSel=D2H, UMask=04H, Precise This event counts retired load uops which data sources were\r\nHitM responses from a core on same socket (shared L3).\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE\r\nEventSel=D2H, UMask=08H, Precise This event counts retired load uops which data sources were hits\r\nin the last-level (L3) cache without snoops required.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7b948c7e-3537-4ef2-bfe8-075fba5c6787.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f8831952274bea89599f63b38133bf1f646443b817b8459b9581d18ad16602d4",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "405928b1-9d59-4cf5-b357-122e0d5b6550",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 79,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n78 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM\r\nEventSel=D3H, UMask=01H, Precise Retired load uop whose Data Source was: local DRAM either\r\nSnoop not needed or Snoop Miss (RspI).\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=1FH\r\nCounts the total number when the front end is resteered, mainly\r\nwhen the BPU cannot provide a correct prediction and this is\r\ncorrected by other branch handling mechanisms at the front end.\r\nL2_TRANS.DEMAND_DATA_RD\r\nEventSel=F0H, UMask=01H This event counts Demand Data Read requests that access L2\r\ncache, including rejects.\r\nL2_TRANS.RFO\r\nEventSel=F0H, UMask=02H This event counts Read for Ownership (RFO) requests that\r\naccess L2 cache.\r\nL2_TRANS.CODE_RD\r\nEventSel=F0H, UMask=04H This event counts the number of L2 cache accesses when\r\nfetching instructions.\r\nL2_TRANS.ALL_PF\r\nEventSel=F0H, UMask=08H This event counts L2 or L3 HW prefetches that access L2 cache\r\nincluding rejects.\r\nL2_TRANS.L1D_WB\r\nEventSel=F0H, UMask=10H This event counts L1D writebacks that access L2 cache.\r\nL2_TRANS.L2_FILL\r\nEventSel=F0H, UMask=20H This event counts L2 fill requests that access L2 cache.\r\nL2_TRANS.L2_WB\r\nEventSel=F0H, UMask=40H This event counts L2 writebacks that access L2 cache.\r\nL2_TRANS.ALL_REQUESTS\r\nEventSel=F0H, UMask=80H This event counts transactions that access the L2 pipe including\r\nsnoops, pagewalks, and so on.\r\nL2_LINES_IN.I\r\nEventSel=F1H, UMask=01H This event counts the number of L2 cache lines in the Invalidate\r\nstate filling the L2. Counting does not cover rejects.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/405928b1-9d59-4cf5-b357-122e0d5b6550.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c588abc448d77edb9f4523dcc0cf76361bf6d197716906b019c93eb2c4ad37fb",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 512
      },
      {
        "segments": [
          {
            "segment_id": "28a358e3-7d29-404b-9176-8ef15b45e37c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 80,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n79 Document Number:335279-001 Revision 1.0\r\nTable 3: Performance Events of the Processor Core Supported by Broadwell Microarchitecture (06_3DH, 06_47H)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_IN.S\r\nEventSel=F1H, UMask=02H This event counts the number of L2 cache lines in the Shared\r\nstate filling the L2. Counting does not cover rejects.\r\nL2_LINES_IN.E\r\nEventSel=F1H, UMask=04H This event counts the number of L2 cache lines in the Exclusive\r\nstate filling the L2. Counting does not cover rejects.\r\nL2_LINES_IN.ALL\r\nEventSel=F1H, UMask=07H This event counts the number of L2 cache lines filling the L2.\r\nCounting does not cover rejects.\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=05H Clean L2 cache lines evicted by demand.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H This event counts the number of split locks in the super queue.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/28a358e3-7d29-404b-9176-8ef15b45e37c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=12650106504a51545eba5081d6aefec6bc3732f4b0fabd5d1a18c8d8e95c42e6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c319106e-9a11-4b81-ab4c-91effacec358",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 81,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n80 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Haswell\r\nMicroarchitecture - Intel Xeon® Processor E5 v3 Family\r\nPerformance monitoring events in the processor core of the Intel Xeon® processor E5 v3 family based on\r\nthe Haswell Microarchitecture are listed in the table below.\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions retired from\r\nexecution. For instructions that consist of multiple micro-ops,\r\nthis event counts the retirement of the last micro-op of the\r\ninstruction. Counting continues during hardware interrupts,\r\ntraps, and inside interrupt handlers. INST_RETIRED.ANY is\r\ncounted by a designated fixed counter, leaving the\r\nprogrammable counters available for other events. Faulting\r\nexecutions of GETSEC/VM entry/VM Exit/MWait will not count as\r\nretired instructions.\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed\r\nThis event counts the number of thread cycles while the thread\r\nis not in a halt state. The thread enters the halt state when it is\r\nrunning the HLT instruction. The core frequency may change\r\nfrom time to time due to power or thermal throttling.\r\nCPU_CLK_UNHALTED.THREAD_ANY\r\nAnyThread=1, Architectural, Fixed Core cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nThis event counts the number of reference cycles when the core\r\nis not in a halt state. The core enters the halt state when it is\r\nrunning the HLT instruction or the MWAIT instruction. This event\r\nis not affected by core frequency changes (for example, P states,\r\nTM2 transitions) but has the same incrementing frequency as\r\nthe time stamp counter. This event can approximate elapsed\r\ntime while the core was not in a halt state.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H\r\nThis event counts loads that followed a store to the same\r\naddress, where the data could not be forwarded inside the\r\npipeline from the store to the load. The most common reason\r\nwhy store forwarding would be blocked is when a load's address\r\nrange overlaps with a preceding smaller uncompleted store. The\r\npenalty for blocked store forwarding is that the load must wait\r\nfor the store to write its value to the cache before it can be\r\nissued.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c319106e-9a11-4b81-ab4c-91effacec358.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eb63b8a3e89e8cd6b18f2a2e9dc0534ccbd3cf4333862c4614f18f5c341eaa47",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 491
      },
      {
        "segments": [
          {
            "segment_id": "b343eb19-1b2c-4289-a38a-901b1f834a16",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 82,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n81 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS.NO_SR\r\nEventSel=03H, UMask=08H\r\nThe number of times that split load operations are temporarily\r\nblocked because all resources for handling the split accesses are\r\nin use.\r\nMISALIGN_MEM_REF.LOADS\r\nEventSel=05H, UMask=01H Speculative cache-line split load uops dispatched to L1D.\r\nMISALIGN_MEM_REF.STORES\r\nEventSel=05H, UMask=02H Speculative cache-line split store-address uops dispatched to\r\nL1D.\r\nLD_BLOCKS_PARTIAL.ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H\r\nAliasing occurs when a load is issued after a store and their\r\nmemory addresses are offset by 4K. This event counts the\r\nnumber of loads that aliased with a preceding store, resulting in\r\nan extended address check in the pipeline which can have a\r\nperformance impact.\r\nDTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=08H, UMask=01H Misses in all TLB levels that cause a page walk of any page size.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_4K\r\nEventSel=08H, UMask=02H Completed page walks due to demand load misses that caused\r\n4K page walks in any TLB levels.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=08H, UMask=04H Completed page walks due to demand load misses that caused\r\n2M/4M page walks in any TLB levels.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_1G\r\nEventSel=08H, UMask=08H Load miss in all TLB levels causes a page walk that completes.\r\n(1G).\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=0EH Completed page walks in any TLB of any page size due to\r\ndemand load misses.\r\nDTLB_LOAD_MISSES.WALK_DURATION\r\nEventSel=08H, UMask=10H This event counts cycles when the page miss handler (PMH) is\r\nservicing page walks caused by DTLB load misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b343eb19-1b2c-4289-a38a-901b1f834a16.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=85eae36e8516481879e7ea4b1940fe65b0f73743455d467cc7eab2fbed382302",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 244
      },
      {
        "segments": [
          {
            "segment_id": "28073f9a-2ac8-4970-8e5f-77293ab5b59a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 83,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n82 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.STLB_HIT_4K\r\nEventSel=08H, UMask=20H This event counts load operations from a 4K page that miss the\r\nfirst DTLB level but hit the second and do not cause page walks.\r\nDTLB_LOAD_MISSES.STLB_HIT_2M\r\nEventSel=08H, UMask=40H This event counts load operations from a 2M page that miss the\r\nfirst DTLB level but hit the second and do not cause page walks.\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=60H Number of cache load STLB hits. No page walk.\r\nDTLB_LOAD_MISSES.PDE_CACHE_MISS\r\nEventSel=08H, UMask=80H DTLB demand load misses with low part of linear-to-physical\r\naddress translation missed.\r\nINT_MISC.RECOVERY_CYCLES\r\nEventSel=0DH, UMask=03H, CMask=1\r\nThis event counts the number of cycles spent waiting for a\r\nrecovery after an event such as a processor nuke, JEClear, assist,\r\nhle/rtm abort etc.\r\nINT_MISC.RECOVERY_CYCLES_ANY\r\nEventSel=0DH, UMask=03H, AnyThread=1,\r\nCMask=1\r\nCore cycles the allocator was stalled due to recovery from earlier\r\nclear event for any thread running on the physical core (e.g.\r\nmisprediction or memory nuke).\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H\r\nThis event counts the number of uops issued by the Front-end of\r\nthe pipeline to the Back-end. This event is counted at the\r\nallocation stage and will count both retired and non-retired uops.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for the thread.\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for all threads.\r\nUOPS_ISSUED.FLAGS_MERGE\r\nEventSel=0EH, UMask=10H Number of flags-merge uops allocated. Such uops add delay.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/28073f9a-2ac8-4970-8e5f-77293ab5b59a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e3e893b17fa619f942ab02217a4393ff58c1bab111ade18ea28da59fa06a9f04",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b9d55e40-a4b9-4ae2-9b85-d9e769567896",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 84,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n83 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_ISSUED.SLOW_LEA\r\nEventSel=0EH, UMask=20H\r\nNumber of slow LEA or similar uops allocated. Such uop has 3\r\nsources (for example, 2 sources + immediate) regardless of\r\nwhether it is a result of LEA instruction or not.\r\nUOPS_ISSUED.SINGLE_MUL\r\nEventSel=0EH, UMask=40H Number of multiply packed/scalar single precision uops allocated.\r\nARITH.DIVIDER_UOPS\r\nEventSel=14H, UMask=02H Any uop executed by the Divider. (This includes all divide uops,\r\nsqrt, ...).\r\nL2_RQSTS.DEMAND_DATA_RD_MISS\r\nEventSel=24H, UMask=21H Demand data read requests that missed L2, no rejects.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=22H Counts the number of store RFO requests that miss the L2\r\ncache.\r\nL2_RQSTS.CODE_RD_MISS\r\nEventSel=24H, UMask=24H Number of instruction fetches that missed the L2 cache.\r\nL2_RQSTS.ALL_DEMAND_MISS\r\nEventSel=24H, UMask=27H Demand requests that miss L2 cache.\r\nL2_RQSTS.L2_PF_MISS\r\nEventSel=24H, UMask=30H Counts all L2 HW prefetcher requests that missed L2.\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=3FH All requests that missed L2.\r\nL2_RQSTS.DEMAND_DATA_RD_HIT\r\nEventSel=24H, UMask=41H Demand data read requests that hit L2 cache.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=42H Counts the number of store RFO requests that hit the L2 cache.\r\nL2_RQSTS.CODE_RD_HIT\r\nEventSel=24H, UMask=44H Number of instruction fetches that hit the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b9d55e40-a4b9-4ae2-9b85-d9e769567896.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1e0ac2e49a4ef15efb3e36c80cae22b361b977c5df384429ddf67f31488fd7ba",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 473
      },
      {
        "segments": [
          {
            "segment_id": "8af9bfda-6787-4785-92b6-5c9ce709b0d9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 85,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n84 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.L2_PF_HIT\r\nEventSel=24H, UMask=50H Counts all L2 HW prefetcher requests that hit L2.\r\nL2_RQSTS.ALL_DEMAND_DATA_RD\r\nEventSel=24H, UMask=E1H Counts any demand and L1 HW prefetch data load requests to\r\nL2.\r\nL2_RQSTS.ALL_RFO\r\nEventSel=24H, UMask=E2H Counts all L2 store RFO requests.\r\nL2_RQSTS.ALL_CODE_RD\r\nEventSel=24H, UMask=E4H Counts all L2 code requests.\r\nL2_RQSTS.ALL_DEMAND_REFERENCES\r\nEventSel=24H, UMask=E7H Demand requests to L2 cache.\r\nL2_RQSTS.ALL_PF\r\nEventSel=24H, UMask=F8H Counts all L2 HW prefetcher requests.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All requests to L2 cache.\r\nL2_DEMAND_RQSTS.WB_HIT\r\nEventSel=27H, UMask=50H Not rejected writebacks that hit L2 cache.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural This event counts each cache miss condition for references to\r\nthe last level cache.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural This event counts requests originating from the core that\r\nreference a cache line in the last level cache.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nCounts the number of thread cycles while the thread is not in a\r\nhalt state. The thread enters the halt state when it is running\r\nthe HLT instruction. The core frequency may change from time\r\nto time due to power or thermal throttling.\r\nCPU_CLK_UNHALTED.THREAD_P_ANY\r\nEventSel=3CH, UMask=00H, AnyThread=1,\r\nArchitectural\r\nCore cycles when at least one thread on the physical core is not\r\nin halt state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8af9bfda-6787-4785-92b6-5c9ce709b0d9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=99573cfdee18ba8ca834fe5a904390eb218b0d38d1b791eb3dac0d226cc99cca",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c8721f02-11d7-4328-aca1-e3d6d85e0ab7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 86,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n85 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Increments at the frequency of XCLK (100 MHz) when not\r\nhalted.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when the thread is unhalted. (counts at 100\r\nMHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.\r\nCPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.\r\nL1D_PEND_MISS.PENDING\r\nEventSel=48H, UMask=01H Increments the number of outstanding L1D misses every cycle.\r\nSet Cmask = 1 and Edge =1 to count occurrences.\r\nL1D_PEND_MISS.PENDING_CYCLES\r\nEventSel=48H, UMask=01H, CMask=1 Cycles with L1D load Misses outstanding.\r\nL1D_PEND_MISS.PENDING_CYCLES_ANY\r\nEventSel=48H, UMask=01H, AnyThread=1,\r\nCMask=1\r\nCycles with L1D load Misses outstanding from any thread on\r\nphysical core.\r\nL1D_PEND_MISS.REQUEST_FB_FULL\r\nEventSel=48H, UMask=02H\r\nNumber of times a request needed a FB entry but there was no\r\nentry available for it. That is the FB unavailability was dominant\r\nreason for blocking the request. A request includes\r\ncacheable/uncacheable demands that is load, store or SW\r\nprefetch. HWP are e.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c8721f02-11d7-4328-aca1-e3d6d85e0ab7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=019a17a39243ad03c0e963c865f2e084d2d6f79963725493deb7fe9eb2f0d905",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 466
      },
      {
        "segments": [
          {
            "segment_id": "627c1d5f-c070-42fc-944f-e31264bc7b84",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 87,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n86 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nL1D_PEND_MISS.FB_FULL\r\nEventSel=48H, UMask=02H, CMask=1 Cycles a demand request was blocked due to Fill Buffers\r\ninavailability.\r\nDTLB_STORE_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=49H, UMask=01H Miss in all TLB levels causes a page walk of any page size\r\n(4K/2M/4M/1G).\r\nDTLB_STORE_MISSES.WALK_COMPLETED_4K\r\nEventSel=49H, UMask=02H Completed page walks due to store misses in one or more TLB\r\nlevels of 4K page structure.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=49H, UMask=04H Completed page walks due to store misses in one or more TLB\r\nlevels of 2M/4M page structure.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_1G\r\nEventSel=49H, UMask=08H Store misses in all DTLB levels that cause completed page walks.\r\n(1G).\r\nDTLB_STORE_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=0EH Completed page walks due to store miss in any TLB levels of any\r\npage size (4K/2M/4M/1G).\r\nDTLB_STORE_MISSES.WALK_DURATION\r\nEventSel=49H, UMask=10H This event counts cycles when the page miss handler (PMH) is\r\nservicing page walks caused by DTLB store misses.\r\nDTLB_STORE_MISSES.STLB_HIT_4K\r\nEventSel=49H, UMask=20H This event counts store operations from a 4K page that miss the\r\nfirst DTLB level but hit the second and do not cause page walks.\r\nDTLB_STORE_MISSES.STLB_HIT_2M\r\nEventSel=49H, UMask=40H This event counts store operations from a 2M page that miss the\r\nfirst DTLB level but hit the second and do not cause page walks.\r\nDTLB_STORE_MISSES.STLB_HIT\r\nEventSel=49H, UMask=60H Store operations that miss the first TLB level but hit the second\r\nand do not cause page walks.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/627c1d5f-c070-42fc-944f-e31264bc7b84.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=48873e446105eaaa94d3144abab84ee4a4a24dd8cfec4aa6c6bcf6705b4f719f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c4d563ab-92f6-49cf-8228-6ae34afa2fe7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 88,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n87 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.PDE_CACHE_MISS\r\nEventSel=49H, UMask=80H DTLB store misses with low part of linear-to-physical address\r\ntranslation missed.\r\nLOAD_HIT_PRE.SW_PF\r\nEventSel=4CH, UMask=01H Non-SW-prefetch load dispatches that hit fill buffer allocated for\r\nS/W prefetch.\r\nLOAD_HIT_PRE.HW_PF\r\nEventSel=4CH, UMask=02H Non-SW-prefetch load dispatches that hit fill buffer allocated for\r\nH/W prefetch.\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H Cycle count for an Extended Page table walk.\r\nL1D.REPLACEMENT\r\nEventSel=51H, UMask=01H This event counts when new data lines are brought into the L1\r\nData cache, which cause other lines to be evicted from the cache.\r\nTX_MEM.ABORT_CONFLICT\r\nEventSel=54H, UMask=01H Number of times a transactional abort was signaled due to a data\r\nconflict on a transactionally accessed address.\r\nTX_MEM.ABORT_CAPACITY_WRITE\r\nEventSel=54H, UMask=02H Number of times a transactional abort was signaled due to a data\r\ncapacity limitation for transactional writes.\r\nTX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK\r\nEventSel=54H, UMask=04H\r\nNumber of times a HLE transactional region aborted due to a non\r\nXRELEASE prefixed instruction writing to an elided lock in the\r\nelision buffer.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY\r\nEventSel=54H, UMask=08H Number of times an HLE transactional execution aborted due to\r\nNoAllocatedElisionBuffer being non-zero.\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH\r\nEventSel=54H, UMask=10H\r\nNumber of times an HLE transactional execution aborted due to\r\nXRELEASE lock not satisfying the address and value\r\nrequirements in the elision buffer.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c4d563ab-92f6-49cf-8228-6ae34afa2fe7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eea751093d73707a253de7edeea88b2d2ea6829842df04169e3b345514940f8b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 465
      },
      {
        "segments": [
          {
            "segment_id": "f54c136e-b5e4-4d30-b41a-21575411662c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 89,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n88 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nTX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT\r\nEventSel=54H, UMask=20H Number of times an HLE transactional execution aborted due to\r\nan unsupported read alignment from the elision buffer.\r\nTX_MEM.HLE_ELISION_BUFFER_FULL\r\nEventSel=54H, UMask=40H Number of times HLE lock could not be elided due to\r\nElisionBufferAvailable being zero.\r\nMOVE_ELIMINATION.INT_ELIMINATED\r\nEventSel=58H, UMask=01H Number of integer move elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.SIMD_ELIMINATED\r\nEventSel=58H, UMask=02H Number of SIMD move elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.INT_NOT_ELIMINATED\r\nEventSel=58H, UMask=04H Number of integer move elimination candidate uops that were\r\nnot eliminated.\r\nMOVE_ELIMINATION.SIMD_NOT_ELIMINATED\r\nEventSel=58H, UMask=08H Number of SIMD move elimination candidate uops that were not\r\neliminated.\r\nCPL_CYCLES.RING0\r\nEventSel=5CH, UMask=01H Unhalted core cycles when the thread is in ring 0.\r\nCPL_CYCLES.RING0_TRANS\r\nEventSel=5CH, UMask=01H, EdgeDetect=1,\r\nCMask=1\r\nNumber of intervals between processor halts while thread is in\r\nring 0.\r\nCPL_CYCLES.RING123\r\nEventSel=5CH, UMask=02H Unhalted core cycles when the thread is not in ring 0.\r\nTX_EXEC.MISC1\r\nEventSel=5DH, UMask=01H\r\nCounts the number of times a class of instructions that may\r\ncause a transactional abort was executed. Since this is the count\r\nof execution, it may not always cause a transactional abort.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f54c136e-b5e4-4d30-b41a-21575411662c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f81e96c371c2e2d067a751251e3c82792ddd67478e60fac5e37c7780151ff0b8",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5f34adf6-b6ca-4bce-9a32-fa074638ac7a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 90,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n89 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nTX_EXEC.MISC2\r\nEventSel=5DH, UMask=02H\r\nCounts the number of times a class of instructions (e.g.,\r\nvzeroupper) that may cause a transactional abort was executed\r\ninside a transactional region.\r\nTX_EXEC.MISC3\r\nEventSel=5DH, UMask=04H Counts the number of times an instruction execution caused the\r\ntransactional nest count supported to be exceeded.\r\nTX_EXEC.MISC4\r\nEventSel=5DH, UMask=08H Counts the number of times a XBEGIN instruction was executed\r\ninside an HLE transactional region.\r\nTX_EXEC.MISC5\r\nEventSel=5DH, UMask=10H Counts the number of times an HLE XACQUIRE instruction was\r\nexecuted inside an RTM transactional region.\r\nRS_EVENTS.EMPTY_CYCLES\r\nEventSel=5EH, UMask=01H\r\nThis event counts cycles when the Reservation Station ( RS ) is\r\nempty for the thread. The RS is a structure that buffers\r\nallocated micro-ops from the Front-end. If there are many cycles\r\nwhen the RS is empty, it may represent an underflow of\r\ninstructions delivered from the Front-end.\r\nRS_EVENTS.EMPTY_END\r\nEventSel=5EH, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1\r\nCounts end of periods where the Reservation Station (RS) was\r\nempty. Could be useful to precisely locate Frontend Latency\r\nBound issues.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H Offcore outstanding demand data read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H, CMask=1 Cycles when offcore outstanding Demand Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\r\nEventSel=60H, UMask=01H, CMask=6 Cycles with at least 6 offcore outstanding Demand Data Read\r\ntransactions in uncore queue.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5f34adf6-b6ca-4bce-9a32-fa074638ac7a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cc18152da84b866161b2259f6a1ff684eadf1cd36270d1e1c968d261b4a7f8cb",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 459
      },
      {
        "segments": [
          {
            "segment_id": "94aaa59a-2115-4197-ad74-ce5bb4b02bf2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 91,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n90 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H Offcore outstanding Demand code Read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\r\nEventSel=60H, UMask=04H Offcore outstanding RFO store transactions in SQ to uncore. Set\r\nCmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\r\nEventSel=60H, UMask=04H, CMask=1 Offcore outstanding demand rfo reads transactions in\r\nSuperQueue (SQ), queue to uncore, every cycle.\r\nOFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\r\nEventSel=60H, UMask=08H Offcore outstanding cacheable data read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\r\nEventSel=60H, UMask=08H, CMask=1 Cycles when offcore outstanding cacheable Core Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nLOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\r\nEventSel=63H, UMask=01H Cycles in which the L1D and L2 are locked, due to a UC lock or\r\nsplit lock.\r\nLOCK_CYCLES.CACHE_LOCK_DURATION\r\nEventSel=63H, UMask=02H Cycles in which the L1D is locked.\r\nIDQ.EMPTY\r\nEventSel=79H, UMask=02H Counts cycles the IDQ is empty.\r\nIDQ.MITE_UOPS\r\nEventSel=79H, UMask=04H Increment each cycle # of uops delivered to IDQ from MITE path.\r\nSet Cmask = 1 to count cycles.\r\nIDQ.MITE_CYCLES\r\nEventSel=79H, UMask=04H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from MITE path.\r\nIDQ.DSB_UOPS\r\nEventSel=79H, UMask=08H Increment each cycle. # of uops delivered to IDQ from DSB path.\r\nSet Cmask = 1 to count cycles.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/94aaa59a-2115-4197-ad74-ce5bb4b02bf2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=db9e144d0bc225020263cc9d4ba07deac5c9fcc9b022659767d6d3eea75c7237",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f4d8ba30-196e-437a-a509-51f6ba05c1e7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 92,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n91 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.DSB_CYCLES\r\nEventSel=79H, UMask=08H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from Decode Stream Buffer (DSB) path.\r\nIDQ.MS_DSB_UOPS\r\nEventSel=79H, UMask=10H\r\nIncrement each cycle # of uops delivered to IDQ when MS_busy\r\nby DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of\r\ndelivery.\r\nIDQ.MS_DSB_CYCLES\r\nEventSel=79H, UMask=10H, CMask=1\r\nCycles when uops initiated by Decode Stream Buffer (DSB) are\r\nbeing delivered to Instruction Decode Queue (IDQ) while\r\nMicrocode Sequenser (MS) is busy.\r\nIDQ.MS_DSB_OCCUR\r\nEventSel=79H, UMask=10H, EdgeDetect=1,\r\nCMask=1\r\nDeliveries to Instruction Decode Queue (IDQ) initiated by Decode\r\nStream Buffer (DSB) while Microcode Sequenser (MS) is busy.\r\nIDQ.ALL_DSB_CYCLES_4_UOPS\r\nEventSel=79H, UMask=18H, CMask=4 Counts cycles DSB is delivered four uops. Set Cmask = 4.\r\nIDQ.ALL_DSB_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=18H, CMask=1 Counts cycles DSB is delivered at least one uops. Set Cmask = 1.\r\nIDQ.MS_MITE_UOPS\r\nEventSel=79H, UMask=20H Increment each cycle # of uops delivered to IDQ when MS_busy\r\nby MITE. Set Cmask = 1 to count cycles.\r\nIDQ.ALL_MITE_CYCLES_4_UOPS\r\nEventSel=79H, UMask=24H, CMask=4 Counts cycles MITE is delivered four uops. Set Cmask = 4.\r\nIDQ.ALL_MITE_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=24H, CMask=1 Counts cycles MITE is delivered at least one uop. Set Cmask = 1.\r\nIDQ.MS_UOPS\r\nEventSel=79H, UMask=30H\r\nThis event counts uops delivered by the Front-end with the\r\nassistance of the microcode sequencer. Microcode assists are\r\nused for complex instructions or scenarios that can't be handled\r\nby the standard decoder. Using other instructions, if possible, will\r\nusually improve performance.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f4d8ba30-196e-437a-a509-51f6ba05c1e7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=77572b8339138d92eafa6dfa4382aaab409165638a07c49cae76da744ad98d5c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 495
      },
      {
        "segments": [
          {
            "segment_id": "1c81a224-6c53-48a3-ab73-581864d48b8f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 93,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n92 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MS_CYCLES\r\nEventSel=79H, UMask=30H, CMask=1\r\nThis event counts cycles during which the microcode sequencer\r\nassisted the Front-end in delivering uops. Microcode assists are\r\nused for complex instructions or scenarios that can't be handled\r\nby the standard decoder. Using other instructions, if possible, will\r\nusually improve performance.\r\nIDQ.MS_SWITCHES\r\nEventSel=79H, UMask=30H, EdgeDetect=1,\r\nCMask=1\r\nNumber of switches from DSB (Decode Stream Buffer) or MITE\r\n(legacy decode pipeline) to the Microcode Sequencer.\r\nIDQ.MITE_ALL_UOPS\r\nEventSel=79H, UMask=3CH Number of uops delivered to IDQ from any path.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H Number of Instruction Cache, Streaming Buffer and Victim Cache\r\nReads. both cacheable and noncacheable, including UC fetches.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H This event counts Instruction Cache (ICACHE) misses.\r\nICACHE.IFETCH_STALL\r\nEventSel=80H, UMask=04H Cycles where a code fetch is stalled due to L1 instruction-cache\r\nmiss.\r\nICACHE.IFDATA_STALL\r\nEventSel=80H, UMask=04H Cycles where a code fetch is stalled due to L1 instruction-cache\r\nmiss.\r\nITLB_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=85H, UMask=01H Misses in ITLB that causes a page walk of any page size.\r\nITLB_MISSES.WALK_COMPLETED_4K\r\nEventSel=85H, UMask=02H Completed page walks due to misses in ITLB 4K page entries.\r\nITLB_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=85H, UMask=04H Completed page walks due to misses in ITLB 2M/4M page entries.\r\nITLB_MISSES.WALK_COMPLETED_1G\r\nEventSel=85H, UMask=08H Store miss in all TLB levels causes a page walk that completes.\r\n(1G).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1c81a224-6c53-48a3-ab73-581864d48b8f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=35aefb09b4bdc72474146c26328025cfa0eec545b7b292df53f70b7f26032c74",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "06714159-1c2a-4a21-acb3-a412bd443ec2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 94,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n93 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=0EH Completed page walks in ITLB of any page size.\r\nITLB_MISSES.WALK_DURATION\r\nEventSel=85H, UMask=10H This event counts cycles when the page miss handler (PMH) is\r\nservicing page walks caused by ITLB misses.\r\nITLB_MISSES.STLB_HIT_4K\r\nEventSel=85H, UMask=20H ITLB misses that hit STLB (4K).\r\nITLB_MISSES.STLB_HIT_2M\r\nEventSel=85H, UMask=40H ITLB misses that hit STLB (2M).\r\nITLB_MISSES.STLB_HIT\r\nEventSel=85H, UMask=60H ITLB misses that hit STLB. No page walk.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H This event counts cycles where the decoder is stalled on an\r\ninstruction with a length changing prefix (LCP).\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Stall cycles due to IQ is full.\r\nBR_INST_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=88H, UMask=41H Not taken macro-conditional branches.\r\nBR_INST_EXEC.TAKEN_CONDITIONAL\r\nEventSel=88H, UMask=81H Taken speculative and retired macro-conditional branches.\r\nBR_INST_EXEC.TAKEN_DIRECT_JUMP\r\nEventSel=88H, UMask=82H Taken speculative and retired macro-conditional branch\r\ninstructions excluding calls and indirects.\r\nBR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=84H Taken speculative and retired indirect branches excluding calls\r\nand returns.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=88H Taken speculative and retired indirect branches with return\r\nmnemonic.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/06714159-1c2a-4a21-acb3-a412bd443ec2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7d6559f563d831920326ab0260f8995865e5050aabcd0f176d147e7920a6a64c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 416
      },
      {
        "segments": [
          {
            "segment_id": "a03e077f-3ad1-4af6-bfc4-e054459bcd43",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 95,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n94 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=90H Taken speculative and retired direct near calls.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=A0H Taken speculative and retired indirect calls.\r\nBR_INST_EXEC.ALL_CONDITIONAL\r\nEventSel=88H, UMask=C1H Speculative and retired macro-conditional branches.\r\nBR_INST_EXEC.ALL_DIRECT_JMP\r\nEventSel=88H, UMask=C2H Speculative and retired macro-unconditional branches excluding\r\ncalls and indirects.\r\nBR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=C4H Speculative and retired indirect branches excluding calls and\r\nreturns.\r\nBR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=C8H Speculative and retired indirect return branches.\r\nBR_INST_EXEC.ALL_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=D0H Speculative and retired direct near calls.\r\nBR_INST_EXEC.ALL_BRANCHES\r\nEventSel=88H, UMask=FFH Counts all near executed branches (not necessarily retired).\r\nBR_MISP_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=89H, UMask=41H Not taken speculative and retired mispredicted macro conditional\r\nbranches.\r\nBR_MISP_EXEC.TAKEN_CONDITIONAL\r\nEventSel=89H, UMask=81H Taken speculative and retired mispredicted macro conditional\r\nbranches.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=84H Taken speculative and retired mispredicted indirect branches\r\nexcluding calls and returns.\r\nBR_MISP_EXEC.TAKEN_RETURN_NEAR\r\nEventSel=89H, UMask=88H Taken speculative and retired mispredicted indirect branches\r\nwith return mnemonic.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a03e077f-3ad1-4af6-bfc4-e054459bcd43.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b17bae82be29494ec53e6b3579de15f0ff2d36cd303580ecff6c66ca843a7a82",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2bc85993-2e20-42b5-940a-8f888ba57b84",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 96,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n95 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=A0H Taken speculative and retired mispredicted indirect calls.\r\nBR_MISP_EXEC.ALL_CONDITIONAL\r\nEventSel=89H, UMask=C1H Speculative and retired mispredicted macro conditional branches.\r\nBR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=C4H Mispredicted indirect branches excluding calls and returns.\r\nBR_MISP_EXEC.ALL_BRANCHES\r\nEventSel=89H, UMask=FFH Counts all near executed branches (not necessarily retired).\r\nIDQ_UOPS_NOT_DELIVERED.CORE\r\nEventSel=9CH, UMask=01H\r\nThis event count the number of undelivered (unallocated) uops\r\nfrom the Front-end to the Resource Allocation Table (RAT) while\r\nthe Back-end of the processor is not stalled. The Front-end can\r\nallocate up to 4 uops per cycle so this event can increment 0-4\r\ntimes per cycle depending on the number of unallocated uops.\r\nThis event is counted on a per-core basis.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=4\r\nThis event counts the number cycles during which the Front-end\r\nallocated exactly zero uops to the Resource Allocation Table\r\n(RAT) while the Back-end of the processor is not stalled. This\r\nevent is counted on a per-core basis.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=3\r\nCycles per thread when 3 or more uops are not delivered to\r\nResource Allocation Table (RAT) when backend of the machine is\r\nnot stalled.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=2 Cycles with less than 2 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=1 Cycles with less than 3 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles FE delivered 4 uops or Resource Allocation Table\r\n(RAT) was stalling FE.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2bc85993-2e20-42b5-940a-8f888ba57b84.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=91b447091868a5fb4e2e086c4ea5b7974c3528d50596061fdc2c2a0c1fcaad14",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 423
      },
      {
        "segments": [
          {
            "segment_id": "b3ca3b83-6012-41b1-aeee-0f8f2a24c013",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 97,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n96 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H Cycles which a uop is dispatched on port 0 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_0_CORE\r\nEventSel=A1H, UMask=01H, AnyThread=1 Cycles per core when uops are exectuted in port 0.\r\nUOPS_DISPATCHED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H Cycles per thread when uops are executed in port 0.\r\nUOPS_EXECUTED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H Cycles which a uop is dispatched on port 1 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_1_CORE\r\nEventSel=A1H, UMask=02H, AnyThread=1 Cycles per core when uops are exectuted in port 1.\r\nUOPS_DISPATCHED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H Cycles per thread when uops are executed in port 1.\r\nUOPS_EXECUTED_PORT.PORT_2\r\nEventSel=A1H, UMask=04H Cycles which a uop is dispatched on port 2 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_2_CORE\r\nEventSel=A1H, UMask=04H, AnyThread=1 Cycles per core when uops are dispatched to port 2.\r\nUOPS_DISPATCHED_PORT.PORT_2\r\nEventSel=A1H, UMask=04H Cycles per thread when uops are executed in port 2.\r\nUOPS_EXECUTED_PORT.PORT_3\r\nEventSel=A1H, UMask=08H Cycles which a uop is dispatched on port 3 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_3_CORE\r\nEventSel=A1H, UMask=08H, AnyThread=1 Cycles per core when uops are dispatched to port 3.\r\nUOPS_DISPATCHED_PORT.PORT_3\r\nEventSel=A1H, UMask=08H Cycles per thread when uops are executed in port 3.\r\nUOPS_EXECUTED_PORT.PORT_4\r\nEventSel=A1H, UMask=10H Cycles which a uop is dispatched on port 4 in this thread.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b3ca3b83-6012-41b1-aeee-0f8f2a24c013.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=78113d7f781130627f1acf3bdc617f9f53317bacf7dab7286177b3ff3ee481d8",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f9afa5ba-5050-4d52-9f16-cdb24271423b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 98,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n97 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED_PORT.PORT_4_CORE\r\nEventSel=A1H, UMask=10H, AnyThread=1 Cycles per core when uops are exectuted in port 4.\r\nUOPS_DISPATCHED_PORT.PORT_4\r\nEventSel=A1H, UMask=10H Cycles per thread when uops are executed in port 4.\r\nUOPS_EXECUTED_PORT.PORT_5\r\nEventSel=A1H, UMask=20H Cycles which a uop is dispatched on port 5 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_5_CORE\r\nEventSel=A1H, UMask=20H, AnyThread=1 Cycles per core when uops are exectuted in port 5.\r\nUOPS_DISPATCHED_PORT.PORT_5\r\nEventSel=A1H, UMask=20H Cycles per thread when uops are executed in port 5.\r\nUOPS_EXECUTED_PORT.PORT_6\r\nEventSel=A1H, UMask=40H Cycles which a uop is dispatched on port 6 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_6_CORE\r\nEventSel=A1H, UMask=40H, AnyThread=1 Cycles per core when uops are exectuted in port 6.\r\nUOPS_DISPATCHED_PORT.PORT_6\r\nEventSel=A1H, UMask=40H Cycles per thread when uops are executed in port 6.\r\nUOPS_EXECUTED_PORT.PORT_7\r\nEventSel=A1H, UMask=80H Cycles which a uop is dispatched on port 7 in this thread.\r\nUOPS_EXECUTED_PORT.PORT_7_CORE\r\nEventSel=A1H, UMask=80H, AnyThread=1 Cycles per core when uops are dispatched to port 7.\r\nUOPS_DISPATCHED_PORT.PORT_7\r\nEventSel=A1H, UMask=80H Cycles per thread when uops are executed in port 7.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Cycles allocation is stalled due to resource related reason.\r\nRESOURCE_STALLS.RS\r\nEventSel=A2H, UMask=04H Cycles stalled due to no eligible RS entry available.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f9afa5ba-5050-4d52-9f16-cdb24271423b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=942fca7f5bb6fcfc5697b2d595923bab58750860388c2d7e1161c022fcd7808d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 430
      },
      {
        "segments": [
          {
            "segment_id": "7259e1ef-0e76-4cd4-b12c-90155dfbe754",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 99,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n98 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nRESOURCE_STALLS.SB\r\nEventSel=A2H, UMask=08H This event counts cycles during which no instructions were\r\nallocated because no Store Buffers (SB) were available.\r\nRESOURCE_STALLS.ROB\r\nEventSel=A2H, UMask=10H Cycles stalled due to re-order buffer full.\r\nCYCLE_ACTIVITY.CYCLES_L2_PENDING\r\nEventSel=A3H, UMask=01H, CMask=1 Cycles with pending L2 miss loads. Set Cmask=2 to count cycle.\r\nCYCLE_ACTIVITY.CYCLES_LDM_PENDING\r\nEventSel=A3H, UMask=02H, CMask=2 Cycles with pending memory loads. Set Cmask=2 to count cycle.\r\nCYCLE_ACTIVITY.CYCLES_NO_EXECUTE\r\nEventSel=A3H, UMask=04H, CMask=4 This event counts cycles during which no instructions were\r\nexecuted in the execution stage of the pipeline.\r\nCYCLE_ACTIVITY.STALLS_L2_PENDING\r\nEventSel=A3H, UMask=05H, CMask=5 Number of loads missed L2.\r\nCYCLE_ACTIVITY.STALLS_LDM_PENDING\r\nEventSel=A3H, UMask=06H, CMask=6\r\nThis event counts cycles during which no instructions were\r\nexecuted in the execution stage of the pipeline and there were\r\nmemory instructions pending (waiting for data).\r\nCYCLE_ACTIVITY.CYCLES_L1D_PENDING\r\nEventSel=A3H, UMask=08H, CMask=8 Cycles with pending L1 data cache miss loads. Set Cmask=8 to\r\ncount cycle.\r\nCYCLE_ACTIVITY.STALLS_L1D_PENDING\r\nEventSel=A3H, UMask=0CH, CMask=12 Execution stalls due to L1 data cache miss loads. Set\r\nCmask=0CH.\r\nLSD.UOPS\r\nEventSel=A8H, UMask=01H Number of uops delivered by the LSD.\r\nLSD.CYCLES_ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles Uops delivered by the LSD, but didn't come from the\r\ndecoder.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7259e1ef-0e76-4cd4-b12c-90155dfbe754.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2fd729dafa2870de48eb708703c939193bf1dabe43bd0a0d65775109a4283412",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cadddc64-1dfc-4d00-acc7-4cc8799a3d1b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 100,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n99 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nLSD.CYCLES_4_UOPS\r\nEventSel=A8H, UMask=01H, CMask=4 Cycles 4 Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nDSB2MITE_SWITCHES.PENALTY_CYCLES\r\nEventSel=ABH, UMask=02H Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.\r\nITLB.ITLB_FLUSH\r\nEventSel=AEH, UMask=01H Counts the number of ITLB flushes, includes 4k/2M/4M pages.\r\nOFFCORE_REQUESTS.DEMAND_DATA_RD\r\nEventSel=B0H, UMask=01H Demand data read requests sent to uncore.\r\nOFFCORE_REQUESTS.DEMAND_CODE_RD\r\nEventSel=B0H, UMask=02H Demand code read requests sent to uncore.\r\nOFFCORE_REQUESTS.DEMAND_RFO\r\nEventSel=B0H, UMask=04H Demand RFO read requests sent to uncore, including regular\r\nRFOs, locks, ItoM.\r\nOFFCORE_REQUESTS.ALL_DATA_RD\r\nEventSel=B0H, UMask=08H Data read requests sent to uncore (demand and prefetch).\r\nUOPS_EXECUTED.STALL_CYCLES\r\nEventSel=B1H, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts number of cycles no uops were dispatched to be\r\nexecuted on this thread.\r\nUOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC\r\nEventSel=B1H, UMask=01H, CMask=1 This events counts the cycles where at least one uop was\r\nexecuted. It is counted per thread.\r\nUOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=2 This events counts the cycles where at least two uop were\r\nexecuted. It is counted per thread.\r\nUOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=3 This events counts the cycles where at least three uop were\r\nexecuted. It is counted per thread.\r\nUOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=4 Cycles where at least 4 uops were executed per-thread.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/cadddc64-1dfc-4d00-acc7-4cc8799a3d1b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a75ba8f6a0e365abb222057a1d67de660481b17e219d93e6f8b31c7bf90120e6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 429
      },
      {
        "segments": [
          {
            "segment_id": "9792516f-d5bb-4ca2-8c82-6d4014328bd6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 101,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n100 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE\r\nEventSel=B1H, UMask=02H Counts total number of uops to be executed per-core each cycle.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_1\r\nEventSel=B1H, UMask=02H, CMask=1 Cycles at least 1 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_2\r\nEventSel=B1H, UMask=02H, CMask=2 Cycles at least 2 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_3\r\nEventSel=B1H, UMask=02H, CMask=3 Cycles at least 3 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_4\r\nEventSel=B1H, UMask=02H, CMask=4 Cycles at least 4 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_NONE\r\nEventSel=B1H, UMask=02H, Invert=1 Cycles with no micro-ops executed from any thread on physical\r\ncore.\r\nOFFCORE_REQUESTS_BUFFER.SQ_FULL\r\nEventSel=B2H, UMask=01H Offcore requests buffer cannot take more entries for this thread\r\ncore.\r\nPAGE_WALKER_LOADS.DTLB_L1\r\nEventSel=BCH, UMask=11H Number of DTLB page walker loads that hit in the L1+FB.\r\nPAGE_WALKER_LOADS.DTLB_L2\r\nEventSel=BCH, UMask=12H Number of DTLB page walker loads that hit in the L2.\r\nPAGE_WALKER_LOADS.DTLB_L3\r\nEventSel=BCH, UMask=14H Number of DTLB page walker loads that hit in the L3.\r\nPAGE_WALKER_LOADS.DTLB_MEMORY\r\nEventSel=BCH, UMask=18H Number of DTLB page walker loads from memory.\r\nPAGE_WALKER_LOADS.ITLB_L1\r\nEventSel=BCH, UMask=21H Number of ITLB page walker loads that hit in the L1+FB.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9792516f-d5bb-4ca2-8c82-6d4014328bd6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=720c4caf9e065cb8a46e2e4914ecaeb256d08b3cb7d5ca3dbaf7d4624c746761",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "fba40e22-709b-4fa8-8138-ac8dfe1b7b74",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 102,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n101 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nPAGE_WALKER_LOADS.ITLB_L2\r\nEventSel=BCH, UMask=22H Number of ITLB page walker loads that hit in the L2.\r\nPAGE_WALKER_LOADS.ITLB_L3\r\nEventSel=BCH, UMask=24H Number of ITLB page walker loads that hit in the L3.\r\nPAGE_WALKER_LOADS.ITLB_MEMORY\r\nEventSel=BCH, UMask=28H Number of ITLB page walker loads from memory.\r\nPAGE_WALKER_LOADS.EPT_DTLB_L1\r\nEventSel=BCH, UMask=41H Counts the number of Extended Page Table walks from the DTLB\r\nthat hit in the L1 and FB.\r\nPAGE_WALKER_LOADS.EPT_DTLB_L2\r\nEventSel=BCH, UMask=42H Counts the number of Extended Page Table walks from the DTLB\r\nthat hit in the L2.\r\nPAGE_WALKER_LOADS.EPT_DTLB_L3\r\nEventSel=BCH, UMask=44H Counts the number of Extended Page Table walks from the DTLB\r\nthat hit in the L3.\r\nPAGE_WALKER_LOADS.EPT_DTLB_MEMORY\r\nEventSel=BCH, UMask=48H Counts the number of Extended Page Table walks from the DTLB\r\nthat hit in memory.\r\nPAGE_WALKER_LOADS.EPT_ITLB_L1\r\nEventSel=BCH, UMask=81H Counts the number of Extended Page Table walks from the ITLB\r\nthat hit in the L1 and FB.\r\nPAGE_WALKER_LOADS.EPT_ITLB_L2\r\nEventSel=BCH, UMask=82H Counts the number of Extended Page Table walks from the ITLB\r\nthat hit in the L2.\r\nPAGE_WALKER_LOADS.EPT_ITLB_L3\r\nEventSel=BCH, UMask=84H Counts the number of Extended Page Table walks from the ITLB\r\nthat hit in the L2.\r\nPAGE_WALKER_LOADS.EPT_ITLB_MEMORY\r\nEventSel=BCH, UMask=88H Counts the number of Extended Page Table walks from the ITLB\r\nthat hit in memory.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fba40e22-709b-4fa8-8138-ac8dfe1b7b74.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9cbc42f55c5a387d3f840714d4d37fcb6b1f1488e24b081d1d68f594f362c3f5",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 441
      },
      {
        "segments": [
          {
            "segment_id": "9bd1a936-99f4-46b0-8f02-d268fde6ffdd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 103,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n102 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nTLB_FLUSH.DTLB_THREAD\r\nEventSel=BDH, UMask=01H DTLB flush attempts of the thread-specific entries.\r\nTLB_FLUSH.STLB_ANY\r\nEventSel=BDH, UMask=20H Count number of STLB flush attempts.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural Number of instructions at retirement.\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=01H, Precise Precise instruction retired event with HW to reduce effect of\r\nPEBS shadow in IP distribution.\r\nINST_RETIRED.X87\r\nEventSel=C0H, UMask=02H\r\nThis is a non-precise version (that is, does not use PEBS) of the\r\nevent that counts FP operations retired. For X87 FP operations\r\nthat have no exceptions counting also includes flows that have\r\nseveral X87, or flows that use X87 uops in the exception\r\nhandling.\r\nOTHER_ASSISTS.AVX_TO_SSE\r\nEventSel=C1H, UMask=08H Number of transitions from AVX-256 to legacy SSE when\r\npenalty applicable.\r\nOTHER_ASSISTS.SSE_TO_AVX\r\nEventSel=C1H, UMask=10H Number of transitions from SSE to AVX-256 when penalty\r\napplicable.\r\nOTHER_ASSISTS.ANY_WB_ASSIST\r\nEventSel=C1H, UMask=40H Number of microcode assists invoked by HW upon uop writeback.\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=01H, Precise Counts the number of micro-ops retired. Use Cmask=1 and invert\r\nto count active cycles or stalled cycles.\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=10 Cycles with less than 10 actually retired uops.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9bd1a936-99f4-46b0-8f02-d268fde6ffdd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f582d072896612e9b319dd0c8647ff7f4d93fccd98a60a3d1724e2d3c312d927",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c6df0624-e79f-4c1a-b6ce-c041d9cbc04b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 104,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n103 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_RETIRED.CORE_STALL_CYCLES\r\nEventSel=C2H, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise\r\nThis event counts the number of retirement slots used each\r\ncycle. There are potentially 4 slots that can be used each cycle -\r\nmeaning, 4 uops or 4 instructions could retire each cycle.\r\nMACHINE_CLEARS.CYCLES\r\nEventSel=C3H, UMask=01H Cycles there was a Nuke. Account for both thread-specific and All\r\nThread Nukes.\r\nMACHINE_CLEARS.COUNT\r\nEventSel=C3H, UMask=01H, EdgeDetect=1,\r\nCMask=1 Number of machine clears (nukes) of any type.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nThis event counts the number of memory ordering machine\r\nclears detected. Memory ordering machine clears can result from\r\nmemory address aliasing or snoops from another hardware\r\nthread or core to data inflight in the pipeline. Machine clears can\r\nhave a significant performance impact if they are happening\r\nfrequently.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H\r\nThis event is incremented when self-modifying code (SMC) is\r\ndetected, which causes a machine clear. Machine clears can have\r\na significant performance impact if they are happening\r\nfrequently.\r\nMACHINE_CLEARS.MASKMOV\r\nEventSel=C3H, UMask=20H\r\nThis event counts the number of executed Intel AVX masked\r\nload operations that refer to an illegal address range with the\r\nmask bits set to 0.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise Branch instructions at retirement.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Counts the number of conditional branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c6df0624-e79f-4c1a-b6ce-c041d9cbc04b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7a4059bafbff3508123fa1364d68902cb53ac7a01512c90cf3b166dcb346e982",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 458
      },
      {
        "segments": [
          {
            "segment_id": "7f81321b-c9c5-45b2-a8bc-ad5b51aa65c1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 105,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n104 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Direct and indirect near call instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise\r\nDirect and indirect macro near call instructions retired (captured\r\nin ring 3).\r\nBR_INST_RETIRED.NEAR_RETURN\r\nEventSel=C4H, UMask=08H, Precise Counts the number of near return instructions retired.\r\nBR_INST_RETIRED.NOT_TAKEN\r\nEventSel=C4H, UMask=10H Counts the number of not taken branch instructions retired.\r\nBR_INST_RETIRED.NEAR_TAKEN\r\nEventSel=C4H, UMask=20H, Precise Number of near taken branches retired.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=40H Number of far branches retired.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise Mispredicted branch instructions at retirement.\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise Mispredicted conditional branch instructions retired.\r\nBR_MISP_RETIRED.NEAR_TAKEN\r\nEventSel=C5H, UMask=20H, Precise Number of near branch instructions retired that were taken but\r\nmispredicted.\r\nAVX_INSTS.ALL\r\nEventSel=C6H, UMask=07H Note that a whole rep string only counts AVX_INST.ALL once.\r\nHLE_RETIRED.START\r\nEventSel=C8H, UMask=01H Number of times an HLE execution started.\r\nHLE_RETIRED.COMMIT\r\nEventSel=C8H, UMask=02H Number of times an HLE execution successfully committed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7f81321b-c9c5-45b2-a8bc-ad5b51aa65c1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bce13dcb9b4fad14d5b12327826de62212f53b1cf99aff9a22bf298e2da01f85",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3afed9f3-88f7-426e-b070-2e467f6ac8d2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 106,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n105 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nHLE_RETIRED.ABORTED\r\nEventSel=C8H, UMask=04H, Precise Number of times an HLE execution aborted due to any reasons\r\n(multiple categories may count as one).\r\nHLE_RETIRED.ABORTED_MISC1\r\nEventSel=C8H, UMask=08H Number of times an HLE execution aborted due to various\r\nmemory events (e.g., read/write capacity and conflicts).\r\nHLE_RETIRED.ABORTED_MISC2\r\nEventSel=C8H, UMask=10H Number of times an HLE execution aborted due to uncommon\r\nconditions.\r\nHLE_RETIRED.ABORTED_MISC3\r\nEventSel=C8H, UMask=20H Number of times an HLE execution aborted due to HLE\u0002unfriendly instructions.\r\nHLE_RETIRED.ABORTED_MISC4\r\nEventSel=C8H, UMask=40H Number of times an HLE execution aborted due to incompatible\r\nmemory type.\r\nHLE_RETIRED.ABORTED_MISC5\r\nEventSel=C8H, UMask=80H Number of times an HLE execution aborted due to none of the\r\nprevious 4 categories (e.g. interrupts).\r\nRTM_RETIRED.START\r\nEventSel=C9H, UMask=01H Number of times an RTM execution started.\r\nRTM_RETIRED.COMMIT\r\nEventSel=C9H, UMask=02H Number of times an RTM execution successfully committed.\r\nRTM_RETIRED.ABORTED\r\nEventSel=C9H, UMask=04H, Precise Number of times an RTM execution aborted due to any reasons\r\n(multiple categories may count as one).\r\nRTM_RETIRED.ABORTED_MISC1\r\nEventSel=C9H, UMask=08H Number of times an RTM execution aborted due to various\r\nmemory events (e.g. read/write capacity and conflicts).\r\nRTM_RETIRED.ABORTED_MISC2\r\nEventSel=C9H, UMask=10H Number of times an RTM execution aborted due to various\r\nmemory events (e.g., read/write capacity and conflicts).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3afed9f3-88f7-426e-b070-2e467f6ac8d2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=842e9b3177949e4c4d12bbc28779f274a8b7224126b2f0f41d4f2d0a33b9874e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 394
      },
      {
        "segments": [
          {
            "segment_id": "74b88338-e7ee-4b7b-9e63-770b81ae7dab",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 107,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n106 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nRTM_RETIRED.ABORTED_MISC3\r\nEventSel=C9H, UMask=20H Number of times an RTM execution aborted due to HLE\u0002unfriendly instructions.\r\nRTM_RETIRED.ABORTED_MISC4\r\nEventSel=C9H, UMask=40H Number of times an RTM execution aborted due to incompatible\r\nmemory type.\r\nRTM_RETIRED.ABORTED_MISC5\r\nEventSel=C9H, UMask=80H Number of times an RTM execution aborted due to none of the\r\nprevious 4 categories (e.g. interrupt).\r\nFP_ASSIST.X87_OUTPUT\r\nEventSel=CAH, UMask=02H Number of X87 FP assists due to output values.\r\nFP_ASSIST.X87_INPUT\r\nEventSel=CAH, UMask=04H Number of X87 FP assists due to input values.\r\nFP_ASSIST.SIMD_OUTPUT\r\nEventSel=CAH, UMask=08H Number of SIMD FP assists due to output values.\r\nFP_ASSIST.SIMD_INPUT\r\nEventSel=CAH, UMask=10H Number of SIMD FP assists due to input values.\r\nFP_ASSIST.ANY\r\nEventSel=CAH, UMask=1EH, CMask=1 Cycles with any input/output SSE* or FP assists.\r\nROB_MISC_EVENTS.LBR_INSERTS\r\nEventSel=CCH, UMask=20H Count cases of saving new LBR records by hardware.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nLoads with latency value being above 4.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nLoads with latency value being above 8.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/74b88338-e7ee-4b7b-9e63-770b81ae7dab.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=30821857e8c2d5592b724d5e68b5f1f56384193579f3e9033650e01c1a1c4e25",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dd9e0bd8-7842-4a98-81e9-b3c2840c4773",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 108,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n107 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nLoads with latency value being above 16.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nLoads with latency value being above 32.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nLoads with latency value being above 64.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nLoads with latency value being above 128.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nLoads with latency value being above 256.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nLoads with latency value being above 512.\r\nMEM_UOPS_RETIRED.STLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Retired load uops that miss the STLB.\r\nMEM_UOPS_RETIRED.STLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Retired store uops that miss the STLB.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise Retired load uops with locked access.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise Retired load uops that split across a cacheline boundary.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/dd9e0bd8-7842-4a98-81e9-b3c2840c4773.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ab9612e670a1addc0798d6fbf22d724428eb5ed1754d98de252c21c049bdf161",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 340
      },
      {
        "segments": [
          {
            "segment_id": "a269e444-db09-48d9-8b28-62eb34bae460",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 109,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n108 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise Retired store uops that split across a cacheline boundary.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise All retired load uops.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise All retired store uops.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise Retired load uops with L1 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Retired load uops with L2 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.L3_HIT\r\nEventSel=D1H, UMask=04H, Precise Retired load uops with L3 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise Retired load uops missed L1 cache as data sources.\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise Retired load uops missed L2. Unknown data source excluded.\r\nMEM_LOAD_UOPS_RETIRED.L3_MISS\r\nEventSel=D1H, UMask=20H, Precise Retired load uops missed L3. Excludes unknown data source .\r\nMEM_LOAD_UOPS_RETIRED.HIT_LFB\r\nEventSel=D1H, UMask=40H, Precise\r\nRetired load uops which data sources were load uops missed L1\r\nbut hit FB due to preceding miss to the same cache line with data\r\nnot ready.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS\r\nEventSel=D2H, UMask=01H, Precise Retired load uops which data sources were L3 hit and cross-core\r\nsnoop missed in on-pkg core cache.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT\r\nEventSel=D2H, UMask=02H, Precise Retired load uops which data sources were L3 and cross-core\r\nsnoop hits in on-pkg core cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a269e444-db09-48d9-8b28-62eb34bae460.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5bbf90245c80496a99b6e9cfe6428ce665989560d107829827d3ed70a6433cfb",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0073aecb-e827-4859-927b-6e7ac0749ba6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 110,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n109 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM\r\nEventSel=D2H, UMask=04H, Precise Retired load uops which data sources were HitM responses from\r\nshared L3.\r\nMEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE\r\nEventSel=D2H, UMask=08H, Precise Retired load uops which data sources were hits in L3 without\r\nsnoops required.\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM\r\nEventSel=D3H, UMask=01H, Precise This event counts retired load uops where the data came from\r\nlocal DRAM. This does not include hardware prefetches.\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=1FH Number of front end re-steers due to BPU misprediction.\r\nL2_TRANS.DEMAND_DATA_RD\r\nEventSel=F0H, UMask=01H Demand data read requests that access L2 cache.\r\nL2_TRANS.RFO\r\nEventSel=F0H, UMask=02H RFO requests that access L2 cache.\r\nL2_TRANS.CODE_RD\r\nEventSel=F0H, UMask=04H L2 cache accesses when fetching instructions.\r\nL2_TRANS.ALL_PF\r\nEventSel=F0H, UMask=08H Any MLC or L3 HW prefetch accessing L2, including rejects.\r\nL2_TRANS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writebacks that access L2 cache.\r\nL2_TRANS.L2_FILL\r\nEventSel=F0H, UMask=20H L2 fill requests that access L2 cache.\r\nL2_TRANS.L2_WB\r\nEventSel=F0H, UMask=40H L2 writebacks that access L2 cache.\r\nL2_TRANS.ALL_REQUESTS\r\nEventSel=F0H, UMask=80H Transactions accessing L2 pipe.\r\nL2_LINES_IN.I\r\nEventSel=F1H, UMask=01H L2 cache lines in I state filling L2.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0073aecb-e827-4859-927b-6e7ac0749ba6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7679c15a7a4f3a3c5779c71519361d863c61d2d70828cac3437c8ed045accfc8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 409
      },
      {
        "segments": [
          {
            "segment_id": "5f1ff73e-de92-494c-bb7a-3a3c82be95a5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 111,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n110 Document Number:335279-001 Revision 1.0\r\nTable 4: Performance Events in the Processor Core Based on the Haswell Microarchitecture Intel® Xeon® Processor E5\r\nv3 Family (06_3CH, 06_45H and 06_46H)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_IN.S\r\nEventSel=F1H, UMask=02H L2 cache lines in S state filling L2.\r\nL2_LINES_IN.E\r\nEventSel=F1H, UMask=04H L2 cache lines in E state filling L2.\r\nL2_LINES_IN.ALL\r\nEventSel=F1H, UMask=07H\r\nThis event counts the number of L2 cache lines brought into the\r\nL2 cache. Lines are filled into the L2 cache when there was an L2\r\nmiss.\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=05H Clean L2 cache lines evicted by demand.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=06H Dirty L2 cache lines evicted by demand.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Split locks in SQ.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5f1ff73e-de92-494c-bb7a-3a3c82be95a5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=dcb021283352e128798124da37c64cc729e11a930f88be6ded9af141ade15c87",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c48099e2-168a-4d09-8754-d26b626500c2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 112,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n111 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Haswell-E\r\nMicroarchitecture- Intel Xeon Processor E5 v3 Family\r\nPerformance monitoring events in the processor core of the Intel Xeon processor E5 v3 family based on\r\nthe Haswell-E Microarchitecture are listed in the table below.\r\nTable 5: Performance Events in the Processor Core of Intel® Xeon® Processor E5 v3 Family (06_3FH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM\r\nEventSel=D3H, UMask=04H Retired load uop whose Data Source was: remote DRAM either\r\nSnoop not needed or Snoop Miss (RspI).\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM\r\nEventSel=D3H, UMask=10H Retired load uop whose Data Source was: Remote cache HITM.\r\nMEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD\r\nEventSel=D3H, UMask=20H Retired load uop whose Data Source was: forwarded from\r\nremote cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c48099e2-168a-4d09-8754-d26b626500c2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=dd4ee1ef1550e360981f4a17180f414040fdf98d014d1f5da6b257160c991733",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2e65add3-ceb5-4b04-9fe5-a8f5c7b1b44f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 113,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n112 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Ivy Bridge\r\nMicroarchitecture - 3rd Generation Intel® Core™ Processors\r\n3rd generation Intel® Core™ processors and Intel Xeon processor E3-1200 v2 product family are based on\r\nIntel Microarchitecture code name Ivy Bridge. Performance-monitoring events in the processor core are\r\nlisted in the table below.\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed Instructions retired from execution.\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed Core cycles when the thread is not in halt state.\r\nCPU_CLK_UNHALTED.THREAD_ANY\r\nAnyThread=1, Architectural, Fixed Core cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed Reference cycles when the core is not in halt state.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H Loads blocked by overlapping with store buffer that cannot be\r\nforwarded.\r\nLD_BLOCKS.NO_SR\r\nEventSel=03H, UMask=08H\r\nThe number of times that split load operations are temporarily\r\nblocked because all resources for handling the split accesses are\r\nin use.\r\nMISALIGN_MEM_REF.LOADS\r\nEventSel=05H, UMask=01H Speculative cache-line split load uops dispatched to L1D.\r\nMISALIGN_MEM_REF.STORES\r\nEventSel=05H, UMask=02H Speculative cache-line split Store-address uops dispatched to\r\nL1D.\r\nLD_BLOCKS_PARTIAL.ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H False dependencies in MOB due to partial compare on address.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2e65add3-ceb5-4b04-9fe5-a8f5c7b1b44f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=839544daf77f3ccc4df38407bf0814060c82f707688baae258f3200ed11fb0bc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 438
      },
      {
        "segments": [
          {
            "segment_id": "21974339-ef34-4acb-a47c-f7d166553e75",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 114,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n113 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=08H, UMask=81H Misses in all TLB levels that cause a page walk of any page size\r\nfrom demand loads.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=82H Misses in all TLB levels that caused page walk completed of any\r\nsize by demand loads.\r\nDTLB_LOAD_MISSES.WALK_DURATION\r\nEventSel=08H, UMask=84H Cycle PMH is busy with a walk due to demand loads.\r\nDTLB_LOAD_MISSES.LARGE_PAGE_WALK_COMPLETED\r\nEventSel=08H, UMask=88H Page walk for a large page completed for Demand load.\r\nINT_MISC.RECOVERY_CYCLES\r\nEventSel=0DH, UMask=03H, CMask=1\r\nNumber of cycles waiting for the checkpoints in Resource\r\nAllocation Table (RAT) to be recovered after Nuke due to all\r\nother cases except JEClear (e.g. whenever a ucode assist is\r\nneeded like SSE exception, memory disambiguation, etc.).\r\nINT_MISC.RECOVERY_STALLS_COUNT\r\nEventSel=0DH, UMask=03H, EdgeDetect=1,\r\nCMask=1\r\nNumber of occurences waiting for the checkpoints in Resource\r\nAllocation Table (RAT) to be recovered after Nuke due to all\r\nother cases except JEClear (e.g. whenever a ucode assist is\r\nneeded like SSE exception, memory disambiguation, etc.).\r\nINT_MISC.RECOVERY_CYCLES_ANY\r\nEventSel=0DH, UMask=03H, AnyThread=1,\r\nCMask=1\r\nCore cycles the allocator was stalled due to recovery from earlier\r\nclear event for any thread running on the physical core (e.g.\r\nmisprediction or memory nuke).\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H Increments each cycle the # of Uops issued by the RAT to RS.\r\nSet Cmask = 1, Inv = 1, Any= 1to count stalled cycles of this core.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for the thread.\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for all threads.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/21974339-ef34-4acb-a47c-f7d166553e75.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a11647da779a0d6c6411d447537fe7fa56d6b4e935543587d40cf4d405cd97d4",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "543c0d21-2aeb-4bdc-b8e9-440cbc5e427d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 115,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n114 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_ISSUED.FLAGS_MERGE\r\nEventSel=0EH, UMask=10H Number of flags-merge uops allocated. Such uops adds delay.\r\nUOPS_ISSUED.SLOW_LEA\r\nEventSel=0EH, UMask=20H\r\nNumber of slow LEA or similar uops allocated. Such uop has 3\r\nsources (e.g. 2 sources + immediate) regardless if as a result of\r\nLEA instruction or not.\r\nUOPS_ISSUED.SINGLE_MUL\r\nEventSel=0EH, UMask=40H Number of multiply packed/scalar single precision uops allocated.\r\nFP_COMP_OPS_EXE.X87\r\nEventSel=10H, UMask=01H Counts number of X87 uops executed.\r\nFP_COMP_OPS_EXE.SSE_PACKED_DOUBLE\r\nEventSel=10H, UMask=10H Number of SSE* or AVX-128 FP Computational packed double\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_SCALAR_SINGLE\r\nEventSel=10H, UMask=20H Number of SSE* or AVX-128 FP Computational scalar single\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_PACKED_SINGLE\r\nEventSel=10H, UMask=40H Number of SSE* or AVX-128 FP Computational packed single\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE\r\nEventSel=10H, UMask=80H Counts number of SSE* or AVX-128 double precision FP scalar\r\nuops executed.\r\nSIMD_FP_256.PACKED_SINGLE\r\nEventSel=11H, UMask=01H Counts 256-bit packed single-precision floating-point\r\ninstructions.\r\nSIMD_FP_256.PACKED_DOUBLE\r\nEventSel=11H, UMask=02H Counts 256-bit packed double-precision floating-point\r\ninstructions.\r\nARITH.FPU_DIV_ACTIVE\r\nEventSel=14H, UMask=01H Cycles that the divider is active, includes INT and FP. Set 'edge\r\n=1, cmask=1' to count the number of divides.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/543c0d21-2aeb-4bdc-b8e9-440cbc5e427d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1a2de6b05aa9c4c4b1c1119e40d2f7e93eedd6116918dcf42a8bc7141d9b8118",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 493
      },
      {
        "segments": [
          {
            "segment_id": "4ffe0400-b206-49dd-8064-78fd0b04fb98",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 116,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n115 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nARITH.FPU_DIV\r\nEventSel=14H, UMask=04H, EdgeDetect=1,\r\nCMask=1 Divide operations executed.\r\nL2_RQSTS.DEMAND_DATA_RD_HIT\r\nEventSel=24H, UMask=01H Demand Data Read requests that hit L2 cache.\r\nL2_RQSTS.ALL_DEMAND_DATA_RD\r\nEventSel=24H, UMask=03H Counts any demand and L1 HW prefetch data load requests to\r\nL2.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=04H RFO requests that hit L2 cache.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=08H Counts the number of store RFO requests that miss the L2\r\ncache.\r\nL2_RQSTS.ALL_RFO\r\nEventSel=24H, UMask=0CH Counts all L2 store RFO requests.\r\nL2_RQSTS.CODE_RD_HIT\r\nEventSel=24H, UMask=10H Number of instruction fetches that hit the L2 cache.\r\nL2_RQSTS.CODE_RD_MISS\r\nEventSel=24H, UMask=20H Number of instruction fetches that missed the L2 cache.\r\nL2_RQSTS.ALL_CODE_RD\r\nEventSel=24H, UMask=30H Counts all L2 code requests.\r\nL2_RQSTS.PF_HIT\r\nEventSel=24H, UMask=40H Counts all L2 HW prefetcher requests that hit L2.\r\nL2_RQSTS.PF_MISS\r\nEventSel=24H, UMask=80H Counts all L2 HW prefetcher requests that missed L2.\r\nL2_RQSTS.ALL_PF\r\nEventSel=24H, UMask=C0H Counts all L2 HW prefetcher requests.\r\nL2_STORE_LOCK_RQSTS.MISS\r\nEventSel=27H, UMask=01H RFOs that miss cache lines.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4ffe0400-b206-49dd-8064-78fd0b04fb98.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e5df18ba7bef6338f6195d04d95d898ce189700fbf220e8ba28c9bb3ef7f7bee",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e2c361a3-190d-4a6b-bd66-7ec07bc0e5c5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 117,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n116 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nL2_STORE_LOCK_RQSTS.HIT_M\r\nEventSel=27H, UMask=08H RFOs that hit cache lines in M state.\r\nL2_STORE_LOCK_RQSTS.ALL\r\nEventSel=27H, UMask=0FH RFOs that access cache lines in any state.\r\nL2_L1D_WB_RQSTS.MISS\r\nEventSel=28H, UMask=01H Not rejected writebacks that missed LLC.\r\nL2_L1D_WB_RQSTS.HIT_E\r\nEventSel=28H, UMask=04H Not rejected writebacks from L1D to L2 cache lines in E state.\r\nL2_L1D_WB_RQSTS.HIT_M\r\nEventSel=28H, UMask=08H Not rejected writebacks from L1D to L2 cache lines in M state.\r\nL2_L1D_WB_RQSTS.ALL\r\nEventSel=28H, UMask=0FH Not rejected writebacks from L1D to L2 cache lines in any state.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural This event counts each cache miss condition for references to\r\nthe last level cache.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural This event counts requests originating from the core that\r\nreference a cache line in the last level cache.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nCounts the number of thread cycles while the thread is not in a\r\nhalt state. The thread enters the halt state when it is running\r\nthe HLT instruction. The core frequency may change from time\r\nto time due to power or thermal throttling.\r\nCPU_CLK_UNHALTED.THREAD_P_ANY\r\nEventSel=3CH, UMask=00H, AnyThread=1,\r\nArchitectural\r\nCore cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Increments at the frequency of XCLK (100 MHz) when not\r\nhalted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e2c361a3-190d-4a6b-bd66-7ec07bc0e5c5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ec2a18b714827ad6cbd9c24b7a51bbc988efcd1dbb3f2d7a38f4fd9a1791ff22",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 409
      },
      {
        "segments": [
          {
            "segment_id": "97ceab97-9068-47f5-bed3-e9ff55524e20",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 118,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n117 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted. (counts at 100 MHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when the thread is unhalted. (counts at 100\r\nMHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted. (counts at 100 MHz rate).\r\nCPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other is\r\nhalted.\r\nCPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.\r\nL1D_PEND_MISS.PENDING\r\nEventSel=48H, UMask=01H Increments the number of outstanding L1D misses every cycle.\r\nSet Cmask = 1 and Edge =1 to count occurrences.\r\nL1D_PEND_MISS.PENDING_CYCLES\r\nEventSel=48H, UMask=01H, CMask=1 Cycles with L1D load Misses outstanding.\r\nL1D_PEND_MISS.PENDING_CYCLES_ANY\r\nEventSel=48H, UMask=01H, AnyThread=1,\r\nCMask=1\r\nCycles with L1D load Misses outstanding from any thread on\r\nphysical core.\r\nL1D_PEND_MISS.FB_FULL\r\nEventSel=48H, UMask=02H, CMask=1 Cycles a demand request was blocked due to Fill Buffers\r\ninavailability.\r\nDTLB_STORE_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=49H, UMask=01H Miss in all TLB levels causes a page walk of any page size\r\n(4K/2M/4M/1G).\r\nDTLB_STORE_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=02H Miss in all TLB levels causes a page walk that completes of any\r\npage size (4K/2M/4M/1G).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/97ceab97-9068-47f5-bed3-e9ff55524e20.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cd93fd7c4b9c147421390ccbc68207dad9f2882b16d4b1bdd9bae4d1d4924335",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e6dfe7ff-a182-403e-8204-caab1ce6d075",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 119,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n118 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.WALK_DURATION\r\nEventSel=49H, UMask=04H Cycles PMH is busy with this walk.\r\nDTLB_STORE_MISSES.STLB_HIT\r\nEventSel=49H, UMask=10H Store operations that miss the first TLB level but hit the second\r\nand do not cause page walks.\r\nLOAD_HIT_PRE.SW_PF\r\nEventSel=4CH, UMask=01H Non-SW-prefetch load dispatches that hit fill buffer allocated for\r\nS/W prefetch.\r\nLOAD_HIT_PRE.HW_PF\r\nEventSel=4CH, UMask=02H Non-SW-prefetch load dispatches that hit fill buffer allocated for\r\nH/W prefetch.\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H\r\nCycle count for an Extended Page table walk. The Extended Page\r\nDirectory cache is used by Virtual Machine operating systems\r\nwhile the guest operating systems use the standard TLB caches.\r\nL1D.REPLACEMENT\r\nEventSel=51H, UMask=01H Counts the number of lines brought into the L1 data cache.\r\nMOVE_ELIMINATION.INT_ELIMINATED\r\nEventSel=58H, UMask=01H Number of integer Move Elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.SIMD_ELIMINATED\r\nEventSel=58H, UMask=02H Number of SIMD Move Elimination candidate uops that were\r\neliminated.\r\nMOVE_ELIMINATION.INT_NOT_ELIMINATED\r\nEventSel=58H, UMask=04H Number of integer Move Elimination candidate uops that were\r\nnot eliminated.\r\nMOVE_ELIMINATION.SIMD_NOT_ELIMINATED\r\nEventSel=58H, UMask=08H Number of SIMD Move Elimination candidate uops that were not\r\neliminated.\r\nCPL_CYCLES.RING0\r\nEventSel=5CH, UMask=01H Unhalted core cycles when the thread is in ring 0.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e6dfe7ff-a182-403e-8204-caab1ce6d075.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2b5331d2ecb637556f36e374a3adbd7a3832e223dc4a3bc8a1903ab0ed6d4436",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 440
      },
      {
        "segments": [
          {
            "segment_id": "7156ddf0-4ff4-4a74-9015-483e830fb469",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 120,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n119 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nCPL_CYCLES.RING0_TRANS\r\nEventSel=5CH, UMask=01H, EdgeDetect=1,\r\nCMask=1\r\nNumber of intervals between processor halts while thread is in\r\nring 0.\r\nCPL_CYCLES.RING123\r\nEventSel=5CH, UMask=02H Unhalted core cycles when the thread is not in ring 0.\r\nRS_EVENTS.EMPTY_CYCLES\r\nEventSel=5EH, UMask=01H Cycles the RS is empty for the thread.\r\nRS_EVENTS.EMPTY_END\r\nEventSel=5EH, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1\r\nCounts end of periods where the Reservation Station (RS) was\r\nempty. Could be useful to precisely locate Frontend Latency\r\nBound issues.\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=5FH, UMask=04H Counts load operations that missed 1st level DTLB but hit the\r\n2nd level.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H Offcore outstanding Demand Data Read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H, CMask=1 Cycles when offcore outstanding Demand Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6\r\nEventSel=60H, UMask=01H, CMask=6 Cycles with at least 6 offcore outstanding Demand Data Read\r\ntransactions in uncore queue.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H Offcore outstanding Demand Code Read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD\r\nEventSel=60H, UMask=02H, CMask=1 Offcore outstanding code reads transactions in SuperQueue (SQ),\r\nqueue to uncore, every cycle.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\r\nEventSel=60H, UMask=04H Offcore outstanding RFO store transactions in SQ to uncore. Set\r\nCmask=1 to count cycles.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7156ddf0-4ff4-4a74-9015-483e830fb469.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b321c25a70b197dd57a6382953a617ae83ea84c1dafff3739bf6133bf24a4889",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c8a81f3e-7a49-4c9b-a720-acb47f8a04fb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 121,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n120 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\r\nEventSel=60H, UMask=04H, CMask=1 Offcore outstanding demand rfo reads transactions in\r\nSuperQueue (SQ), queue to uncore, every cycle.\r\nOFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\r\nEventSel=60H, UMask=08H Offcore outstanding cacheable data read transactions in SQ to\r\nuncore. Set Cmask=1 to count cycles.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\r\nEventSel=60H, UMask=08H, CMask=1 Cycles when offcore outstanding cacheable Core Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nLOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\r\nEventSel=63H, UMask=01H Cycles in which the L1D and L2 are locked, due to a UC lock or\r\nsplit lock.\r\nLOCK_CYCLES.CACHE_LOCK_DURATION\r\nEventSel=63H, UMask=02H Cycles in which the L1D is locked.\r\nIDQ.EMPTY\r\nEventSel=79H, UMask=02H Counts cycles the IDQ is empty.\r\nIDQ.MITE_UOPS\r\nEventSel=79H, UMask=04H Increment each cycle # of uops delivered to IDQ from MITE path.\r\nSet Cmask = 1 to count cycles.\r\nIDQ.MITE_CYCLES\r\nEventSel=79H, UMask=04H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from MITE path.\r\nIDQ.DSB_UOPS\r\nEventSel=79H, UMask=08H Increment each cycle. # of uops delivered to IDQ from DSB path.\r\nSet Cmask = 1 to count cycles.\r\nIDQ.DSB_CYCLES\r\nEventSel=79H, UMask=08H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from Decode Stream Buffer (DSB) path.\r\nIDQ.MS_DSB_UOPS\r\nEventSel=79H, UMask=10H\r\nIncrement each cycle # of uops delivered to IDQ when MS_busy\r\nby DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of\r\ndelivery.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c8a81f3e-7a49-4c9b-a720-acb47f8a04fb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0465b1a6a7c27c341df04b41e704d1f937b811cfecea3ca7683a7a550858ae11",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 472
      },
      {
        "segments": [
          {
            "segment_id": "9cdd25f5-117d-42ab-a002-1a1d24464b86",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 122,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n121 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.MS_DSB_CYCLES\r\nEventSel=79H, UMask=10H, CMask=1\r\nCycles when uops initiated by Decode Stream Buffer (DSB) are\r\nbeing delivered to Instruction Decode Queue (IDQ) while\r\nMicrocode Sequenser (MS) is busy.\r\nIDQ.MS_DSB_OCCUR\r\nEventSel=79H, UMask=10H, EdgeDetect=1,\r\nCMask=1\r\nDeliveries to Instruction Decode Queue (IDQ) initiated by Decode\r\nStream Buffer (DSB) while Microcode Sequenser (MS) is busy.\r\nIDQ.ALL_DSB_CYCLES_4_UOPS\r\nEventSel=79H, UMask=18H, CMask=4 Counts cycles DSB is delivered four uops. Set Cmask = 4.\r\nIDQ.ALL_DSB_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=18H, CMask=1 Counts cycles DSB is delivered at least one uops. Set Cmask = 1.\r\nIDQ.MS_MITE_UOPS\r\nEventSel=79H, UMask=20H Increment each cycle # of uops delivered to IDQ when MS_busy\r\nby MITE. Set Cmask = 1 to count cycles.\r\nIDQ.ALL_MITE_CYCLES_4_UOPS\r\nEventSel=79H, UMask=24H, CMask=4 Counts cycles MITE is delivered four uops. Set Cmask = 4.\r\nIDQ.ALL_MITE_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=24H, CMask=1 Counts cycles MITE is delivered at least one uops. Set Cmask = 1.\r\nIDQ.MS_UOPS\r\nEventSel=79H, UMask=30H Increment each cycle # of uops delivered to IDQ from MS by\r\neither DSB or MITE. Set Cmask = 1 to count cycles.\r\nIDQ.MS_CYCLES\r\nEventSel=79H, UMask=30H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) while Microcode Sequenser (MS) is busy.\r\nIDQ.MS_SWITCHES\r\nEventSel=79H, UMask=30H, EdgeDetect=1,\r\nCMask=1\r\nNumber of switches from DSB (Decode Stream Buffer) or MITE\r\n(legacy decode pipeline) to the Microcode Sequencer.\r\nIDQ.MITE_ALL_UOPS\r\nEventSel=79H, UMask=3CH Number of uops delivered to IDQ from any path.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9cdd25f5-117d-42ab-a002-1a1d24464b86.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c1c3de66046a7cf5ee7991568addda4eabc7fb0dcda17205eb7a21805778efbf",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3fc551fa-6ce0-43d0-8af9-87410ba90ec8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 123,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n122 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H Number of Instruction Cache, Streaming Buffer and Victim Cache\r\nReads. both cacheable and noncacheable, including UC fetches.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H Number of Instruction Cache, Streaming Buffer and Victim Cache\r\nMisses. Includes UC accesses.\r\nICACHE.IFETCH_STALL\r\nEventSel=80H, UMask=04H Cycles where a code-fetch stalled due to L1 instruction-cache\r\nmiss or an iTLB miss.\r\nITLB_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=85H, UMask=01H Misses in all ITLB levels that cause page walks.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=02H Misses in all ITLB levels that cause completed page walks.\r\nITLB_MISSES.WALK_DURATION\r\nEventSel=85H, UMask=04H Cycle PMH is busy with a walk.\r\nITLB_MISSES.STLB_HIT\r\nEventSel=85H, UMask=10H Number of cache load STLB hits. No page walk.\r\nITLB_MISSES.LARGE_PAGE_WALK_COMPLETED\r\nEventSel=85H, UMask=80H Completed page walks in ITLB due to STLB load misses for large\r\npages.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H Stalls caused by changing prefix length of the instruction.\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Stall cycles due to IQ is full.\r\nBR_INST_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=88H, UMask=41H Not taken macro-conditional branches.\r\nBR_INST_EXEC.TAKEN_CONDITIONAL\r\nEventSel=88H, UMask=81H Taken speculative and retired macro-conditional branches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3fc551fa-6ce0-43d0-8af9-87410ba90ec8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e7d8a257b1f7349ab989e70abc99473c3cb70440429abb9c424ddcf4c504c869",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 442
      },
      {
        "segments": [
          {
            "segment_id": "996f6602-65d6-4cc0-a913-c43b59f56e08",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 124,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n123 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.TAKEN_DIRECT_JUMP\r\nEventSel=88H, UMask=82H Taken speculative and retired macro-conditional branch\r\ninstructions excluding calls and indirects.\r\nBR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=84H Taken speculative and retired indirect branches excluding calls\r\nand returns.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=88H Taken speculative and retired indirect branches with return\r\nmnemonic.\r\nBR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=90H Taken speculative and retired direct near calls.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=A0H Taken speculative and retired indirect calls.\r\nBR_INST_EXEC.ALL_CONDITIONAL\r\nEventSel=88H, UMask=C1H Speculative and retired macro-conditional branches.\r\nBR_INST_EXEC.ALL_DIRECT_JMP\r\nEventSel=88H, UMask=C2H Speculative and retired macro-unconditional branches excluding\r\ncalls and indirects.\r\nBR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=C4H Speculative and retired indirect branches excluding calls and\r\nreturns.\r\nBR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=C8H Speculative and retired indirect return branches.\r\nBR_INST_EXEC.ALL_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=D0H Speculative and retired direct near calls.\r\nBR_INST_EXEC.ALL_BRANCHES\r\nEventSel=88H, UMask=FFH Counts all near executed branches (not necessarily retired).\r\nBR_MISP_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=89H, UMask=41H Not taken speculative and retired mispredicted macro conditional\r\nbranches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/996f6602-65d6-4cc0-a913-c43b59f56e08.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ed1102b8a77f60c3a5d5809d6d479307f7ff60fa254929f06bc4c38633050d40",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3a76eae9-8901-4659-a363-9443bd13dc2e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 125,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n124 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.TAKEN_CONDITIONAL\r\nEventSel=89H, UMask=81H Taken speculative and retired mispredicted macro conditional\r\nbranches.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=84H Taken speculative and retired mispredicted indirect branches\r\nexcluding calls and returns.\r\nBR_MISP_EXEC.TAKEN_RETURN_NEAR\r\nEventSel=89H, UMask=88H Taken speculative and retired mispredicted indirect branches\r\nwith return mnemonic.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=A0H Taken speculative and retired mispredicted indirect calls.\r\nBR_MISP_EXEC.ALL_CONDITIONAL\r\nEventSel=89H, UMask=C1H Speculative and retired mispredicted macro conditional branches.\r\nBR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=C4H Mispredicted indirect branches excluding calls and returns.\r\nBR_MISP_EXEC.ALL_BRANCHES\r\nEventSel=89H, UMask=FFH Counts all near executed branches (not necessarily retired).\r\nIDQ_UOPS_NOT_DELIVERED.CORE\r\nEventSel=9CH, UMask=01H Count issue pipeline slots where no uop was delivered from the\r\nfront end to the back end when there is no back-end stall.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=4\r\nCycles per thread when 4 or more uops are not delivered to\r\nResource Allocation Table (RAT) when backend of the machine is\r\nnot stalled.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=3\r\nCycles per thread when 3 or more uops are not delivered to\r\nResource Allocation Table (RAT) when backend of the machine is\r\nnot stalled.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=2 Cycles with less than 2 uops delivered by the front end.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3a76eae9-8901-4659-a363-9443bd13dc2e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b04d7c22a9b6149e14d626efc51ecc4b6e1e21606f67963be4f3eee6cbde8930",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 377
      },
      {
        "segments": [
          {
            "segment_id": "a1a2e8c9-c2cb-4736-9a70-29f106408a24",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 126,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n125 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=1 Cycles with less than 3 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles FE delivered 4 uops or Resource Allocation Table\r\n(RAT) was stalling FE.\r\nUOPS_DISPATCHED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H Cycles which a Uop is dispatched on port 0.\r\nUOPS_DISPATCHED_PORT.PORT_0_CORE\r\nEventSel=A1H, UMask=01H, AnyThread=1 Cycles per core when uops are dispatched to port 0.\r\nUOPS_DISPATCHED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H Cycles which a Uop is dispatched on port 1.\r\nUOPS_DISPATCHED_PORT.PORT_1_CORE\r\nEventSel=A1H, UMask=02H, AnyThread=1 Cycles per core when uops are dispatched to port 1.\r\nUOPS_DISPATCHED_PORT.PORT_2\r\nEventSel=A1H, UMask=0CH Cycles which a Uop is dispatched on port 2.\r\nUOPS_DISPATCHED_PORT.PORT_2_CORE\r\nEventSel=A1H, UMask=0CH, AnyThread=1 Uops dispatched to port 2, loads and stores per core (speculative\r\nand retired).\r\nUOPS_DISPATCHED_PORT.PORT_3\r\nEventSel=A1H, UMask=30H Cycles which a Uop is dispatched on port 3.\r\nUOPS_DISPATCHED_PORT.PORT_3_CORE\r\nEventSel=A1H, UMask=30H, AnyThread=1 Cycles per core when load or STA uops are dispatched to port 3.\r\nUOPS_DISPATCHED_PORT.PORT_4\r\nEventSel=A1H, UMask=40H Cycles which a Uop is dispatched on port 4.\r\nUOPS_DISPATCHED_PORT.PORT_4_CORE\r\nEventSel=A1H, UMask=40H, AnyThread=1 Cycles per core when uops are dispatched to port 4.\r\nUOPS_DISPATCHED_PORT.PORT_5\r\nEventSel=A1H, UMask=80H Cycles which a Uop is dispatched on port 5.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a1a2e8c9-c2cb-4736-9a70-29f106408a24.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ce640a6c8695153ac365ad8b979bb06e387d4289ea5d49309f9cbc70efb28e03",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "765ece7f-f201-4a71-be98-48b261fb9116",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 127,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n126 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DISPATCHED_PORT.PORT_5_CORE\r\nEventSel=A1H, UMask=80H, AnyThread=1 Cycles per core when uops are dispatched to port 5.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Cycles Allocation is stalled due to Resource Related reason.\r\nRESOURCE_STALLS.RS\r\nEventSel=A2H, UMask=04H Cycles stalled due to no eligible RS entry available.\r\nRESOURCE_STALLS.SB\r\nEventSel=A2H, UMask=08H Cycles stalled due to no store buffers available (not including\r\ndraining form sync).\r\nRESOURCE_STALLS.ROB\r\nEventSel=A2H, UMask=10H Cycles stalled due to re-order buffer full.\r\nCYCLE_ACTIVITY.CYCLES_L2_PENDING\r\nEventSel=A3H, UMask=01H, CMask=1 Cycles with pending L2 miss loads. Set AnyThread to count per\r\ncore.\r\nCYCLE_ACTIVITY.CYCLES_L2_MISS\r\nEventSel=A3H, UMask=01H, CMask=1 Cycles while L2 cache miss load* is outstanding.\r\nCYCLE_ACTIVITY.CYCLES_LDM_PENDING\r\nEventSel=A3H, UMask=02H, CMask=2 Cycles with pending memory loads. Set AnyThread to count per\r\ncore.\r\nCYCLE_ACTIVITY.CYCLES_MEM_ANY\r\nEventSel=A3H, UMask=02H, CMask=2 Cycles while memory subsystem has an outstanding load.\r\nCYCLE_ACTIVITY.CYCLES_NO_EXECUTE\r\nEventSel=A3H, UMask=04H, CMask=4 Total execution stalls.\r\nCYCLE_ACTIVITY.STALLS_TOTAL\r\nEventSel=A3H, UMask=04H, CMask=4 Total execution stalls.\r\nCYCLE_ACTIVITY.STALLS_L2_PENDING\r\nEventSel=A3H, UMask=05H, CMask=5 Number of loads missed L2.\r\nCYCLE_ACTIVITY.STALLS_L2_MISS\r\nEventSel=A3H, UMask=05H, CMask=5 Execution stalls while L2 cache miss load* is outstanding.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/765ece7f-f201-4a71-be98-48b261fb9116.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a2bd220140c58e5072df80ca83a5de105b71838349f9eba02310b34c39431619",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 407
      },
      {
        "segments": [
          {
            "segment_id": "0e1ecde2-5b8d-431d-8796-6c0e1214c71e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 128,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n127 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nCYCLE_ACTIVITY.STALLS_LDM_PENDING\r\nEventSel=A3H, UMask=06H, CMask=6 Execution stalls due to memory subsystem.\r\nCYCLE_ACTIVITY.STALLS_MEM_ANY\r\nEventSel=A3H, UMask=06H, CMask=6 Execution stalls while memory subsystem has an outstanding\r\nload.\r\nCYCLE_ACTIVITY.CYCLES_L1D_PENDING\r\nEventSel=A3H, UMask=08H, CMask=8 Cycles with pending L1 cache miss loads. Set AnyThread to count\r\nper core.\r\nCYCLE_ACTIVITY.CYCLES_L1D_MISS\r\nEventSel=A3H, UMask=08H, CMask=8 Cycles while L1 cache miss demand load is outstanding.\r\nCYCLE_ACTIVITY.STALLS_L1D_PENDING\r\nEventSel=A3H, UMask=0CH, CMask=12 Execution stalls due to L1 data cache miss loads. Set\r\nCmask=0CH.\r\nCYCLE_ACTIVITY.STALLS_L1D_MISS\r\nEventSel=A3H, UMask=0CH, CMask=12 Execution stalls while L1 cache miss demand load is outstanding.\r\nLSD.UOPS\r\nEventSel=A8H, UMask=01H Number of Uops delivered by the LSD.\r\nLSD.CYCLES_ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nLSD.CYCLES_4_UOPS\r\nEventSel=A8H, UMask=01H, CMask=4 Cycles 4 Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nDSB2MITE_SWITCHES.COUNT\r\nEventSel=ABH, UMask=01H Number of DSB to MITE switches.\r\nDSB2MITE_SWITCHES.PENALTY_CYCLES\r\nEventSel=ABH, UMask=02H Cycles DSB to MITE switches caused delay.\r\nDSB_FILL.EXCEED_DSB_LINES\r\nEventSel=ACH, UMask=08H DSB Fill encountered > 3 DSB lines.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0e1ecde2-5b8d-431d-8796-6c0e1214c71e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eaa420ef3c6ff43b5561b5b0cd07f896579c5dc4056435dc9c4bd2d203a7e883",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "803b7656-2ea4-493b-9d84-fbb178808991",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 129,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n128 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nITLB.ITLB_FLUSH\r\nEventSel=AEH, UMask=01H Counts the number of ITLB flushes, includes 4k/2M/4M pages.\r\nOFFCORE_REQUESTS.DEMAND_DATA_RD\r\nEventSel=B0H, UMask=01H Demand data read requests sent to uncore.\r\nOFFCORE_REQUESTS.DEMAND_CODE_RD\r\nEventSel=B0H, UMask=02H Demand code read requests sent to uncore.\r\nOFFCORE_REQUESTS.DEMAND_RFO\r\nEventSel=B0H, UMask=04H Demand RFO read requests sent to uncore, including regular\r\nRFOs, locks, ItoM.\r\nOFFCORE_REQUESTS.ALL_DATA_RD\r\nEventSel=B0H, UMask=08H Data read requests sent to uncore (demand and prefetch).\r\nUOPS_EXECUTED.THREAD\r\nEventSel=B1H, UMask=01H Counts total number of uops to be executed per-thread each\r\ncycle. Set Cmask = 1, INV =1 to count stall cycles.\r\nUOPS_EXECUTED.STALL_CYCLES\r\nEventSel=B1H, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts number of cycles no uops were dispatched to be\r\nexecuted on this thread.\r\nUOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC\r\nEventSel=B1H, UMask=01H, CMask=1 Cycles where at least 1 uop was executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=2 Cycles where at least 2 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=3 Cycles where at least 3 uops were executed per-thread.\r\nUOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC\r\nEventSel=B1H, UMask=01H, CMask=4 Cycles where at least 4 uops were executed per-thread.\r\nUOPS_EXECUTED.CORE\r\nEventSel=B1H, UMask=02H Counts total number of uops to be executed per-core each cycle.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/803b7656-2ea4-493b-9d84-fbb178808991.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=af7e0d45671ac703dbcc6baef1b94037d53390bb0f1bd2c599de3e0af547fde3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 392
      },
      {
        "segments": [
          {
            "segment_id": "f4df5559-eecb-4a5a-9d91-93bda900606f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 130,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n129 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE_CYCLES_GE_1\r\nEventSel=B1H, UMask=02H, CMask=1 Cycles at least 1 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_2\r\nEventSel=B1H, UMask=02H, CMask=2 Cycles at least 2 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_3\r\nEventSel=B1H, UMask=02H, CMask=3 Cycles at least 3 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_4\r\nEventSel=B1H, UMask=02H, CMask=4 Cycles at least 4 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_NONE\r\nEventSel=B1H, UMask=02H, Invert=1 Cycles with no micro-ops executed from any thread on physical\r\ncore.\r\nOFFCORE_REQUESTS_BUFFER.SQ_FULL\r\nEventSel=B2H, UMask=01H Cases when offcore requests buffer cannot take more entries\r\nfor core.\r\nTLB_FLUSH.DTLB_THREAD\r\nEventSel=BDH, UMask=01H DTLB flush attempts of the thread-specific entries.\r\nTLB_FLUSH.STLB_ANY\r\nEventSel=BDH, UMask=20H Count number of STLB flush attempts.\r\nPAGE_WALKS.LLC_MISS\r\nEventSel=BEH, UMask=01H Number of any page walk that had a miss in LLC.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural Number of instructions at retirement.\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=01H, Precise Precise instruction retired event with HW to reduce effect of\r\nPEBS shadow in IP distribution.\r\nOTHER_ASSISTS.AVX_STORE\r\nEventSel=C1H, UMask=08H Number of assists associated with 256-bit AVX store operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f4df5559-eecb-4a5a-9d91-93bda900606f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2ff1a405e60cc6b058fde0c804d1a15c02b8ef50d9f9cc0ddb0e2e85427cc374",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "af97f19a-22da-45b5-8f0c-e2f3574f0f37",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 131,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n130 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nOTHER_ASSISTS.AVX_TO_SSE\r\nEventSel=C1H, UMask=10H Number of transitions from AVX-256 to legacy SSE when\r\npenalty applicable.\r\nOTHER_ASSISTS.SSE_TO_AVX\r\nEventSel=C1H, UMask=20H Number of transitions from SSE to AVX-256 when penalty\r\napplicable.\r\nOTHER_ASSISTS.ANY_WB_ASSIST\r\nEventSel=C1H, UMask=80H Number of times any microcode assist is invoked by HW upon\r\nuop writeback.\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=01H, Precise Counts the number of micro-ops retired, Use cmask=1 and invert\r\nto count active cycles or stalled cycles.\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=10 Cycles with less than 10 actually retired uops.\r\nUOPS_RETIRED.CORE_STALL_CYCLES\r\nEventSel=C2H, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise Counts the number of retirement slots used each cycle.\r\nMACHINE_CLEARS.COUNT\r\nEventSel=C3H, UMask=01H, EdgeDetect=1,\r\nCMask=1 Number of machine clears (nukes) of any type.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H Counts the number of machine clears due to memory order\r\nconflicts.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H Number of self-modifying-code machine clears detected.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/af97f19a-22da-45b5-8f0c-e2f3574f0f37.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3ac50e518c9f65689a0d218f1342ad93d87d6e6cad67b295ad7412f48d59a271",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 387
      },
      {
        "segments": [
          {
            "segment_id": "a73ab040-3cc6-42e3-b3fb-4c4fb3aca5ef",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 132,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n131 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.MASKMOV\r\nEventSel=C3H, UMask=20H Counts the number of executed AVX masked load operations\r\nthat refer to an illegal address range with the mask bits set to 0.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise Branch instructions at retirement.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Counts the number of conditional branch instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Direct and indirect near call instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise\r\nDirect and indirect macro near call instructions retired (captured\r\nin ring 3).\r\nBR_INST_RETIRED.NEAR_RETURN\r\nEventSel=C4H, UMask=08H, Precise Counts the number of near return instructions retired.\r\nBR_INST_RETIRED.NOT_TAKEN\r\nEventSel=C4H, UMask=10H Counts the number of not taken branch instructions retired.\r\nBR_INST_RETIRED.NEAR_TAKEN\r\nEventSel=C4H, UMask=20H, Precise Number of near taken branches retired.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=40H Number of far branches retired.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise Mispredicted branch instructions at retirement.\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise Mispredicted conditional branch instructions retired.\r\nBR_MISP_RETIRED.NEAR_TAKEN\r\nEventSel=C5H, UMask=20H, Precise Mispredicted taken branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a73ab040-3cc6-42e3-b3fb-4c4fb3aca5ef.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bfbc898521955193e8e5493e19751397677f494505f069b3ceb96b47b8929ad9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e677dbe2-ff8b-4880-a0e6-558c765ddf5a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 133,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n132 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nFP_ASSIST.X87_OUTPUT\r\nEventSel=CAH, UMask=02H Number of X87 FP assists due to output values.\r\nFP_ASSIST.X87_INPUT\r\nEventSel=CAH, UMask=04H Number of X87 FP assists due to input values.\r\nFP_ASSIST.SIMD_OUTPUT\r\nEventSel=CAH, UMask=08H Number of SIMD FP assists due to output values.\r\nFP_ASSIST.SIMD_INPUT\r\nEventSel=CAH, UMask=10H Number of SIMD FP assists due to input values.\r\nFP_ASSIST.ANY\r\nEventSel=CAH, UMask=1EH, CMask=1 Cycles with any input/output SSE* or FP assists.\r\nROB_MISC_EVENTS.LBR_INSERTS\r\nEventSel=CCH, UMask=20H Count cases of saving new LBR records by hardware.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nLoads with latency value being above 4.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nLoads with latency value being above 8.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nLoads with latency value being above 16.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nLoads with latency value being above 32.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nLoads with latency value being above 64.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e677dbe2-ff8b-4880-a0e6-558c765ddf5a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e159940619c3193e3ffbbb381a5646095a26cdf27a17cdb29dda3a78d0b23164",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 352
      },
      {
        "segments": [
          {
            "segment_id": "4c09f5ad-ce25-4308-b361-67e89cb0b933",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 134,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n133 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nLoads with latency value being above 128.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nLoads with latency value being above 256.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nLoads with latency value being above 512.\r\nMEM_TRANS_RETIRED.PRECISE_STORE\r\nEventSel=CDH, UMask=02H, Precise Sample stores and collect precise store operation via PEBS\r\nrecord. PMC3 only.\r\nMEM_UOPS_RETIRED.STLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Retired load uops that miss the STLB.\r\nMEM_UOPS_RETIRED.STLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Retired store uops that miss the STLB.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise Retired load uops with locked access.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise Retired load uops that split across a cacheline boundary.\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise Retired store uops that split across a cacheline boundary.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise All retired load uops.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise All retired store uops.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise Retired load uops with L1 cache hits as data sources.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4c09f5ad-ce25-4308-b361-67e89cb0b933.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=13f46db6332f9c12d5eea04c3dc6ce459295a913951fddc1a9a8249266085b96",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f88541dc-5286-43f4-a061-2b711280efac",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 135,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n134 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Retired load uops with L2 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.LLC_HIT\r\nEventSel=D1H, UMask=04H, Precise Retired load uops whose data source was LLC hit with no snoop\r\nrequired.\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise Retired load uops whose data source followed an L1 miss.\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise Retired load uops that missed L2, excluding unknown sources.\r\nMEM_LOAD_UOPS_RETIRED.LLC_MISS\r\nEventSel=D1H, UMask=20H, Precise Retired load uops whose data source is LLC miss.\r\nMEM_LOAD_UOPS_RETIRED.HIT_LFB\r\nEventSel=D1H, UMask=40H, Precise\r\nRetired load uops which data sources were load uops missed L1\r\nbut hit FB due to preceding miss to the same cache line with data\r\nnot ready.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS\r\nEventSel=D2H, UMask=01H, Precise Retired load uops whose data source was an on-package core\r\ncache LLC hit and cross-core snoop missed.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT\r\nEventSel=D2H, UMask=02H, Precise Retired load uops whose data source was an on-package LLC hit\r\nand cross-core snoop hits.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM\r\nEventSel=D2H, UMask=04H, Precise Retired load uops whose data source was an on-package core\r\ncache with HitM responses.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE\r\nEventSel=D2H, UMask=08H, Precise Retired load uops whose data source was LLC hit with no snoop\r\nrequired.\r\nMEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM\r\nEventSel=D3H, UMask=01H Retired load uops whose data source was local memory (cross\u0002socket snoop not needed or missed).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f88541dc-5286-43f4-a061-2b711280efac.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8b80113cb6e6cc00ba6a8a7bfcb37cfe8c1554f18b1dbaa517566379c5249673",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 408
      },
      {
        "segments": [
          {
            "segment_id": "791c882a-a918-494f-b973-d7a33763ec06",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 136,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n135 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=1FH Number of front end re-steers due to BPU misprediction.\r\nL2_TRANS.DEMAND_DATA_RD\r\nEventSel=F0H, UMask=01H Demand Data Read requests that access L2 cache.\r\nL2_TRANS.RFO\r\nEventSel=F0H, UMask=02H RFO requests that access L2 cache.\r\nL2_TRANS.CODE_RD\r\nEventSel=F0H, UMask=04H L2 cache accesses when fetching instructions.\r\nL2_TRANS.ALL_PF\r\nEventSel=F0H, UMask=08H Any MLC or LLC HW prefetch accessing L2, including rejects.\r\nL2_TRANS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writebacks that access L2 cache.\r\nL2_TRANS.L2_FILL\r\nEventSel=F0H, UMask=20H L2 fill requests that access L2 cache.\r\nL2_TRANS.L2_WB\r\nEventSel=F0H, UMask=40H L2 writebacks that access L2 cache.\r\nL2_TRANS.ALL_REQUESTS\r\nEventSel=F0H, UMask=80H Transactions accessing L2 pipe.\r\nL2_LINES_IN.I\r\nEventSel=F1H, UMask=01H L2 cache lines in I state filling L2.\r\nL2_LINES_IN.S\r\nEventSel=F1H, UMask=02H L2 cache lines in S state filling L2.\r\nL2_LINES_IN.E\r\nEventSel=F1H, UMask=04H L2 cache lines in E state filling L2.\r\nL2_LINES_IN.ALL\r\nEventSel=F1H, UMask=07H L2 cache lines filling L2.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/791c882a-a918-494f-b973-d7a33763ec06.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9fc386198ed1145a03c39d6ea9dfb0c7598cccd1bf90740c8f193cc2423d6b06",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "fdc8d298-b445-493c-ba98-930ec4eb32c0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 137,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n136 Document Number:335279-001 Revision 1.0\r\nTable 6: Performance Events In the Processor Core Based on the Ivy Bridge Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3AH)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=01H Clean L2 cache lines evicted by demand.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=02H Dirty L2 cache lines evicted by demand.\r\nL2_LINES_OUT.PF_CLEAN\r\nEventSel=F2H, UMask=04H Clean L2 cache lines evicted by the MLC prefetcher.\r\nL2_LINES_OUT.PF_DIRTY\r\nEventSel=F2H, UMask=08H Dirty L2 cache lines evicted by the MLC prefetcher.\r\nL2_LINES_OUT.DIRTY_ALL\r\nEventSel=F2H, UMask=0AH Dirty L2 cache lines filling the L2.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Split locks in SQ.\r\nAdditional information on event specifics (e.g. derivative events using specific IA32_PERFEVTSELx\r\nmodifiers, limitations, special notes and recommendations) can be found at https://software.intel.com/en\u0002us/forums/software-tuning-performance-optimization-platform-monitoring",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fdc8d298-b445-493c-ba98-930ec4eb32c0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0f1ea6db4175d17d27bb72fb76d990737c6f5ed4e869c46a87bc3429626ff4b2",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "92c9670c-3cd6-4215-84f6-d5276481e7f1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 138,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n137 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Ivy Bridge-E\r\nMicroarchitecture - 3rd Generation Intel® Core™ Processors\r\n3rd generation Intel® Core™ processors Intel Xeon processor E5 v2 family and Intel Xeon processor E7 v2\r\nfamily are based on Intel Microarchitecture code name Ivy Bridge-E. Performance-monitoring events in the\r\nprocessor core are listed in the table below.\r\nTable 7: Performance Events In the Processor Core Based on the Ivy Bridge-E Microarchitecture 3rd Generation Intel®\r\nCore™ i7, i5, i3 Processors (06_3EH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.DEMAND_LD_WALK_COMPLETED\r\nEventSel=08H, UMask=82H Demand load Miss in all translation lookaside buffer (TLB) levels\r\ncauses a page walk that completes of any page size.\r\nDTLB_LOAD_MISSES.DEMAND_LD_WALK_DURATION\r\nEventSel=08H, UMask=84H Demand load cycles page miss handler (PMH) is busy with this\r\nwalk.\r\nMEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM\r\nEventSel=D3H, UMask=03H Retired load uops whose data source was local DRAM (Snoop not\r\nneeded, Snoop Miss, or Snoop Hit data not forwarded).\r\nMEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_DRAM\r\nEventSel=D3H, UMask=0CH Retired load uops whose data source was remote DRAM (Snoop\r\nnot needed, Snoop Miss, or Snoop Hit data not forwarded).\r\nMEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_HITM\r\nEventSel=D3H, UMask=10H Remote cache HITM.\r\nMEM_LOAD_UOPS_LLC_MISS_RETIRED.REMOTE_FWD\r\nEventSel=D3H, UMask=20H Data forwarded from remote cache.\r\nAdditional information on event specifics (e.g. derivative events using specific IA32_PERFEVTSELx\r\nmodifiers, limitations, special notes and recommendations) can be found at https://software.intel.com/en\u0002us/forums/software-tuning-performance-optimization-platform-monitoring",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/92c9670c-3cd6-4215-84f6-d5276481e7f1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6388114025e9df50b150df5e73283dc436dfb885c1072a99c4eca2ee43407f01",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 491
      },
      {
        "segments": [
          {
            "segment_id": "ce394a74-65e5-489e-80fa-1adc7ba6bf5e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 139,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n138 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Sandy Bridge\r\nMicroarchitecture - 2nd Generation Intel® Core™ i7-2xxx, Intel®\r\nCore™ i5-2xxx, Intel® Core™ i3-2xxx Processor Series\r\n2nd generation Intel® Core™ i7-2xxx, Intel® Core™ i5-2xxx, Intel® Core™ i3-2xxx processor series, and Intel\r\nXeon processor E3-1200 product family are based on the Intel Microarchitecture code name Sandy Bridge.\r\nperformance-monitoring events in the processor core are listed in the following tables\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions retired from\r\nexecution. For instructions that consist of multiple micro-ops,\r\nthis event counts the retirement of the last micro-op of the\r\ninstruction. Counting continues during hardware interrupts,\r\ntraps, and inside interrupt handlers. .\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed\r\nThis event counts the number of core cycles while the thread is\r\nnot in a halt state. The thread enters the halt state when it is\r\nrunning the HLT instruction. This event is a component in many\r\nkey event ratios. The core frequency may change from time to\r\ntime due to transitions associated with Enhanced Intel\r\nSpeedStep Technology or TM2. For this reason this event may\r\nhave a changing ratio with regards to time. When the core\r\nfrequency is constant, this event can approximate elapsed time\r\nwhile the core was not in the halt state. It is counted on a\r\ndedicated fixed counter, leaving the four (eight when\r\nHyperthreading is disabled) programmable counters available for\r\nother events. .\r\nCPU_CLK_UNHALTED.THREAD_ANY\r\nAnyThread=1, Architectural, Fixed Core cycles when at least one thread on the physical core is not\r\nin halt state.\r\nLD_BLOCKS.DATA_UNKNOWN\r\nEventSel=03H, UMask=01H Loads delayed due to SB blocks, preceding store operations with\r\nknown addresses but unknown data.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ce394a74-65e5-489e-80fa-1adc7ba6bf5e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=69f155111416939b31b20c68df54a76c6752b3d4e8260900e972711a8d0f2fa0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 312
      },
      {
        "segments": [
          {
            "segment_id": "f97be1e9-f360-486d-b288-86bb7498b8f3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 140,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n139 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H\r\nThis event counts loads that followed a store to the same\r\naddress, where the data could not be forwarded inside the\r\npipeline from the store to the load. The most common reason\r\nwhy store forwarding would be blocked is when a load's address\r\nrange overlaps with a preceeding smaller uncompleted store. See\r\nthe table of not supported store forwards in the Intel® 64 and IA\u000232 Architectures Optimization Reference Manual. The penalty for\r\nblocked store forwarding is that the load must wait for the store\r\nto complete before it can be issued.\r\nLD_BLOCKS.NO_SR\r\nEventSel=03H, UMask=08H\r\nThis event counts the number of times that split load operations\r\nare temporarily blocked because all resources for handling the\r\nsplit accesses are in use.\r\nLD_BLOCKS.ALL_BLOCK\r\nEventSel=03H, UMask=10H\r\nNumber of cases where any load ends up with a valid block-code\r\nwritten to the load buffer (including blocks due to Memory Order\r\nBuffer (MOB), Data Cache Unit (DCU), TLB, but load has no DCU\r\nmiss).\r\nMISALIGN_MEM_REF.LOADS\r\nEventSel=05H, UMask=01H Speculative cache line split load uops dispatched to L1 cache.\r\nMISALIGN_MEM_REF.STORES\r\nEventSel=05H, UMask=02H Speculative cache line split STA uops dispatched to L1 cache.\r\nLD_BLOCKS_PARTIAL.ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H\r\nAliasing occurs when a load is issued after a store and their\r\nmemory addresses are offset by 4K. This event counts the\r\nnumber of loads that aliased with a preceding store, resulting in\r\nan extended address check in the pipeline. The enhanced\r\naddress check typically has a performance penalty of 5 cycles.\r\nLD_BLOCKS_PARTIAL.ALL_STA_BLOCK\r\nEventSel=07H, UMask=08H\r\nThis event counts the number of times that load operations are\r\ntemporarily blocked because of older stores, with addresses that\r\nare not yet known. A load operation may incur more than one\r\nblock of this type.\r\nDTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=08H, UMask=01H Load misses in all DTLB levels that cause page walks.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f97be1e9-f360-486d-b288-86bb7498b8f3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bff675c77beee4caf40b851bcfcca126b2807f7bb688f2edbfbe6f6068da8cb7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 340
      },
      {
        "segments": [
          {
            "segment_id": "36314520-2b43-4a17-b8fc-658ef5d50f3b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 141,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n140 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=02H Load misses at all DTLB levels that cause completed page walks.\r\nDTLB_LOAD_MISSES.WALK_DURATION\r\nEventSel=08H, UMask=04H This event counts cycles when the page miss handler (PMH) is\r\nservicing page walks caused by DTLB load misses.\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=10H\r\nThis event counts load operations that miss the first DTLB level\r\nbut hit the second and do not cause any page walks. The penalty\r\nin this case is approximately 7 cycles.\r\nINT_MISC.RECOVERY_CYCLES\r\nEventSel=0DH, UMask=03H, CMask=1\r\nNumber of cycles waiting for the checkpoints in Resource\r\nAllocation Table (RAT) to be recovered after Nuke due to all\r\nother cases except JEClear (e.g. whenever a ucode assist is\r\nneeded like SSE exception, memory disambiguation, etc...).\r\nINT_MISC.RECOVERY_STALLS_COUNT\r\nEventSel=0DH, UMask=03H, EdgeDetect=1,\r\nCMask=1\r\nNumber of occurences waiting for the checkpoints in Resource\r\nAllocation Table (RAT) to be recovered after Nuke due to all\r\nother cases except JEClear (e.g. whenever a ucode assist is\r\nneeded like SSE exception, memory disambiguation, etc...).\r\nINT_MISC.RECOVERY_CYCLES_ANY\r\nEventSel=0DH, UMask=03H, AnyThread=1,\r\nCMask=1\r\nCore cycles the allocator was stalled due to recovery from earlier\r\nclear event for any thread running on the physical core (e.g.\r\nmisprediction or memory nuke).\r\nINT_MISC.RAT_STALL_CYCLES\r\nEventSel=0DH, UMask=40H Cycles when Resource Allocation Table (RAT) external stall is\r\nsent to Instruction Decode Queue (IDQ) for the thread.\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H This event counts the number of Uops issued by the front-end of\r\nthe pipeilne to the back-end.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for the thread.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/36314520-2b43-4a17-b8fc-658ef5d50f3b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d5dd684bed754ff770f8de23f9869262680181c9585f90d64184dcd8bd23ae35",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 293
      },
      {
        "segments": [
          {
            "segment_id": "954796ed-5f86-42a3-b4d6-f5a4b4445300",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 142,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n141 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1\r\nCycles when Resource Allocation Table (RAT) does not issue\r\nUops to Reservation Station (RS) for all threads.\r\nFP_COMP_OPS_EXE.X87\r\nEventSel=10H, UMask=01H\r\nNumber of FP Computational Uops Executed this cycle. The\r\nnumber of FADD, FSUB, FCOM, FMULs, integer MULsand IMULs,\r\nFDIVs, FPREMs, FSQRTS, integer DIVs, and IDIVs. This event does\r\nnot distinguish an FADD used in the middle of a transcendental\r\nflow from a s.\r\nFP_COMP_OPS_EXE.SSE_PACKED_DOUBLE\r\nEventSel=10H, UMask=10H Number of SSE* or AVX-128 FP Computational packed double\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_SCALAR_SINGLE\r\nEventSel=10H, UMask=20H Number of SSE* or AVX-128 FP Computational scalar single\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_PACKED_SINGLE\r\nEventSel=10H, UMask=40H Number of SSE* or AVX-128 FP Computational packed single\u0002precision uops issued this cycle.\r\nFP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE\r\nEventSel=10H, UMask=80H Number of SSE* or AVX-128 FP Computational scalar double\u0002precision uops issued this cycle.\r\nSIMD_FP_256.PACKED_SINGLE\r\nEventSel=11H, UMask=01H Number of GSSE-256 Computational FP single precision uops\r\nissued this cycle.\r\nSIMD_FP_256.PACKED_DOUBLE\r\nEventSel=11H, UMask=02H Number of AVX-256 Computational FP double precision uops\r\nissued this cycle.\r\nARITH.FPU_DIV_ACTIVE\r\nEventSel=14H, UMask=01H Cycles when divider is busy executing divide operations.\r\nARITH.FPU_DIV\r\nEventSel=14H, UMask=01H, EdgeDetect=1,\r\nCMask=1 This event counts the number of the divide operations executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/954796ed-5f86-42a3-b4d6-f5a4b4445300.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2c7b30b937e1ee0e92f692836ad37dc1a5ddf8cf8df6a8a68ca367050d49f888",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "db98c47d-72ef-4f74-8938-2fed827c256e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 143,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n142 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nINSTS_WRITTEN_TO_IQ.INSTS\r\nEventSel=17H, UMask=01H Valid instructions written to IQ per cycle.\r\nL2_RQSTS.DEMAND_DATA_RD_HIT\r\nEventSel=24H, UMask=01H Demand Data Read requests that hit L2 cache.\r\nL2_RQSTS.ALL_DEMAND_DATA_RD\r\nEventSel=24H, UMask=03H Demand Data Read requests.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=04H RFO requests that hit L2 cache.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=08H RFO requests that miss L2 cache.\r\nL2_RQSTS.ALL_RFO\r\nEventSel=24H, UMask=0CH RFO requests to L2 cache.\r\nL2_RQSTS.CODE_RD_HIT\r\nEventSel=24H, UMask=10H L2 cache hits when fetching instructions, code reads.\r\nL2_RQSTS.CODE_RD_MISS\r\nEventSel=24H, UMask=20H L2 cache misses when fetching instructions.\r\nL2_RQSTS.ALL_CODE_RD\r\nEventSel=24H, UMask=30H L2 code requests.\r\nL2_RQSTS.PF_HIT\r\nEventSel=24H, UMask=40H Requests from the L2 hardware prefetchers that hit L2 cache.\r\nL2_RQSTS.PF_MISS\r\nEventSel=24H, UMask=80H Requests from the L2 hardware prefetchers that miss L2 cache.\r\nL2_RQSTS.ALL_PF\r\nEventSel=24H, UMask=C0H Requests from L2 hardware prefetchers.\r\nL2_STORE_LOCK_RQSTS.MISS\r\nEventSel=27H, UMask=01H RFOs that miss cache lines.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/db98c47d-72ef-4f74-8938-2fed827c256e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3dcfd622a26f82a9adcb719c651588f4ad6aa4b2fb572d1b401a46508d69a34a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 401
      },
      {
        "segments": [
          {
            "segment_id": "f2be7d73-bdea-479a-a12c-3f6cc57d6a95",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 144,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n143 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nL2_STORE_LOCK_RQSTS.HIT_E\r\nEventSel=27H, UMask=04H RFOs that hit cache lines in E state.\r\nL2_STORE_LOCK_RQSTS.HIT_M\r\nEventSel=27H, UMask=08H RFOs that hit cache lines in M state.\r\nL2_STORE_LOCK_RQSTS.ALL\r\nEventSel=27H, UMask=0FH RFOs that access cache lines in any state.\r\nL2_L1D_WB_RQSTS.MISS\r\nEventSel=28H, UMask=01H Count the number of modified Lines evicted from L1 and missed\r\nL2. (Non-rejected WBs from the DCU.).\r\nL2_L1D_WB_RQSTS.HIT_S\r\nEventSel=28H, UMask=02H Not rejected writebacks from L1D to L2 cache lines in S state.\r\nL2_L1D_WB_RQSTS.HIT_E\r\nEventSel=28H, UMask=04H Not rejected writebacks from L1D to L2 cache lines in E state.\r\nL2_L1D_WB_RQSTS.HIT_M\r\nEventSel=28H, UMask=08H Not rejected writebacks from L1D to L2 cache lines in M state.\r\nL2_L1D_WB_RQSTS.ALL\r\nEventSel=28H, UMask=0FH Not rejected writebacks from L1D to L2 cache lines in any state.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Core-originated cacheable demand requests missed LLC.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Core-originated cacheable demand requests that refer to LLC.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural Thread cycles when thread is not in halt state.\r\nCPU_CLK_UNHALTED.THREAD_P_ANY\r\nEventSel=3CH, UMask=00H, AnyThread=1,\r\nArchitectural\r\nCore cycles when at least one thread on the physical core is not\r\nin halt state.\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when the thread is unhalted (counts at 100\r\nMHz rate).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f2be7d73-bdea-479a-a12c-3f6cc57d6a95.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f8c18d0f9556023513e321a38d85d09c1f02d5293298be06b2f30643c6074855",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6d2ff49b-c0e7-4555-9114-ff54d417101c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 145,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n144 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when the thread is unhalted (counts at 100\r\nMHz rate).\r\nCPU_CLK_UNHALTED.REF_XCLK_ANY\r\nEventSel=3CH, UMask=01H, AnyThread=1,\r\nArchitectural\r\nReference cycles when the at least one thread on the physical\r\ncore is unhalted (counts at 100 MHz rate).\r\nCPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other is\r\nhalted.\r\nCPU_CLK_UNHALTED.ONE_THREAD_ACTIVE\r\nEventSel=3CH, UMask=02H Count XClk pulses when this thread is unhalted and the other\r\nthread is halted.\r\nL1D_PEND_MISS.PENDING\r\nEventSel=48H, UMask=01H L1D miss oustandings duration in cycles.\r\nL1D_PEND_MISS.PENDING_CYCLES\r\nEventSel=48H, UMask=01H, CMask=1 Cycles with L1D load Misses outstanding.\r\nL1D_PEND_MISS.PENDING_CYCLES_ANY\r\nEventSel=48H, UMask=01H, AnyThread=1,\r\nCMask=1\r\nCycles with L1D load Misses outstanding from any thread on\r\nphysical core.\r\nL1D_PEND_MISS.FB_FULL\r\nEventSel=48H, UMask=02H, CMask=1 Cycles a demand request was blocked due to Fill Buffers\r\ninavailability.\r\nDTLB_STORE_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=49H, UMask=01H Store misses in all DTLB levels that cause page walks.\r\nDTLB_STORE_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=02H Store misses in all DTLB levels that cause completed page walks.\r\nDTLB_STORE_MISSES.WALK_DURATION\r\nEventSel=49H, UMask=04H Cycles when PMH is busy with page walks.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/6d2ff49b-c0e7-4555-9114-ff54d417101c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=00bd164bed71fb928b508fe2b21f80300333edc5c5c2163475805c3c5db3bcff",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 463
      },
      {
        "segments": [
          {
            "segment_id": "a2acfc91-460b-45cb-a351-0b199dd1ca92",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 146,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n145 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.STLB_HIT\r\nEventSel=49H, UMask=10H Store operations that miss the first TLB level but hit the second\r\nand do not cause page walks.\r\nLOAD_HIT_PRE.SW_PF\r\nEventSel=4CH, UMask=01H Not software-prefetch load dispatches that hit FB allocated for\r\nsoftware prefetch.\r\nLOAD_HIT_PRE.HW_PF\r\nEventSel=4CH, UMask=02H Not software-prefetch load dispatches that hit FB allocated for\r\nhardware prefetch.\r\nHW_PRE_REQ.DL1_MISS\r\nEventSel=4EH, UMask=02H\r\nHardware Prefetch requests that miss the L1D cache. This\r\naccounts for both L1 streamer and IP-based (IPP) HW\r\nprefetchers. A request is being counted each time it access the\r\ncache & miss it, including if a block is applicable or if hit the Fill\r\nBuffer for .\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H\r\nCycle count for an Extended Page table walk. The Extended Page\r\nDirectory cache is used by Virtual Machine operating systems\r\nwhile the guest operating systems use the standard TLB caches.\r\nL1D.REPLACEMENT\r\nEventSel=51H, UMask=01H\r\nThis event counts L1D data line replacements. Replacements\r\noccur when a new line is brought into the cache, causing eviction\r\nof a line loaded earlier. .\r\nL1D.ALLOCATED_IN_M\r\nEventSel=51H, UMask=02H Allocated L1D data cache lines in M state.\r\nL1D.EVICTION\r\nEventSel=51H, UMask=04H L1D data cache lines in M state evicted due to replacement.\r\nL1D.ALL_M_REPLACEMENT\r\nEventSel=51H, UMask=08H Cache lines in M state evicted out of L1D due to Snoop HitM or\r\ndirty line replacement.\r\nPARTIAL_RAT_STALLS.FLAGS_MERGE_UOP\r\nEventSel=59H, UMask=20H Increments the number of flags-merge uops in flight each cycle.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a2acfc91-460b-45cb-a351-0b199dd1ca92.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=354d3eb1f235e2c23165da2148cf83bc64aa191db2b9132af8909163c2424b39",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 265
      },
      {
        "segments": [
          {
            "segment_id": "72a40c1a-738b-4cae-bffd-daa11afd2322",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 147,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n146 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nPARTIAL_RAT_STALLS.FLAGS_MERGE_UOP_CYCLES\r\nEventSel=59H, UMask=20H, CMask=1\r\nThis event counts the number of cycles spent executing\r\nperformance-sensitive flags-merging uops. For example, shift CL\r\n(merge_arith_flags). For more details, See the Intel® 64 and IA-32\r\nArchitectures Optimization Reference Manual.\r\nPARTIAL_RAT_STALLS.SLOW_LEA_WINDOW\r\nEventSel=59H, UMask=40H\r\nThis event counts the number of cycles with at least one slow\r\nLEA uop being allocated. A uop is generally considered as slow\r\nLEA if it has three sources (for example, two sources and\r\nimmediate) regardless of whether it is a result of LEA instruction\r\nor not. Examples of the slow LEA uop are or uops with base,\r\nindex, and offset source operands using base and index\r\nreqisters, where base is EBR/RBP/R13, using RIP relative or 16-\r\nbit addressing modes. See the Intel® 64 and IA-32 Architectures\r\nOptimization Reference Manual for more details about slow LEA\r\ninstructions.\r\nPARTIAL_RAT_STALLS.MUL_SINGLE_UOP\r\nEventSel=59H, UMask=80H Multiply packed/scalar single precision uops allocated.\r\nRESOURCE_STALLS2.ALL_FL_EMPTY\r\nEventSel=5BH, UMask=0CH Cycles with either free list is empty.\r\nRESOURCE_STALLS2.ALL_PRF_CONTROL\r\nEventSel=5BH, UMask=0FH Resource stalls2 control structures full for physical registers.\r\nRESOURCE_STALLS2.BOB_FULL\r\nEventSel=5BH, UMask=40H Cycles when Allocator is stalled if BOB is full and new branch\r\nneeds it.\r\nRESOURCE_STALLS2.OOO_RSRC\r\nEventSel=5BH, UMask=4FH Resource stalls out of order resources full.\r\nCPL_CYCLES.RING0\r\nEventSel=5CH, UMask=01H Unhalted core cycles when the thread is in ring 0.\r\nCPL_CYCLES.RING0_TRANS\r\nEventSel=5CH, UMask=01H, EdgeDetect=1,\r\nCMask=1\r\nNumber of intervals between processor halts while thread is in\r\nring 0.\r\nCPL_CYCLES.RING123\r\nEventSel=5CH, UMask=02H Unhalted core cycles when thread is in rings 1, 2, or 3.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/72a40c1a-738b-4cae-bffd-daa11afd2322.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f57e7d64335f57b5d6c9860616ea502862a79f55163e01741c527da6f72497d9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "4bc821de-79a3-436d-b3ee-2c4a6aaab4c3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 148,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n147 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nRS_EVENTS.EMPTY_CYCLES\r\nEventSel=5EH, UMask=01H Cycles when Reservation Station (RS) is empty for the thread.\r\nRS_EVENTS.EMPTY_END\r\nEventSel=5EH, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1\r\nCounts end of periods where the Reservation Station (RS) was\r\nempty. Could be useful to precisely locate Frontend Latency\r\nBound issues.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H Offcore outstanding Demand Data Read transactions in uncore\r\nqueue.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\r\nEventSel=60H, UMask=01H, CMask=1 Cycles when offcore outstanding Demand Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_C6\r\nEventSel=60H, UMask=01H, CMask=6 Cycles with at least 6 offcore outstanding Demand Data Read\r\ntransactions in uncore queue.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO\r\nEventSel=60H, UMask=04H Offcore outstanding RFO store transactions in SuperQueue (SQ),\r\nqueue to uncore.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO\r\nEventSel=60H, UMask=04H, CMask=1 Offcore outstanding demand rfo reads transactions in\r\nSuperQueue (SQ), queue to uncore, every cycle.\r\nOFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\r\nEventSel=60H, UMask=08H Offcore outstanding cacheable Core Data Read transactions in\r\nSuperQueue (SQ), queue to uncore.\r\nOFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\r\nEventSel=60H, UMask=08H, CMask=1 Cycles when offcore outstanding cacheable Core Data Read\r\ntransactions are present in SuperQueue (SQ), queue to uncore.\r\nLOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\r\nEventSel=63H, UMask=01H Cycles when L1 and L2 are locked due to UC or split lock.\r\nLOCK_CYCLES.CACHE_LOCK_DURATION\r\nEventSel=63H, UMask=02H Cycles when L1D is locked.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4bc821de-79a3-436d-b3ee-2c4a6aaab4c3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eca100d17d804c54af73661292bf32a528c4f05d95f7069e013b9deef06d7361",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 511
      },
      {
        "segments": [
          {
            "segment_id": "7085893f-e30b-47bb-80d0-37564ca5edb5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 149,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n148 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.EMPTY\r\nEventSel=79H, UMask=02H Instruction Decode Queue (IDQ) empty cycles.\r\nIDQ.MITE_UOPS\r\nEventSel=79H, UMask=04H Uops delivered to Instruction Decode Queue (IDQ) from MITE\r\npath.\r\nIDQ.MITE_CYCLES\r\nEventSel=79H, UMask=04H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from MITE path.\r\nIDQ.DSB_UOPS\r\nEventSel=79H, UMask=08H Uops delivered to Instruction Decode Queue (IDQ) from the\r\nDecode Stream Buffer (DSB) path.\r\nIDQ.DSB_CYCLES\r\nEventSel=79H, UMask=08H, CMask=1 Cycles when uops are being delivered to Instruction Decode\r\nQueue (IDQ) from Decode Stream Buffer (DSB) path.\r\nIDQ.MS_DSB_UOPS\r\nEventSel=79H, UMask=10H\r\nUops initiated by Decode Stream Buffer (DSB) that are being\r\ndelivered to Instruction Decode Queue (IDQ) while Microcode\r\nSequenser (MS) is busy.\r\nIDQ.MS_DSB_CYCLES\r\nEventSel=79H, UMask=10H, CMask=1\r\nCycles when uops initiated by Decode Stream Buffer (DSB) are\r\nbeing delivered to Instruction Decode Queue (IDQ) while\r\nMicrocode Sequenser (MS) is busy.\r\nIDQ.MS_DSB_OCCUR\r\nEventSel=79H, UMask=10H, EdgeDetect=1,\r\nCMask=1\r\nDeliveries to Instruction Decode Queue (IDQ) initiated by Decode\r\nStream Buffer (DSB) while Microcode Sequenser (MS) is busy.\r\nIDQ.ALL_DSB_CYCLES_4_UOPS\r\nEventSel=79H, UMask=18H, CMask=4 Cycles Decode Stream Buffer (DSB) is delivering 4 Uops.\r\nIDQ.ALL_DSB_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=18H, CMask=1 Cycles Decode Stream Buffer (DSB) is delivering any Uop.\r\nIDQ.MS_MITE_UOPS\r\nEventSel=79H, UMask=20H Uops initiated by MITE and delivered to Instruction Decode\r\nQueue (IDQ) while Microcode Sequenser (MS) is busy.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7085893f-e30b-47bb-80d0-37564ca5edb5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d4bc85e4fbaa53ce70c8a414982ccf08fa48a8efa4a62910ab128e55d561efe7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5276872f-b5ea-41c3-9631-d8378ca69760",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 150,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n149 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ.ALL_MITE_CYCLES_4_UOPS\r\nEventSel=79H, UMask=24H, CMask=4 Cycles MITE is delivering 4 Uops.\r\nIDQ.ALL_MITE_CYCLES_ANY_UOPS\r\nEventSel=79H, UMask=24H, CMask=1 Cycles MITE is delivering any Uop.\r\nIDQ.MS_UOPS\r\nEventSel=79H, UMask=30H Uops delivered to Instruction Decode Queue (IDQ) while\r\nMicrocode Sequenser (MS) is busy.\r\nIDQ.MS_CYCLES\r\nEventSel=79H, UMask=30H, CMask=1\r\nThis event counts cycles during which the microcode sequencer\r\nassisted the front-end in delivering uops. Microcode assists are\r\nused for complex instructions or scenarios that can't be handled\r\nby the standard decoder. Using other instructions, if possible, will\r\nusually improve performance. See the Intel® 64 and IA-32\r\nArchitectures Optimization Reference Manual for more\r\ninformation.\r\nIDQ.MS_SWITCHES\r\nEventSel=79H, UMask=30H, EdgeDetect=1,\r\nCMask=1\r\nNumber of switches from DSB (Decode Stream Buffer) or MITE\r\n(legacy decode pipeline) to the Microcode Sequencer.\r\nIDQ.MITE_ALL_UOPS\r\nEventSel=79H, UMask=3CH Uops delivered to Instruction Decode Queue (IDQ) from MITE\r\npath.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H Number of Instruction Cache, Streaming Buffer and Victim Cache\r\nReads. both cacheable and noncacheable, including UC fetches.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nThis event counts the number of instruction cache, streaming\r\nbuffer and victim cache misses. Counting includes unchacheable\r\naccesses.\r\nITLB_MISSES.MISS_CAUSES_A_WALK\r\nEventSel=85H, UMask=01H Misses at all ITLB levels that cause page walks.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=02H Misses in all ITLB levels that cause completed page walks.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5276872f-b5ea-41c3-9631-d8378ca69760.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b30c08154eccb431072a008625d492c66f965793928dbd79fbfaa4f3afb9bd40",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 486
      },
      {
        "segments": [
          {
            "segment_id": "07cc71b9-9f5a-42c7-80cf-c4548f011f17",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 151,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n150 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.WALK_DURATION\r\nEventSel=85H, UMask=04H This event count cycles when Page Miss Handler (PMH) is\r\nservicing page walks caused by ITLB misses.\r\nITLB_MISSES.STLB_HIT\r\nEventSel=85H, UMask=10H Operations that miss the first ITLB level but hit the second and\r\ndo not cause any page walks.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H Stalls caused by changing prefix length of the instruction.\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Stall cycles because IQ is full.\r\nBR_INST_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=88H, UMask=41H Not taken macro-conditional branches.\r\nBR_INST_EXEC.TAKEN_CONDITIONAL\r\nEventSel=88H, UMask=81H Taken speculative and retired macro-conditional branches.\r\nBR_INST_EXEC.TAKEN_DIRECT_JUMP\r\nEventSel=88H, UMask=82H Taken speculative and retired macro-conditional branch\r\ninstructions excluding calls and indirects.\r\nBR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=84H Taken speculative and retired indirect branches excluding calls\r\nand returns.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=88H Taken speculative and retired indirect branches with return\r\nmnemonic.\r\nBR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=90H Taken speculative and retired direct near calls.\r\nBR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=A0H Taken speculative and retired indirect calls.\r\nBR_INST_EXEC.ALL_CONDITIONAL\r\nEventSel=88H, UMask=C1H Speculative and retired macro-conditional branches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/07cc71b9-9f5a-42c7-80cf-c4548f011f17.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=12ce806ac856b582e2ed556491537016244a32994da601cda69dfe0bcbeac5f9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dd779d71-d4b7-4d61-ad5d-fd9886b96091",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 152,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n151 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.ALL_DIRECT_JMP\r\nEventSel=88H, UMask=C2H Speculative and retired macro-unconditional branches excluding\r\ncalls and indirects.\r\nBR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=88H, UMask=C4H Speculative and retired indirect branches excluding calls and\r\nreturns.\r\nBR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN\r\nEventSel=88H, UMask=C8H Speculative and retired indirect return branches.\r\nBR_INST_EXEC.ALL_DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=D0H Speculative and retired direct near calls.\r\nBR_INST_EXEC.ALL_BRANCHES\r\nEventSel=88H, UMask=FFH Speculative and retired branches.\r\nBR_MISP_EXEC.NONTAKEN_CONDITIONAL\r\nEventSel=89H, UMask=41H Not taken speculative and retired mispredicted macro conditional\r\nbranches.\r\nBR_MISP_EXEC.TAKEN_CONDITIONAL\r\nEventSel=89H, UMask=81H Taken speculative and retired mispredicted macro conditional\r\nbranches.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=84H Taken speculative and retired mispredicted indirect branches\r\nexcluding calls and returns.\r\nBR_MISP_EXEC.TAKEN_RETURN_NEAR\r\nEventSel=89H, UMask=88H Taken speculative and retired mispredicted indirect branches\r\nwith return mnemonic.\r\nBR_MISP_EXEC.TAKEN_DIRECT_NEAR_CALL\r\nEventSel=89H, UMask=90H Taken speculative and retired mispredicted direct near calls.\r\nBR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=A0H Taken speculative and retired mispredicted indirect calls.\r\nBR_MISP_EXEC.ALL_CONDITIONAL\r\nEventSel=89H, UMask=C1H Speculative and retired mispredicted macro conditional branches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/dd779d71-d4b7-4d61-ad5d-fd9886b96091.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3a1c6d7ac617584dc2af71b24e8099323a1e10a9c6e313b6b2999a441ef9f843",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 366
      },
      {
        "segments": [
          {
            "segment_id": "d7b1c16d-f8ee-462f-9c2a-8699e718b35f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 153,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n152 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET\r\nEventSel=89H, UMask=C4H Mispredicted indirect branches excluding calls and returns.\r\nBR_MISP_EXEC.ALL_DIRECT_NEAR_CALL\r\nEventSel=89H, UMask=D0H Speculative and retired mispredicted direct near calls.\r\nBR_MISP_EXEC.ALL_BRANCHES\r\nEventSel=89H, UMask=FFH Speculative and retired mispredicted macro conditional branches.\r\nIDQ_UOPS_NOT_DELIVERED.CORE\r\nEventSel=9CH, UMask=01H\r\nThis event counts the number of uops not delivered to the back\u0002end per cycle, per thread, when the back-end was not stalled. In\r\nthe ideal case 4 uops can be delivered each cycle. The event\r\ncounts the undelivered uops - so if 3 were delivered in one cycle,\r\nthe counter would be incremented by 1 for that cycle (4 - 3). If\r\nthe back-end is stalled, the count for this event is not\r\nincremented even when uops were not delivered, because the\r\nback-end would not have been able to accept them. This event is\r\nused in determining the front-end bound category of the top\u0002down pipeline slots characterization.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=4\r\nCycles per thread when 4 or more uops are not delivered to\r\nResource Allocation Table (RAT) when backend of the machine is\r\nnot stalled.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=3\r\nCycles per thread when 3 or more uops are not delivered to\r\nResource Allocation Table (RAT) when backend of the machine is\r\nnot stalled.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=2 Cycles with less than 2 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, CMask=1 Cycles with less than 3 uops delivered by the front end.\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_GE_1_UOP_DELIV.CORE\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=4\r\nCycles when 1 or more uops were delivered to the by the front\r\nend.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d7b1c16d-f8ee-462f-9c2a-8699e718b35f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=44fe0a0c7ca94fa9503062be44b6ddde2fc01f88d89285d7b8daaca94ae5eb9e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 291
      },
      {
        "segments": [
          {
            "segment_id": "ef6d0905-f933-491e-b195-c159d083420e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 154,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n153 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nIDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\r\nEventSel=9CH, UMask=01H, Invert=1,\r\nCMask=1\r\nCounts cycles FE delivered 4 uops or Resource Allocation Table\r\n(RAT) was stalling FE.\r\nUOPS_DISPATCHED_PORT.PORT_0\r\nEventSel=A1H, UMask=01H Cycles per thread when uops are dispatched to port 0.\r\nUOPS_DISPATCHED_PORT.PORT_0_CORE\r\nEventSel=A1H, UMask=01H, AnyThread=1 Cycles per core when uops are dispatched to port 0.\r\nUOPS_DISPATCHED_PORT.PORT_1\r\nEventSel=A1H, UMask=02H Cycles per thread when uops are dispatched to port 1.\r\nUOPS_DISPATCHED_PORT.PORT_1_CORE\r\nEventSel=A1H, UMask=02H, AnyThread=1 Cycles per core when uops are dispatched to port 1.\r\nUOPS_DISPATCHED_PORT.PORT_2\r\nEventSel=A1H, UMask=0CH Cycles per thread when load or STA uops are dispatched to port\r\n2.\r\nUOPS_DISPATCHED_PORT.PORT_2_CORE\r\nEventSel=A1H, UMask=0CH, AnyThread=1 Cycles per core when load or STA uops are dispatched to port 2.\r\nUOPS_DISPATCHED_PORT.PORT_3\r\nEventSel=A1H, UMask=30H Cycles per thread when load or STA uops are dispatched to port\r\n3.\r\nUOPS_DISPATCHED_PORT.PORT_3_CORE\r\nEventSel=A1H, UMask=30H, AnyThread=1 Cycles per core when load or STA uops are dispatched to port 3.\r\nUOPS_DISPATCHED_PORT.PORT_4\r\nEventSel=A1H, UMask=40H Cycles per thread when uops are dispatched to port 4.\r\nUOPS_DISPATCHED_PORT.PORT_4_CORE\r\nEventSel=A1H, UMask=40H, AnyThread=1 Cycles per core when uops are dispatched to port 4.\r\nUOPS_DISPATCHED_PORT.PORT_5\r\nEventSel=A1H, UMask=80H Cycles per thread when uops are dispatched to port 5.\r\nUOPS_DISPATCHED_PORT.PORT_5_CORE\r\nEventSel=A1H, UMask=80H, AnyThread=1 Cycles per core when uops are dispatched to port 5.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ef6d0905-f933-491e-b195-c159d083420e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=28f875ddde3695cb92d6694692aa640f1c1927df9c9e9cff24b9422db55e603e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "de5c0bc7-e8a5-4072-b617-6254ae3d66a2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 155,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n154 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Resource-related stall cycles.\r\nRESOURCE_STALLS.LB\r\nEventSel=A2H, UMask=02H Counts the cycles of stall due to lack of load buffers.\r\nRESOURCE_STALLS.RS\r\nEventSel=A2H, UMask=04H Cycles stalled due to no eligible RS entry available.\r\nRESOURCE_STALLS.SB\r\nEventSel=A2H, UMask=08H Cycles stalled due to no store buffers available. (not including\r\ndraining form sync).\r\nRESOURCE_STALLS.LB_SB\r\nEventSel=A2H, UMask=0AH Resource stalls due to load or store buffers all being in use.\r\nRESOURCE_STALLS.MEM_RS\r\nEventSel=A2H, UMask=0EH Resource stalls due to memory buffers or Reservation Station\r\n(RS) being fully utilized.\r\nRESOURCE_STALLS.ROB\r\nEventSel=A2H, UMask=10H Cycles stalled due to re-order buffer full.\r\nRESOURCE_STALLS.OOO_RSRC\r\nEventSel=A2H, UMask=F0H Resource stalls due to Rob being full, FCSW, MXCSR and OTHER.\r\nCYCLE_ACTIVITY.CYCLES_L2_PENDING\r\nEventSel=A3H, UMask=01H, CMask=1\r\nEach cycle there was a MLC-miss pending demand load this\r\nthread (i.e. Non-completed valid SQ entry allocated for demand\r\nload and waiting for Uncore), increment by 1. Note this is in MLC\r\nand connected to Umask 0.\r\nCYCLE_ACTIVITY.CYCLES_L1D_PENDING\r\nEventSel=A3H, UMask=02H, CMask=2\r\nEach cycle there was a miss-pending demand load this thread,\r\nincrement by 1. Note this is in DCU and connected to Umask 1.\r\nMiss Pending demand load should be deduced by OR-ing\r\nincrement bits of DCACHE_MISS_PEND.PENDING.\r\nCYCLE_ACTIVITY.CYCLES_NO_DISPATCH\r\nEventSel=A3H, UMask=04H, CMask=4\r\nEach cycle there was no dispatch for this thread, increment by 1.\r\nNote this is connect to Umask 2. No dispatch can be deduced\r\nfrom the UOPS_EXECUTED event.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/de5c0bc7-e8a5-4072-b617-6254ae3d66a2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=29c9a60c9b022a3863e1e9e2a5b834242e795303aba623b7ed6ec3f0ec7d3bd3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 501
      },
      {
        "segments": [
          {
            "segment_id": "fcae319c-be84-49c2-8816-4ebcf77ddaab",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 156,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n155 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nCYCLE_ACTIVITY.STALLS_L2_PENDING\r\nEventSel=A3H, UMask=05H, CMask=5\r\nEach cycle there was a MLC-miss pending demand load and no\r\nuops dispatched on this thread (i.e. Non-completed valid SQ entry\r\nallocated for demand load and waiting for Uncore), increment by\r\n1. Note this is in MLC and connected to Umask 0 and 2.\r\nCYCLE_ACTIVITY.STALLS_L1D_PENDING\r\nEventSel=A3H, UMask=06H, CMask=6\r\nEach cycle there was a miss-pending demand load this thread\r\nand no uops dispatched, increment by 1. Note this is in DCU and\r\nconnected to Umask 1 and 2. Miss Pending demand load should\r\nbe deduced by OR-ing increment bits of\r\nDCACHE_MISS_PEND.PENDING.\r\nLSD.UOPS\r\nEventSel=A8H, UMask=01H Number of Uops delivered by the LSD.\r\nLSD.CYCLES_ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nLSD.CYCLES_4_UOPS\r\nEventSel=A8H, UMask=01H, CMask=4 Cycles 4 Uops delivered by the LSD, but didn't come from the\r\ndecoder.\r\nDSB2MITE_SWITCHES.COUNT\r\nEventSel=ABH, UMask=01H Decode Stream Buffer (DSB)-to-MITE switches.\r\nDSB2MITE_SWITCHES.PENALTY_CYCLES\r\nEventSel=ABH, UMask=02H\r\nThis event counts the cycles attributed to a switch from the\r\nDecoded Stream Buffer (DSB), which holds decoded instructions,\r\nto the legacy decode pipeline. It excludes cycles when the back\u0002end cannot accept new micro-ops. The penalty for these\r\nswitches is potentially several cycles of instruction starvation,\r\nwhere no micro-ops are delivered to the back-end.\r\nDSB_FILL.OTHER_CANCEL\r\nEventSel=ACH, UMask=02H Cases of cancelling valid DSB fill not because of exceeding way\r\nlimit.\r\nDSB_FILL.EXCEED_DSB_LINES\r\nEventSel=ACH, UMask=08H Cycles when Decode Stream Buffer (DSB) fill encounter more\r\nthan 3 Decode Stream Buffer (DSB) lines.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/fcae319c-be84-49c2-8816-4ebcf77ddaab.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f1187d6894f8ca003e6440950c96ced52c8d295105f82ad5d54dffca1803f287",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "94337157-f6b0-4987-907d-46c464f04e01",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 157,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n156 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nDSB_FILL.ALL_CANCEL\r\nEventSel=ACH, UMask=0AH Cases of cancelling valid Decode Stream Buffer (DSB) fill not\r\nbecause of exceeding way limit.\r\nITLB.ITLB_FLUSH\r\nEventSel=AEH, UMask=01H Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M\r\npages.\r\nOFFCORE_REQUESTS.DEMAND_DATA_RD\r\nEventSel=B0H, UMask=01H Demand Data Read requests sent to uncore.\r\nOFFCORE_REQUESTS.DEMAND_CODE_RD\r\nEventSel=B0H, UMask=02H Cacheable and noncachaeble code read requests.\r\nOFFCORE_REQUESTS.DEMAND_RFO\r\nEventSel=B0H, UMask=04H Demand RFO requests including regular RFOs, locks, ItoM.\r\nOFFCORE_REQUESTS.ALL_DATA_RD\r\nEventSel=B0H, UMask=08H Demand and prefetch data reads.\r\nUOPS_DISPATCHED.THREAD\r\nEventSel=B1H, UMask=01H Uops dispatched per thread.\r\nUOPS_DISPATCHED.STALL_CYCLES\r\nEventSel=B1H, UMask=01H, Invert=1,\r\nCMask=1 Cases of no uops dispatched per thread.\r\nUOPS_DISPATCHED.CORE\r\nEventSel=B1H, UMask=02H Uops dispatched from any thread.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_1\r\nEventSel=B1H, UMask=02H, CMask=1 Cycles at least 1 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_2\r\nEventSel=B1H, UMask=02H, CMask=2 Cycles at least 2 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_GE_3\r\nEventSel=B1H, UMask=02H, CMask=3 Cycles at least 3 micro-op is executed from any thread on\r\nphysical core.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/94337157-f6b0-4987-907d-46c464f04e01.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=60b5620a2e8e381391158ef0c9ceea8ae904597cd51db4a4c7dd07646b7a9585",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 475
      },
      {
        "segments": [
          {
            "segment_id": "90d36998-3903-4fe1-821c-7ff7b3af9dc8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 158,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n157 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE_CYCLES_GE_4\r\nEventSel=B1H, UMask=02H, CMask=4 Cycles at least 4 micro-op is executed from any thread on\r\nphysical core.\r\nUOPS_EXECUTED.CORE_CYCLES_NONE\r\nEventSel=B1H, UMask=02H, Invert=1 Cycles with no micro-ops executed from any thread on physical\r\ncore.\r\nOFFCORE_REQUESTS_BUFFER.SQ_FULL\r\nEventSel=B2H, UMask=01H Cases when offcore requests buffer cannot take more entries\r\nfor core.\r\nAGU_BYPASS_CANCEL.COUNT\r\nEventSel=B6H, UMask=01H\r\nThis event counts executed load operations with all the\r\nfollowing traits: 1. addressing of the format [base + offset], 2.\r\nthe offset is between 1 and 2047, 3. the address specified in the\r\nbase register is in one page and the address [base+offset] is in\r\nan.\r\nTLB_FLUSH.DTLB_THREAD\r\nEventSel=BDH, UMask=01H DTLB flush attempts of the thread-specific entries.\r\nTLB_FLUSH.STLB_ANY\r\nEventSel=BDH, UMask=20H STLB flush attempts.\r\nPAGE_WALKS.LLC_MISS\r\nEventSel=BEH, UMask=01H Number of any page walk that had a miss in LLC. Does not\r\nnecessary cause a SUSPEND.\r\nL1D_BLOCKS.BANK_CONFLICT_CYCLES\r\nEventSel=BFH, UMask=05H, CMask=1 Cycles when dispatched loads are cancelled due to L1D bank\r\nconflicts with other load ports.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural Number of instructions retired. General Counter - architectural\r\nevent.\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=01H, Precise Instructions retired. (Precise Event - PEBS).\r\nOTHER_ASSISTS.ITLB_MISS_RETIRED\r\nEventSel=C1H, UMask=02H Retired instructions experiencing ITLB misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/90d36998-3903-4fe1-821c-7ff7b3af9dc8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0a6a0a412756162295a2ecec149d498824c5b5d85fea70c2a172977c8e7edc66",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b1fd1236-658a-4b70-9306-fd1a7f8938b9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 159,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n158 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nOTHER_ASSISTS.AVX_STORE\r\nEventSel=C1H, UMask=08H\r\nNumber of GSSE memory assist for stores. GSSE microcode assist\r\nis being invoked whenever the hardware is unable to properly\r\nhandle GSSE-256b operations.\r\nOTHER_ASSISTS.AVX_TO_SSE\r\nEventSel=C1H, UMask=10H Number of transitions from AVX-256 to legacy SSE when\r\npenalty applicable.\r\nOTHER_ASSISTS.SSE_TO_AVX\r\nEventSel=C1H, UMask=20H Number of transitions from SSE to AVX-256 when penalty\r\napplicable.\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=01H, Precise This event counts the number of micro-ops retired.\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=10 Cycles with less than 10 actually retired uops.\r\nUOPS_RETIRED.CORE_STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1 Cycles without actually retired uops.\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise\r\nThis event counts the number of retirement slots used each\r\ncycle. There are potentially 4 slots that can be used each cycle -\r\nmeaning, 4 micro-ops or 4 instructions could retire each cycle.\r\nThis event is used in determining the 'Retiring' category of the\r\nTop-Down pipeline slots characterization.\r\nMACHINE_CLEARS.COUNT\r\nEventSel=C3H, UMask=01H, EdgeDetect=1,\r\nCMask=1 Number of machine clears (nukes) of any type.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b1fd1236-658a-4b70-9306-fd1a7f8938b9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a6b37b907f5d668e8903f6635f797ff1484e87ce20ffb934429e5f49c8332676",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 436
      },
      {
        "segments": [
          {
            "segment_id": "342b97a5-3c93-4625-bc76-d5762605891c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 160,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n159 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nThis event counts the number of memory ordering Machine\r\nClears detected. Memory Ordering Machine Clears can result from\r\nmemory disambiguation, external snoops, or cross SMT-HW\u0002thread snoop (stores) hitting load buffers. Machine clears can\r\nhave a significant performance impact if they are happening\r\nfrequently.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H\r\nThis event is incremented when self-modifying code (SMC) is\r\ndetected, which causes a machine clear. Machine clears can have\r\na significant performance impact if they are happening\r\nfrequently.\r\nMACHINE_CLEARS.MASKMOV\r\nEventSel=C3H, UMask=20H\r\nMaskmov false fault - counts number of time ucode passes\r\nthrough Maskmov flow due to instruction's mask being 0 while\r\nthe flow was completed without raising a fault.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise All (macro) branch instructions retired.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Conditional branch instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Direct and indirect near call instructions retired.\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise\r\nDirect and indirect macro near call instructions retired (captured\r\nin ring 3).\r\nBR_INST_RETIRED.NEAR_RETURN\r\nEventSel=C4H, UMask=08H, Precise Return instructions retired.\r\nBR_INST_RETIRED.NOT_TAKEN\r\nEventSel=C4H, UMask=10H Not taken branch instructions retired.\r\nBR_INST_RETIRED.NEAR_TAKEN\r\nEventSel=C4H, UMask=20H, Precise Taken branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/342b97a5-3c93-4625-bc76-d5762605891c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fa4782b706250f3c1af8c7e06a3fee1504d20f7b0eb16be75e3093bded26a19a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "da61813a-e399-4652-8347-56fded86e598",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 161,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n160 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=40H Far branch instructions retired.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise All mispredicted macro branch instructions retired.\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise Mispredicted conditional branch instructions retired.\r\nBR_MISP_RETIRED.NEAR_CALL\r\nEventSel=C5H, UMask=02H, Precise Direct and indirect mispredicted near call instructions retired.\r\nBR_MISP_RETIRED.NOT_TAKEN\r\nEventSel=C5H, UMask=10H, Precise Mispredicted not taken branch instructions retired.\r\nBR_MISP_RETIRED.TAKEN\r\nEventSel=C5H, UMask=20H, Precise Mispredicted taken branch instructions retired.\r\nFP_ASSIST.X87_OUTPUT\r\nEventSel=CAH, UMask=02H Number of X87 assists due to output value.\r\nFP_ASSIST.X87_INPUT\r\nEventSel=CAH, UMask=04H Number of X87 assists due to input value.\r\nFP_ASSIST.SIMD_OUTPUT\r\nEventSel=CAH, UMask=08H Number of SIMD FP assists due to Output values.\r\nFP_ASSIST.SIMD_INPUT\r\nEventSel=CAH, UMask=10H Number of SIMD FP assists due to input values.\r\nFP_ASSIST.ANY\r\nEventSel=CAH, UMask=1EH, CMask=1 Cycles with any input/output SSE or FP assist.\r\nROB_MISC_EVENTS.LBR_INSERTS\r\nEventSel=CCH, UMask=20H Count cases of saving new LBR.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nLoads with latency value being above 4 .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/da61813a-e399-4652-8347-56fded86e598.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4a846fa402aa61e09f1175f23b025e44b0853005f4ce3bd5bd44e8d0a1a62fb9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 408
      },
      {
        "segments": [
          {
            "segment_id": "30c0678a-5861-478e-894d-454fa5efb591",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 162,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n161 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nLoads with latency value being above 8.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nLoads with latency value being above 16.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nLoads with latency value being above 32.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nLoads with latency value being above 64.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nLoads with latency value being above 128.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nLoads with latency value being above 256.\r\nMEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\r\nEventSel=CDH, UMask=01H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nLoads with latency value being above 512.\r\nMEM_TRANS_RETIRED.PRECISE_STORE\r\nEventSel=CDH, UMask=02H, Precise Sample stores and collect precise store operation via PEBS\r\nrecord. PMC3 only. (Precise Event - PEBS).\r\nMEM_UOPS_RETIRED.STLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Retired load uops that miss the STLB.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/30c0678a-5861-478e-894d-454fa5efb591.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a9bef32384d405dfe5abb02e1895f4087c52bccf45146c73ed00a5e5983fd0b6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ece6261d-7ef7-4adf-a17f-2ed08b132fe9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 163,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n162 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.STLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Retired store uops that miss the STLB.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise Retired load uops with locked access.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise\r\nThis event counts line-splitted load uops retired to the\r\narchitected path. A line split is across 64B cache-line which\r\nincludes a page split (4K).\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise\r\nThis event counts line-splitted store uops retired to the\r\narchitected path. A line split is across 64B cache-line which\r\nincludes a page split (4K).\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise This event counts the number of load uops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise This event counts the number of store uops retired.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise Retired load uops with L1 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Retired load uops with L2 cache hits as data sources.\r\nMEM_LOAD_UOPS_RETIRED.LLC_HIT\r\nEventSel=D1H, UMask=04H, Precise This event counts retired load uops that hit in the last-level (L3)\r\ncache without snoops required.\r\nMEM_LOAD_UOPS_RETIRED.HIT_LFB\r\nEventSel=D1H, UMask=40H, Precise\r\nRetired load uops which data sources were load uops missed L1\r\nbut hit FB due to preceding miss to the same cache line with data\r\nnot ready.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_MISS\r\nEventSel=D2H, UMask=01H, Precise Retired load uops which data sources were LLC hit and cross\u0002core snoop missed in on-pkg core cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ece6261d-7ef7-4adf-a17f-2ed08b132fe9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a0b9e2ae9eb7d2589000d5b277cffa1b47001b78af77eb670477df6f7aa77f4f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 417
      },
      {
        "segments": [
          {
            "segment_id": "e9ff55e4-876a-4988-8a8f-c55e078d95b4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 164,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n163 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT\r\nEventSel=D2H, UMask=02H, Precise\r\nThis event counts retired load uops that hit in the last-level\r\ncache (L3) and were found in a non-modified state in a\r\nneighboring core's private cache (same package). Since the last\r\nlevel cache is inclusive, hits to the L3 may require snooping the\r\nprivate L2 caches of any cores on the same socket that have the\r\nline. In this case, a snoop was required, and another L2 had the\r\nline in a non-modified state.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM\r\nEventSel=D2H, UMask=04H, Precise\r\nThis event counts retired load uops that hit in the last-level\r\ncache (L3) and were found in a non-modified state in a\r\nneighboring core's private cache (same package). Since the last\r\nlevel cache is inclusive, hits to the L3 may require snooping the\r\nprivate L2 caches of any cores on the same socket that have the\r\nline. In this case, a snoop was required, and another L2 had the\r\nline in a modified state, so the line had to be invalidated in that\r\nL2 cache and transferred to the requesting L2.\r\nMEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE\r\nEventSel=D2H, UMask=08H, Precise Retired load uops which data sources were hits in LLC without\r\nsnoops required.\r\nMEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS\r\nEventSel=D4H, UMask=02H, Precise\r\nThis event counts retired demand loads that missed the last\u0002level (L3) cache. This means that the load is usually satisfied\r\nfrom memory in a client system or possibly from the remote\r\nsocket in a server. Demand loads are non speculative load uops.\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=1FH\r\nCounts the total number when the front end is resteered, mainly\r\nwhen the BPU cannot provide a correct prediction and this is\r\ncorrected by other branch handling mechanisms at the front end.\r\nL2_TRANS.DEMAND_DATA_RD\r\nEventSel=F0H, UMask=01H Demand Data Read requests that access L2 cache.\r\nL2_TRANS.RFO\r\nEventSel=F0H, UMask=02H RFO requests that access L2 cache.\r\nL2_TRANS.CODE_RD\r\nEventSel=F0H, UMask=04H L2 cache accesses when fetching instructions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e9ff55e4-876a-4988-8a8f-c55e078d95b4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=647f3437ba8b2f25494be08949eadfb8cd87247282ca938c1fd97ca6ecdef513",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 346
      },
      {
        "segments": [
          {
            "segment_id": "9e4ce253-2ac7-4ee7-b944-7b449d0f586a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 165,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n164 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nL2_TRANS.ALL_PF\r\nEventSel=F0H, UMask=08H L2 or LLC HW prefetches that access L2 cache.\r\nL2_TRANS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writebacks that access L2 cache.\r\nL2_TRANS.L2_FILL\r\nEventSel=F0H, UMask=20H L2 fill requests that access L2 cache.\r\nL2_TRANS.L2_WB\r\nEventSel=F0H, UMask=40H L2 writebacks that access L2 cache.\r\nL2_TRANS.ALL_REQUESTS\r\nEventSel=F0H, UMask=80H Transactions accessing L2 pipe.\r\nL2_LINES_IN.I\r\nEventSel=F1H, UMask=01H L2 cache lines in I state filling L2.\r\nL2_LINES_IN.S\r\nEventSel=F1H, UMask=02H L2 cache lines in S state filling L2.\r\nL2_LINES_IN.E\r\nEventSel=F1H, UMask=04H L2 cache lines in E state filling L2.\r\nL2_LINES_IN.ALL\r\nEventSel=F1H, UMask=07H\r\nThis event counts the number of L2 cache lines brought into the\r\nL2 cache. Lines are filled into the L2 cache when there was an L2\r\nmiss.\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=01H Clean L2 cache lines evicted by demand.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=02H Dirty L2 cache lines evicted by demand.\r\nL2_LINES_OUT.PF_CLEAN\r\nEventSel=F2H, UMask=04H Clean L2 cache lines evicted by L2 prefetch.\r\nL2_LINES_OUT.PF_DIRTY\r\nEventSel=F2H, UMask=08H Dirty L2 cache lines evicted by L2 prefetch.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9e4ce253-2ac7-4ee7-b944-7b449d0f586a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=832e29df5e009b397736cbe011e40ca0fda6af0741e251412e78b034fc49ab2d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f512fad5-bddd-4c8d-b2b8-d4135b7618a7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 166,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n165 Document Number:335279-001 Revision 1.0\r\nTable 8: Performance Events in the Processor Core Common to 2nd Generation Intel® Core™ i7-2xxx, Intel® Core™ i5-\r\n2xxx, Intel® Core™ i3-2xxx Processor Series and Intel® Xeon® Processors E3 and E5 Family (06_2AH, 06_2DH)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_OUT.DIRTY_ALL\r\nEventSel=F2H, UMask=0AH Dirty L2 cache lines filling the L2.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Split locks in SQ.\r\nAdditional information on event specifics (e.g. derivative events using specific IA32_PERFEVTSELx\r\nmodifiers, limitations, special notes and recommendations) can be found at https://software.intel.com/en\u0002us/forums/software-tuning-performance-optimization-platform-monitoring",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f512fad5-bddd-4c8d-b2b8-d4135b7618a7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=10b1e3c0d64651f81c6dc1e4767d55c81e28b4dbe02f942e3653a229bba2743f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0a51b3aa-9e9f-49c8-b532-4611e7e37373",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 167,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n166 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Westmere-EP-SP\r\nMicroarchitecture\r\nIntel 64 processors based on Intel® Microarchitecture code name Westmere support the performance\u0002monitoring events listed in the table below.\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF\r\nArchitectural, Fixed Reference cycles when thread is not halted (fixed counter).\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed Cycles when thread is not halted (fixed counter).\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed Instructions retired (fixed counter).\r\nLOAD_BLOCK.OVERLAP_STORE\r\nEventSel=03H, UMask=02H Loads that partially overlap an earlier store.\r\nSB_DRAIN.ANY\r\nEventSel=04H, UMask=07H All Store buffer stall cycles.\r\nSTORE_BLOCKS.AT_RET\r\nEventSel=06H, UMask=04H Loads delayed with at-Retirement block code.\r\nSTORE_BLOCKS.L1D_BLOCK\r\nEventSel=06H, UMask=08H Cacheable loads delayed with L1D block code.\r\nPARTIAL_ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H False dependencies due to partial address aliasing.\r\nDTLB_LOAD_MISSES.ANY\r\nEventSel=08H, UMask=01H DTLB load misses.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=02H DTLB load miss page walks complete.\r\nDTLB_LOAD_MISSES.WALK_CYCLES\r\nEventSel=08H, UMask=04H DTLB load miss page walk cycles.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0a51b3aa-9e9f-49c8-b532-4611e7e37373.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=930930712bad41e6c56529e3b916f6596821620999987911a90dcf7a1ad95bf6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 439
      },
      {
        "segments": [
          {
            "segment_id": "68be0210-fe1c-44d4-9e49-dae3ebc43b42",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 168,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n167 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=10H DTLB second level hit.\r\nDTLB_LOAD_MISSES.PDE_MISS\r\nEventSel=08H, UMask=20H DTLB load miss caused by low part of address.\r\nMEM_INST_RETIRED.LOADS\r\nEventSel=0BH, UMask=01H, Precise Instructions retired which contains a load (Precise Event).\r\nMEM_INST_RETIRED.STORES\r\nEventSel=0BH, UMask=02H, Precise Instructions retired which contains a store (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x0 ,\r\nPrecise\r\nMemory instructions retired above 0 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_1024\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x400 ,\r\nPrecise\r\nMemory instructions retired above 1024 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_128\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nMemory instructions retired above 128 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nMemory instructions retired above 16 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16384\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4000 ,\r\nPrecise\r\nMemory instructions retired above 16384 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_2048\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x800 ,\r\nPrecise\r\nMemory instructions retired above 2048 clocks (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/68be0210-fe1c-44d4-9e49-dae3ebc43b42.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a3ef7922bdcb4f1ec4405fd6faac07b0bd5e53a6adf08efbc4d9c3905acc398e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d2f7b2af-4d7c-4e5e-9553-e1f4626e8e36",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 169,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n168 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_256\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nMemory instructions retired above 256 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nMemory instructions retired above 32 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32768\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8000 ,\r\nPrecise\r\nMemory instructions retired above 32768 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nMemory instructions retired above 4 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4096\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x1000 ,\r\nPrecise\r\nMemory instructions retired above 4096 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_512\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nMemory instructions retired above 512 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_64\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nMemory instructions retired above 64 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nMemory instructions retired above 8 clocks (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d2f7b2af-4d7c-4e5e-9553-e1f4626e8e36.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2bddb44898c216bf6ce1ddfb09f6c2c0bb005c859d1977caa0df1b7f459b6ec1",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f72500aa-cfd3-4ac3-8085-d28df6ad506b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 170,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n169 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8192\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x2000 ,\r\nPrecise\r\nMemory instructions retired above 8192 clocks (Precise Event).\r\nMEM_STORE_RETIRED.DTLB_MISS\r\nEventSel=0CH, UMask=01H, Precise Retired stores that miss the DTLB (Precise Event).\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H Uops issued.\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops were issued on any thread.\r\nUOPS_ISSUED.CYCLES_ALL_THREADS\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nCMask=1 Cycles Uops were issued on either thread.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops were issued.\r\nUOPS_ISSUED.FUSED\r\nEventSel=0EH, UMask=02H Fused Uops issued.\r\nMEM_UNCORE_RETIRED.OTHER_CORE_L2_HITM\r\nEventSel=0FH, UMask=02H, Precise Load instructions retired that HIT modified data in sibling core\r\n(Precise Event).\r\nMEM_UNCORE_RETIRED.REMOTE_CACHE_LOCAL_HOME_HIT\r\nEventSel=0FH, UMask=08H, Precise Load instructions retired remote cache HIT data source (Precise\r\nEvent).\r\nMEM_UNCORE_RETIRED.LOCAL_DRAM\r\nEventSel=0FH, UMask=10H, Precise Load instructions retired with a data source of local DRAM or\r\nlocally homed remote hitm (Precise Event).\r\nMEM_UNCORE_RETIRED.REMOTE_DRAM\r\nEventSel=0FH, UMask=20H, Precise Load instructions retired remote DRAM and remote home\u0002remote cache HITM (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f72500aa-cfd3-4ac3-8085-d28df6ad506b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b3dbb878754843800471bba198e0814fdeeeaad95d4a8486bd83fe2426ec97e2",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 466
      },
      {
        "segments": [
          {
            "segment_id": "0ede36c3-7339-4771-acba-1b4f576594b0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 171,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n170 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_UNCORE_RETIRED.UNCACHEABLE\r\nEventSel=0FH, UMask=80H, Precise Load instructions retired IO (Precise Event).\r\nFP_COMP_OPS_EXE.X87\r\nEventSel=10H, UMask=01H Computational floating-point operations executed.\r\nFP_COMP_OPS_EXE.MMX\r\nEventSel=10H, UMask=02H MMX Uops.\r\nFP_COMP_OPS_EXE.SSE_FP\r\nEventSel=10H, UMask=04H SSE and SSE2 FP Uops.\r\nFP_COMP_OPS_EXE.SSE2_INTEGER\r\nEventSel=10H, UMask=08H SSE2 integer Uops.\r\nFP_COMP_OPS_EXE.SSE_FP_PACKED\r\nEventSel=10H, UMask=10H SSE FP packed Uops.\r\nFP_COMP_OPS_EXE.SSE_FP_SCALAR\r\nEventSel=10H, UMask=20H SSE FP scalar Uops.\r\nFP_COMP_OPS_EXE.SSE_SINGLE_PRECISION\r\nEventSel=10H, UMask=40H SSE* FP single precision Uops.\r\nFP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION\r\nEventSel=10H, UMask=80H SSE* FP double precision Uops.\r\nSIMD_INT_128.PACKED_MPY\r\nEventSel=12H, UMask=01H 128 bit SIMD integer multiply operations.\r\nSIMD_INT_128.PACKED_SHIFT\r\nEventSel=12H, UMask=02H 128 bit SIMD integer shift operations.\r\nSIMD_INT_128.PACK\r\nEventSel=12H, UMask=04H 128 bit SIMD integer pack operations.\r\nSIMD_INT_128.UNPACK\r\nEventSel=12H, UMask=08H 128 bit SIMD integer unpack operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0ede36c3-7339-4771-acba-1b4f576594b0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0ef0df99a15a5673772393639f9794247b5f8d2dc888409c3f2eec738ed11c30",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "92e82c7b-0880-422e-a588-e459952468cb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 172,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n171 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nSIMD_INT_128.PACKED_LOGICAL\r\nEventSel=12H, UMask=10H 128 bit SIMD integer logical operations.\r\nSIMD_INT_128.PACKED_ARITH\r\nEventSel=12H, UMask=20H 128 bit SIMD integer arithmetic operations.\r\nSIMD_INT_128.SHUFFLE_MOVE\r\nEventSel=12H, UMask=40H 128 bit SIMD integer shuffle/move operations.\r\nLOAD_DISPATCH.RS\r\nEventSel=13H, UMask=01H Loads dispatched that bypass the MOB.\r\nLOAD_DISPATCH.RS_DELAYED\r\nEventSel=13H, UMask=02H Loads dispatched from stage 305.\r\nLOAD_DISPATCH.MOB\r\nEventSel=13H, UMask=04H Loads dispatched from the MOB.\r\nLOAD_DISPATCH.ANY\r\nEventSel=13H, UMask=07H All loads dispatched.\r\nARITH.CYCLES_DIV_BUSY\r\nEventSel=14H, UMask=01H Cycles the divider is busy.\r\nARITH.DIV\r\nEventSel=14H, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1 Divide Operations executed.\r\nARITH.MUL\r\nEventSel=14H, UMask=02H Multiply operations executed.\r\nINST_QUEUE_WRITES\r\nEventSel=17H, UMask=01H Instructions written to instruction queue.\r\nINST_DECODED.DEC0\r\nEventSel=18H, UMask=01H Instructions that must be decoded by decoder 0.\r\nTWO_UOP_INSTS_DECODED\r\nEventSel=19H, UMask=01H Two Uop instructions decoded.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/92e82c7b-0880-422e-a588-e459952468cb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=363bc5810824253f4faafcbc6aa81079330c1da4704214788cea1fd30f5bda23",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8d69908f-9a4a-44d8-90ce-f2237e1e82fb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 173,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n172 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_QUEUE_WRITE_CYCLES\r\nEventSel=1EH, UMask=01H Cycles instructions are written to the instruction queue.\r\nLSD_OVERFLOW\r\nEventSel=20H, UMask=01H Loops that can't stream from the instruction queue.\r\nL2_RQSTS.LD_HIT\r\nEventSel=24H, UMask=01H L2 load hits.\r\nL2_RQSTS.LD_MISS\r\nEventSel=24H, UMask=02H L2 load misses.\r\nL2_RQSTS.LOADS\r\nEventSel=24H, UMask=03H L2 requests.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=04H L2 RFO hits.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=08H L2 RFO misses.\r\nL2_RQSTS.RFOS\r\nEventSel=24H, UMask=0CH L2 RFO requests.\r\nL2_RQSTS.IFETCH_HIT\r\nEventSel=24H, UMask=10H L2 instruction fetch hits.\r\nL2_RQSTS.IFETCH_MISS\r\nEventSel=24H, UMask=20H L2 instruction fetch misses.\r\nL2_RQSTS.IFETCHES\r\nEventSel=24H, UMask=30H L2 instruction fetches.\r\nL2_RQSTS.PREFETCH_HIT\r\nEventSel=24H, UMask=40H L2 prefetch hits.\r\nL2_RQSTS.PREFETCH_MISS\r\nEventSel=24H, UMask=80H L2 prefetch misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8d69908f-9a4a-44d8-90ce-f2237e1e82fb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a48dd23555d901f1b3246607fc86235ec9036497724b71499b38a03a3f37b81a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 385
      },
      {
        "segments": [
          {
            "segment_id": "4653487b-0069-4e66-97aa-93b1a58fe44f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 174,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n173 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=AAH All L2 misses.\r\nL2_RQSTS.PREFETCHES\r\nEventSel=24H, UMask=C0H All L2 prefetches.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All L2 requests.\r\nL2_DATA_RQSTS.DEMAND.I_STATE\r\nEventSel=26H, UMask=01H L2 data demand loads in I state (misses).\r\nL2_DATA_RQSTS.DEMAND.S_STATE\r\nEventSel=26H, UMask=02H L2 data demand loads in S state.\r\nL2_DATA_RQSTS.DEMAND.E_STATE\r\nEventSel=26H, UMask=04H L2 data demand loads in E state.\r\nL2_DATA_RQSTS.DEMAND.M_STATE\r\nEventSel=26H, UMask=08H L2 data demand loads in M state.\r\nL2_DATA_RQSTS.DEMAND.MESI\r\nEventSel=26H, UMask=0FH L2 data demand requests.\r\nL2_DATA_RQSTS.PREFETCH.I_STATE\r\nEventSel=26H, UMask=10H L2 data prefetches in the I state (misses).\r\nL2_DATA_RQSTS.PREFETCH.S_STATE\r\nEventSel=26H, UMask=20H L2 data prefetches in the S state.\r\nL2_DATA_RQSTS.PREFETCH.E_STATE\r\nEventSel=26H, UMask=40H L2 data prefetches in E state.\r\nL2_DATA_RQSTS.PREFETCH.M_STATE\r\nEventSel=26H, UMask=80H L2 data prefetches in M state.\r\nL2_DATA_RQSTS.PREFETCH.MESI\r\nEventSel=26H, UMask=F0H All L2 data prefetches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4653487b-0069-4e66-97aa-93b1a58fe44f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=dcfa3686c3315a5d9d7afbdfec86f760ceef40040102afa930b7a8600cfe36c7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "92ceacfc-3bd1-4132-8018-0d5de9210368",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 175,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n174 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_DATA_RQSTS.ANY\r\nEventSel=26H, UMask=FFH All L2 data requests.\r\nL2_WRITE.RFO.I_STATE\r\nEventSel=27H, UMask=01H L2 demand store RFOs in I state (misses).\r\nL2_WRITE.RFO.S_STATE\r\nEventSel=27H, UMask=02H L2 demand store RFOs in S state.\r\nL2_WRITE.RFO.M_STATE\r\nEventSel=27H, UMask=08H L2 demand store RFOs in M state.\r\nL2_WRITE.RFO.HIT\r\nEventSel=27H, UMask=0EH All L2 demand store RFOs that hit the cache.\r\nL2_WRITE.RFO.MESI\r\nEventSel=27H, UMask=0FH All L2 demand store RFOs.\r\nL2_WRITE.LOCK.I_STATE\r\nEventSel=27H, UMask=10H L2 demand lock RFOs in I state (misses).\r\nL2_WRITE.LOCK.S_STATE\r\nEventSel=27H, UMask=20H L2 demand lock RFOs in S state.\r\nL2_WRITE.LOCK.E_STATE\r\nEventSel=27H, UMask=40H L2 demand lock RFOs in E state.\r\nL2_WRITE.LOCK.M_STATE\r\nEventSel=27H, UMask=80H L2 demand lock RFOs in M state.\r\nL2_WRITE.LOCK.HIT\r\nEventSel=27H, UMask=E0H All demand L2 lock RFOs that hit the cache.\r\nL2_WRITE.LOCK.MESI\r\nEventSel=27H, UMask=F0H All demand L2 lock RFOs.\r\nL1D_WB_L2.I_STATE\r\nEventSel=28H, UMask=01H L1 writebacks to L2 in I state (misses).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/92ceacfc-3bd1-4132-8018-0d5de9210368.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d13e53b5910e1ce4ff2f8a086f59b2d2c9e52f0b1f5ddeabe7184c72a7466c02",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ab6d08d4-424c-4803-8200-bc06629e42f3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 176,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n175 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL1D_WB_L2.S_STATE\r\nEventSel=28H, UMask=02H L1 writebacks to L2 in S state.\r\nL1D_WB_L2.E_STATE\r\nEventSel=28H, UMask=04H L1 writebacks to L2 in E state.\r\nL1D_WB_L2.M_STATE\r\nEventSel=28H, UMask=08H L1 writebacks to L2 in M state.\r\nL1D_WB_L2.MESI\r\nEventSel=28H, UMask=0FH All L1 writebacks to L2.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Longest latency cache miss.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Longest latency cache reference.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural Cycles when thread is not halted (programmable counter).\r\nCPU_CLK_UNHALTED.TOTAL_CYCLES\r\nEventSel=3CH, UMask=00H, Invert=1,\r\nCMask=2, Architectural Total CPU cycles.\r\nCPU_CLK_UNHALTED.REF_P\r\nEventSel=3CH, UMask=01H, Architectural Reference base clock (133 Mhz) cycles when thread is not halted\r\n(programmable counter).\r\nDTLB_MISSES.ANY\r\nEventSel=49H, UMask=01H DTLB misses.\r\nDTLB_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=02H DTLB miss page walks.\r\nDTLB_MISSES.WALK_CYCLES\r\nEventSel=49H, UMask=04H DTLB miss page walk cycles.\r\nDTLB_MISSES.STLB_HIT\r\nEventSel=49H, UMask=10H DTLB first level misses but second level hit.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ab6d08d4-424c-4803-8200-bc06629e42f3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a25e538d603af9e906e8a2dfde7a63b64005bc879d6143095e74d3aac08d9d55",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 452
      },
      {
        "segments": [
          {
            "segment_id": "555059f0-710e-4480-9174-82e0aff7ecdd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 177,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n176 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nDTLB_MISSES.LARGE_WALK_COMPLETED\r\nEventSel=49H, UMask=80H DTLB miss large page walks.\r\nLOAD_HIT_PRE\r\nEventSel=4CH, UMask=01H Load operations conflicting with software prefetches.\r\nL1D_PREFETCH.REQUESTS\r\nEventSel=4EH, UMask=01H L1D hardware prefetch requests.\r\nL1D_PREFETCH.MISS\r\nEventSel=4EH, UMask=02H L1D hardware prefetch misses.\r\nL1D_PREFETCH.TRIGGERS\r\nEventSel=4EH, UMask=04H L1D hardware prefetch requests triggered.\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H Extended Page Table walk cycles.\r\nL1D.REPL\r\nEventSel=51H, UMask=01H L1 data cache lines allocated.\r\nL1D.M_REPL\r\nEventSel=51H, UMask=02H L1D cache lines allocated in the M state.\r\nL1D.M_EVICT\r\nEventSel=51H, UMask=04H L1D cache lines replaced in M state.\r\nL1D.M_SNOOP_EVICT\r\nEventSel=51H, UMask=08H L1D snoop eviction of cache lines in M state.\r\nL1D_CACHE_PREFETCH_LOCK_FB_HIT\r\nEventSel=52H, UMask=01H L1D prefetch load lock accepted in fill buffer.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA\r\nEventSel=60H, UMask=01H Outstanding offcore demand data reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA_NOT_EMPTY\r\nEventSel=60H, UMask=01H, CMask=1 Cycles offcore demand data read busy.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/555059f0-710e-4480-9174-82e0aff7ecdd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f703328bb4f57e53d8859bb4affbc99d33c787da862316a1a3f0a401443ede1d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "eca30ff5-9318-49f4-9d27-bada2be9e350",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 178,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n177 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE\r\nEventSel=60H, UMask=02H Outstanding offcore demand code reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE_NOT_EMPTY\r\nEventSel=60H, UMask=02H, CMask=1 Cycles offcore demand code read busy.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO\r\nEventSel=60H, UMask=04H Outstanding offcore demand RFOs.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO_NOT_EMPTY\r\nEventSel=60H, UMask=04H, CMask=1 Cycles offcore demand RFOs busy.\r\nOFFCORE_REQUESTS_OUTSTANDING.ANY.READ\r\nEventSel=60H, UMask=08H Outstanding offcore reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.ANY.READ_NOT_EMPTY\r\nEventSel=60H, UMask=08H, CMask=1 Cycles offcore reads busy.\r\nCACHE_LOCK_CYCLES.L1D_L2\r\nEventSel=63H, UMask=01H Cycles L1D and L2 locked.\r\nCACHE_LOCK_CYCLES.L1D\r\nEventSel=63H, UMask=02H Cycles L1D locked.\r\nIO_TRANSACTIONS\r\nEventSel=6CH, UMask=01H I/O transactions.\r\nL1I.HITS\r\nEventSel=80H, UMask=01H L1I instruction fetch hits.\r\nL1I.MISSES\r\nEventSel=80H, UMask=02H L1I instruction fetch misses.\r\nL1I.READS\r\nEventSel=80H, UMask=03H L1I Instruction fetches.\r\nL1I.CYCLES_STALLED\r\nEventSel=80H, UMask=04H L1I instruction fetch stall cycles.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/eca30ff5-9318-49f4-9d27-bada2be9e350.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c6b34ef02f1ee722ead78801d35af5928b553ee750a62d5b9779ac7040d60a91",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8b4a6a40-f104-404e-a06f-a20c85be8e19",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 179,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n178 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nLARGE_ITLB.HIT\r\nEventSel=82H, UMask=01H Large ITLB hit.\r\nITLB_MISSES.ANY\r\nEventSel=85H, UMask=01H ITLB miss.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=02H ITLB miss page walks.\r\nITLB_MISSES.WALK_CYCLES\r\nEventSel=85H, UMask=04H ITLB miss page walk cycles.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H Length Change Prefix stall cycles.\r\nILD_STALL.MRU\r\nEventSel=87H, UMask=02H Stall cycles due to BPU MRU bypass.\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Instruction Queue full stall cycles.\r\nILD_STALL.REGEN\r\nEventSel=87H, UMask=08H Regen stall cycles.\r\nILD_STALL.ANY\r\nEventSel=87H, UMask=0FH Any Instruction Length Decoder stall cycles.\r\nBR_INST_EXEC.COND\r\nEventSel=88H, UMask=01H Conditional branch instructions executed.\r\nBR_INST_EXEC.DIRECT\r\nEventSel=88H, UMask=02H Unconditional branches executed.\r\nBR_INST_EXEC.INDIRECT_NON_CALL\r\nEventSel=88H, UMask=04H Indirect non call branches executed.\r\nBR_INST_EXEC.NON_CALLS\r\nEventSel=88H, UMask=07H All non call branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8b4a6a40-f104-404e-a06f-a20c85be8e19.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5cf92a03dc3cf0d181b30a1a458cf8f72e4c5634a151a7918f037f8effc5ef07",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 395
      },
      {
        "segments": [
          {
            "segment_id": "12a5eecd-0a38-4550-af81-ff99c623272e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 180,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n179 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.RETURN_NEAR\r\nEventSel=88H, UMask=08H Indirect return branches executed.\r\nBR_INST_EXEC.DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=10H Unconditional call branches executed.\r\nBR_INST_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=20H Indirect call branches executed.\r\nBR_INST_EXEC.NEAR_CALLS\r\nEventSel=88H, UMask=30H Call branches executed.\r\nBR_INST_EXEC.TAKEN\r\nEventSel=88H, UMask=40H Taken branches executed.\r\nBR_INST_EXEC.ANY\r\nEventSel=88H, UMask=7FH Branch instructions executed.\r\nBR_MISP_EXEC.COND\r\nEventSel=89H, UMask=01H Mispredicted conditional branches executed.\r\nBR_MISP_EXEC.DIRECT\r\nEventSel=89H, UMask=02H Mispredicted unconditional branches executed.\r\nBR_MISP_EXEC.INDIRECT_NON_CALL\r\nEventSel=89H, UMask=04H Mispredicted indirect non call branches executed.\r\nBR_MISP_EXEC.NON_CALLS\r\nEventSel=89H, UMask=07H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.RETURN_NEAR\r\nEventSel=89H, UMask=08H Mispredicted return branches executed.\r\nBR_MISP_EXEC.DIRECT_NEAR_CALL\r\nEventSel=89H, UMask=10H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=20H Mispredicted indirect call branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/12a5eecd-0a38-4550-af81-ff99c623272e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f185035d14d100c357901a2d480ce3d354f9a54375cbf023f0223b0126a75440",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "781b3092-8a89-4c0e-81d3-d6875c9892cc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 181,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n180 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.NEAR_CALLS\r\nEventSel=89H, UMask=30H Mispredicted call branches executed.\r\nBR_MISP_EXEC.TAKEN\r\nEventSel=89H, UMask=40H Mispredicted taken branches executed.\r\nBR_MISP_EXEC.ANY\r\nEventSel=89H, UMask=7FH Mispredicted branches executed.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Resource related stall cycles.\r\nRESOURCE_STALLS.LOAD\r\nEventSel=A2H, UMask=02H Load buffer stall cycles.\r\nRESOURCE_STALLS.RS_FULL\r\nEventSel=A2H, UMask=04H Reservation Station full stall cycles.\r\nRESOURCE_STALLS.STORE\r\nEventSel=A2H, UMask=08H Store buffer stall cycles.\r\nRESOURCE_STALLS.ROB_FULL\r\nEventSel=A2H, UMask=10H ROB full stall cycles.\r\nRESOURCE_STALLS.FPCW\r\nEventSel=A2H, UMask=20H FPU control word write stall cycles.\r\nRESOURCE_STALLS.MXCSR\r\nEventSel=A2H, UMask=40H MXCSR rename stall cycles.\r\nRESOURCE_STALLS.OTHER\r\nEventSel=A2H, UMask=80H Other Resource related stall cycles.\r\nMACRO_INSTS.FUSIONS_DECODED\r\nEventSel=A6H, UMask=01H Macro-fused instructions decoded.\r\nBACLEAR_FORCE_IQ\r\nEventSel=A7H, UMask=01H Instruction queue forced BACLEAR.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/781b3092-8a89-4c0e-81d3-d6875c9892cc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=447b2c6e056eabe56c3fc43131478335dabfc56648b68d9e313c7caa20c1080c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "5a1c0d82-0cf2-4fba-991c-2006025a71f6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 182,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n181 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nLSD.ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles when uops were delivered by the LSD.\r\nLSD.INACTIVE\r\nEventSel=A8H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no uops were delivered by the LSD.\r\nITLB_FLUSH\r\nEventSel=AEH, UMask=01H ITLB flushes.\r\nOFFCORE_REQUESTS.DEMAND.READ_DATA\r\nEventSel=B0H, UMask=01H Offcore demand data read requests.\r\nOFFCORE_REQUESTS.DEMAND.READ_CODE\r\nEventSel=B0H, UMask=02H Offcore demand code read requests.\r\nOFFCORE_REQUESTS.DEMAND.RFO\r\nEventSel=B0H, UMask=04H Offcore demand RFO requests.\r\nOFFCORE_REQUESTS.ANY.READ\r\nEventSel=B0H, UMask=08H Offcore read requests.\r\nOFFCORE_REQUESTS.ANY.RFO\r\nEventSel=B0H, UMask=10H Offcore RFO requests.\r\nOFFCORE_REQUESTS.UNCACHED_MEM\r\nEventSel=B0H, UMask=20H Offcore uncached memory accesses.\r\nOFFCORE_REQUESTS.L1D_WRITEBACK\r\nEventSel=B0H, UMask=40H Offcore L1 data cache writebacks.\r\nOFFCORE_REQUESTS.ANY\r\nEventSel=B0H, UMask=80H All offcore requests.\r\nUOPS_EXECUTED.PORT0\r\nEventSel=B1H, UMask=01H Uops executed on port 0.\r\nUOPS_EXECUTED.PORT1\r\nEventSel=B1H, UMask=02H Uops executed on port 1.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5a1c0d82-0cf2-4fba-991c-2006025a71f6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b540bd9a685bd3c67e89bafdb27ee9cfaaf2034d35288d0f241bb3cb4e7adfd6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 375
      },
      {
        "segments": [
          {
            "segment_id": "0084bac6-6ffd-4078-80dc-b9e3d796bef5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 183,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n182 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.PORT2_CORE\r\nEventSel=B1H, UMask=04H, AnyThread=1 Uops executed on port 2 (core count).\r\nUOPS_EXECUTED.PORT3_CORE\r\nEventSel=B1H, UMask=08H, AnyThread=1 Uops executed on port 3 (core count).\r\nUOPS_EXECUTED.PORT4_CORE\r\nEventSel=B1H, UMask=10H, AnyThread=1 Uops executed on port 4 (core count).\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on ports 0-4 (core count).\r\nUOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5\r\nEventSel=B1H, UMask=1FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on ports 0-4 (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on ports 0-4 (core count).\r\nUOPS_EXECUTED.PORT5\r\nEventSel=B1H, UMask=20H Uops executed on port 5.\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_COUNT\r\nEventSel=B1H, UMask=3FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on any port (core count).\r\nUOPS_EXECUTED.PORT015\r\nEventSel=B1H, UMask=40H Uops issued on ports 0, 1 or 5.\r\nUOPS_EXECUTED.PORT015_STALL_CYCLES\r\nEventSel=B1H, UMask=40H, Invert=1,\r\nCMask=1 Cycles no Uops issued on ports 0, 1 or 5.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0084bac6-6ffd-4078-80dc-b9e3d796bef5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fa2a1252f456459342d72fa71a28c0bd8e205777377ab2dd071462f08ce27647",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "790fd791-bf8a-4e59-826e-fcd6035f049c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 184,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n183 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.PORT234_CORE\r\nEventSel=B1H, UMask=80H, AnyThread=1 Uops issued on ports 2, 3 or 4.\r\nOFFCORE_REQUESTS_SQ_FULL\r\nEventSel=B2H, UMask=01H Offcore requests blocked due to Super Queue full.\r\nSNOOPQ_REQUESTS_OUTSTANDING.DATA\r\nEventSel=B3H, UMask=01H Outstanding snoop data requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.DATA_NOT_EMPTY\r\nEventSel=B3H, UMask=01H, CMask=1 Cycles snoop data requests queued.\r\nSNOOPQ_REQUESTS_OUTSTANDING.INVALIDATE\r\nEventSel=B3H, UMask=02H Outstanding snoop invalidate requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.INVALIDATE_NOT_EMPTY\r\nEventSel=B3H, UMask=02H, CMask=1 Cycles snoop invalidate requests queued.\r\nSNOOPQ_REQUESTS_OUTSTANDING.CODE\r\nEventSel=B3H, UMask=04H Outstanding snoop code requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.CODE_NOT_EMPTY\r\nEventSel=B3H, UMask=04H, CMask=1 Cycles snoop code requests queued.\r\nSNOOPQ_REQUESTS.DATA\r\nEventSel=B4H, UMask=01H Snoop data requests.\r\nSNOOPQ_REQUESTS.INVALIDATE\r\nEventSel=B4H, UMask=02H Snoop invalidate requests.\r\nSNOOPQ_REQUESTS.CODE\r\nEventSel=B4H, UMask=04H Snoop code requests.\r\nSNOOP_RESPONSE.HIT\r\nEventSel=B8H, UMask=01H Thread responded HIT to snoop.\r\nSNOOP_RESPONSE.HITE\r\nEventSel=B8H, UMask=02H Thread responded HITE to snoop.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/790fd791-bf8a-4e59-826e-fcd6035f049c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5c4a97defa846e4933a063120b21156433dec0b798e03edfeda1da039b40d4c7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ff4b8470-890c-4ce0-a262-256d6d460800",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 185,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n184 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nSNOOP_RESPONSE.HITM\r\nEventSel=B8H, UMask=04H Thread responded HITM to snoop.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=01H, Precise Instructions retired (Programmable counter and Precise Event).\r\nINST_RETIRED.TOTAL_CYCLES\r\nEventSel=C0H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles (Precise Event).\r\nINST_RETIRED.X87\r\nEventSel=C0H, UMask=02H, Precise Retired floating-point operations (Precise Event).\r\nINST_RETIRED.MMX\r\nEventSel=C0H, UMask=04H, Precise Retired MMX instructions (Precise Event).\r\nUOPS_RETIRED.ACTIVE_CYCLES\r\nEventSel=C2H, UMask=01H, CMask=1,\r\nPrecise Cycles Uops are being retired.\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=01H, Precise Uops retired (Precise Event).\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1, Precise Cycles Uops are not retiring (Precise Event).\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles using precise uop retired event (Precise Event).\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise Retirement slots used (Precise Event).\r\nUOPS_RETIRED.MACRO_FUSED\r\nEventSel=C2H, UMask=04H, Precise Macro-fused Uops retired (Precise Event).\r\nMACHINE_CLEARS.CYCLES\r\nEventSel=C3H, UMask=01H Cycles machine clear asserted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ff4b8470-890c-4ce0-a262-256d6d460800.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ceb2e4c4ff11b272f77a2fecca51039617d06cb416e1939b2a1dfb6662985cba",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 461
      },
      {
        "segments": [
          {
            "segment_id": "f412d0dc-d64f-447b-a8e5-5106a6325f86",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 186,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n185 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.MEM_ORDER\r\nEventSel=C3H, UMask=02H Execution pipeline restart due to Memory ordering conflicts.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H Self-Modifying Code detected.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Retired conditional branch instructions (Precise Event).\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Retired near call instructions (Precise Event).\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise Retired near call instructions Ring 3 only(Precise Event).\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=04H, Precise Retired branch instructions (Precise Event).\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise Mispredicted conditional retired branches (Precise Event).\r\nBR_MISP_RETIRED.NEAR_CALL\r\nEventSel=C5H, UMask=02H, Precise Mispredicted near retired calls (Precise Event).\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=04H, Precise Mispredicted retired branch instructions (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_SINGLE\r\nEventSel=C7H, UMask=01H, Precise SIMD Packed-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H, Precise SIMD Scalar-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_DOUBLE\r\nEventSel=C7H, UMask=04H, Precise SIMD Packed-Double Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=08H, Precise SIMD Scalar-Double Uops retired (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f412d0dc-d64f-447b-a8e5-5106a6325f86.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1b0b9b97265a8a13b42268ff183bad124f9230b38f5788cea4781aab43361b89",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "87b7e21f-d737-4570-bb99-3d3ae7183242",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 187,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n186 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nSSEX_UOPS_RETIRED.VECTOR_INTEGER\r\nEventSel=C7H, UMask=10H, Precise SIMD Vector Integer Uops retired (Precise Event).\r\nITLB_MISS_RETIRED\r\nEventSel=C8H, UMask=20H, Precise Retired instructions that missed the ITLB (Precise Event).\r\nMEM_LOAD_RETIRED.L1D_HIT\r\nEventSel=CBH, UMask=01H, Precise Retired loads that hit the L1 data cache (Precise Event).\r\nMEM_LOAD_RETIRED.L2_HIT\r\nEventSel=CBH, UMask=02H, Precise Retired loads that hit the L2 cache (Precise Event).\r\nMEM_LOAD_RETIRED.LLC_UNSHARED_HIT\r\nEventSel=CBH, UMask=04H, Precise Retired loads that hit valid versions in the LLC cache (Precise\r\nEvent).\r\nMEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM\r\nEventSel=CBH, UMask=08H, Precise Retired loads that hit sibling core's L2 in modified or unmodified\r\nstates (Precise Event).\r\nMEM_LOAD_RETIRED.LLC_MISS\r\nEventSel=CBH, UMask=10H, Precise Retired loads that miss the LLC cache (Precise Event).\r\nMEM_LOAD_RETIRED.HIT_LFB\r\nEventSel=CBH, UMask=40H, Precise Retired loads that miss L1D and hit an previously allocated LFB\r\n(Precise Event).\r\nMEM_LOAD_RETIRED.DTLB_MISS\r\nEventSel=CBH, UMask=80H, Precise Retired loads that miss the DTLB (Precise Event).\r\nFP_MMX_TRANS.TO_FP\r\nEventSel=CCH, UMask=01H Transitions from MMX to Floating Point instructions.\r\nFP_MMX_TRANS.TO_MMX\r\nEventSel=CCH, UMask=02H Transitions from Floating Point to MMX instructions.\r\nFP_MMX_TRANS.ANY\r\nEventSel=CCH, UMask=03H All Floating Point to and from MMX transitions.\r\nMACRO_INSTS.DECODED\r\nEventSel=D0H, UMask=01H Instructions decoded.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/87b7e21f-d737-4570-bb99-3d3ae7183242.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ee6553acb190c8520ff13600c241a850514907b4e79e4f8ba1f2496d79438d40",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "780877b8-6af4-4d69-a1e5-f243e2cac8de",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 188,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n187 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DECODED.STALL_CYCLES\r\nEventSel=D1H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops are decoded.\r\nUOPS_DECODED.MS_CYCLES_ACTIVE\r\nEventSel=D1H, UMask=02H, CMask=1 Uops decoded by Microcode Sequencer.\r\nUOPS_DECODED.ESP_FOLDING\r\nEventSel=D1H, UMask=04H Stack pointer instructions decoded.\r\nUOPS_DECODED.ESP_SYNC\r\nEventSel=D1H, UMask=08H Stack pointer sync operations.\r\nRAT_STALLS.FLAGS\r\nEventSel=D2H, UMask=01H Flag stall cycles.\r\nRAT_STALLS.REGISTERS\r\nEventSel=D2H, UMask=02H Partial register stall cycles.\r\nRAT_STALLS.ROB_READ_PORT\r\nEventSel=D2H, UMask=04H ROB read port stalls cycles.\r\nRAT_STALLS.SCOREBOARD\r\nEventSel=D2H, UMask=08H Scoreboard stall cycles.\r\nRAT_STALLS.ANY\r\nEventSel=D2H, UMask=0FH All RAT stall cycles.\r\nSEG_RENAME_STALLS\r\nEventSel=D4H, UMask=01H Segment rename stall cycles.\r\nES_REG_RENAMES\r\nEventSel=D5H, UMask=01H ES segment renames.\r\nUOP_UNFUSION\r\nEventSel=DBH, UMask=01H Uop unfusions due to FP exceptions.\r\nBR_INST_DECODED\r\nEventSel=E0H, UMask=01H Branch instructions decoded.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/780877b8-6af4-4d69-a1e5-f243e2cac8de.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ad91539dadb26511d5c0e32337c9ec6c237e476beca156c92a05d375dd38e5f4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 473
      },
      {
        "segments": [
          {
            "segment_id": "027bf83f-793b-46ae-86a4-c086a8c6f74c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 189,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n188 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBPU_MISSED_CALL_RET\r\nEventSel=E5H, UMask=01H Branch prediction unit missed call or return.\r\nBACLEAR.CLEAR\r\nEventSel=E6H, UMask=01H BACLEAR asserted, regardless of cause .\r\nBACLEAR.BAD_TARGET\r\nEventSel=E6H, UMask=02H BACLEAR asserted with bad target address.\r\nBPU_CLEARS.EARLY\r\nEventSel=E8H, UMask=01H Early Branch Prediciton Unit clears.\r\nBPU_CLEARS.LATE\r\nEventSel=E8H, UMask=02H Late Branch Prediction Unit clears.\r\nL2_TRANSACTIONS.LOAD\r\nEventSel=F0H, UMask=01H L2 Load transactions.\r\nL2_TRANSACTIONS.RFO\r\nEventSel=F0H, UMask=02H L2 RFO transactions.\r\nL2_TRANSACTIONS.IFETCH\r\nEventSel=F0H, UMask=04H L2 instruction fetch transactions.\r\nL2_TRANSACTIONS.PREFETCH\r\nEventSel=F0H, UMask=08H L2 prefetch transactions.\r\nL2_TRANSACTIONS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writeback to L2 transactions.\r\nL2_TRANSACTIONS.FILL\r\nEventSel=F0H, UMask=20H L2 fill transactions.\r\nL2_TRANSACTIONS.WB\r\nEventSel=F0H, UMask=40H L2 writeback to LLC transactions.\r\nL2_TRANSACTIONS.ANY\r\nEventSel=F0H, UMask=80H All L2 transactions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/027bf83f-793b-46ae-86a4-c086a8c6f74c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7a6d0e82490bc8224de16f1619701334a522aea7e34434e409f348061e502629",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cc4911ea-2a72-43e1-8f87-eda97aa2a13c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 190,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n189 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_IN.S_STATE\r\nEventSel=F1H, UMask=02H L2 lines allocated in the S state.\r\nL2_LINES_IN.E_STATE\r\nEventSel=F1H, UMask=04H L2 lines allocated in the E state.\r\nL2_LINES_IN.ANY\r\nEventSel=F1H, UMask=07H L2 lines alloacated.\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=01H L2 lines evicted by a demand request.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=02H L2 modified lines evicted by a demand request.\r\nL2_LINES_OUT.PREFETCH_CLEAN\r\nEventSel=F2H, UMask=04H L2 lines evicted by a prefetch request.\r\nL2_LINES_OUT.PREFETCH_DIRTY\r\nEventSel=F2H, UMask=08H L2 modified lines evicted by a prefetch request.\r\nL2_LINES_OUT.ANY\r\nEventSel=F2H, UMask=0FH L2 lines evicted.\r\nSQ_MISC.LRU_HINTS\r\nEventSel=F4H, UMask=04H Super Queue LRU hints sent to LLC.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Super Queue lock splits across a cache line.\r\nSQ_FULL_STALL_CYCLES\r\nEventSel=F6H, UMask=01H Super Queue full stall cycles.\r\nFP_ASSIST.ALL\r\nEventSel=F7H, UMask=01H, Precise X87 Floating point assists (Precise Event).\r\nFP_ASSIST.OUTPUT\r\nEventSel=F7H, UMask=02H, Precise X87 Floating point assists for invalid output value (Precise\r\nEvent).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/cc4911ea-2a72-43e1-8f87-eda97aa2a13c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=398588ed1f9084598da28ff1228476044c6ba6ec12ed0a2d071dc3ddf5c74558",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "415323a2-9371-4c0e-b9cb-dbc7869d3164",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 191,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n190 Document Number:335279-001 Revision 1.0\r\nTable 9: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture\r\nEvent Name\r\nConfiguration Description\r\nFP_ASSIST.INPUT\r\nEventSel=F7H, UMask=04H, Precise X87 Floating poiint assists for invalid input value (Precise Event).\r\nSIMD_INT_64.PACKED_MPY\r\nEventSel=FDH, UMask=01H SIMD integer 64 bit packed multiply operations.\r\nSIMD_INT_64.PACKED_SHIFT\r\nEventSel=FDH, UMask=02H SIMD integer 64 bit shift operations.\r\nSIMD_INT_64.PACK\r\nEventSel=FDH, UMask=04H SIMD integer 64 bit pack operations.\r\nSIMD_INT_64.UNPACK\r\nEventSel=FDH, UMask=08H SIMD integer 64 bit unpack operations.\r\nSIMD_INT_64.PACKED_LOGICAL\r\nEventSel=FDH, UMask=10H SIMD integer 64 bit logical operations.\r\nSIMD_INT_64.PACKED_ARITH\r\nEventSel=FDH, UMask=20H SIMD integer 64 bit arithmetic operations.\r\nSIMD_INT_64.SHUFFLE_MOVE\r\nEventSel=FDH, UMask=40H SIMD integer 64 bit shuffle/move operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/415323a2-9371-4c0e-b9cb-dbc7869d3164.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0bc96a5e84e4f13744618d3277c3408b9c34360972e5f627c5b867d7baa7a0c1",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 389
      },
      {
        "segments": [
          {
            "segment_id": "ed04e256-a2a2-4dfd-ad23-39a4715b6369",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 192,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n191 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Westmere-EP-DP\r\nMicroarchitecture\r\nIntel 64 processors based on Intel® Microarchitecture code name Westmere support the performance\u0002monitoring events listed in the table below.\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF\r\nArchitectural, Fixed Reference cycles when thread is not halted (fixed counter).\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed Cycles when thread is not halted (fixed counter).\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed Instructions retired (fixed counter).\r\nLOAD_BLOCK.OVERLAP_STORE\r\nEventSel=03H, UMask=02H Loads that partially overlap an earlier store.\r\nSB_DRAIN.ANY\r\nEventSel=04H, UMask=07H All Store buffer stall cycles.\r\nMISALIGN_MEM_REF.STORE\r\nEventSel=05H, UMask=02H Misaligned store references.\r\nSTORE_BLOCKS.AT_RET\r\nEventSel=06H, UMask=04H Loads delayed with at-Retirement block code.\r\nSTORE_BLOCKS.L1D_BLOCK\r\nEventSel=06H, UMask=08H Cacheable loads delayed with L1D block code.\r\nPARTIAL_ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H False dependencies due to partial address aliasing.\r\nDTLB_LOAD_MISSES.ANY\r\nEventSel=08H, UMask=01H DTLB load misses.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=02H DTLB load miss page walks complete.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ed04e256-a2a2-4dfd-ad23-39a4715b6369.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1b7b36e482514ea059a4da4316914e9d1aa89717ae2d91b3922bb384ffc43114",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a0d446aa-e1ac-4200-bdcd-a645f359720c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 193,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n192 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.WALK_CYCLES\r\nEventSel=08H, UMask=04H DTLB load miss page walk cycles.\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=10H DTLB second level hit.\r\nDTLB_LOAD_MISSES.PDE_MISS\r\nEventSel=08H, UMask=20H DTLB load miss caused by low part of address.\r\nDTLB_LOAD_MISSES.LARGE_WALK_COMPLETED\r\nEventSel=08H, UMask=80H DTLB load miss large page walks.\r\nMEM_INST_RETIRED.LOADS\r\nEventSel=0BH, UMask=01H, Precise Instructions retired which contains a load (Precise Event).\r\nMEM_INST_RETIRED.STORES\r\nEventSel=0BH, UMask=02H, Precise Instructions retired which contains a store (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x0 ,\r\nPrecise\r\nMemory instructions retired above 0 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_1024\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x400 ,\r\nPrecise\r\nMemory instructions retired above 1024 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_128\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nMemory instructions retired above 128 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nMemory instructions retired above 16 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16384\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4000 ,\r\nPrecise\r\nMemory instructions retired above 16384 clocks (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a0d446aa-e1ac-4200-bdcd-a645f359720c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=21c22876ff13223be08053de0cc073a8a866f135a5e68d92887e3d2529f1f5f7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d7c208cd-4ce4-427a-87ea-daba7f33893a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 194,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n193 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_2048\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x800 ,\r\nPrecise\r\nMemory instructions retired above 2048 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_256\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nMemory instructions retired above 256 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nMemory instructions retired above 32 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32768\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8000 ,\r\nPrecise\r\nMemory instructions retired above 32768 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nMemory instructions retired above 4 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4096\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x1000 ,\r\nPrecise\r\nMemory instructions retired above 4096 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_512\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nMemory instructions retired above 512 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_64\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nMemory instructions retired above 64 clocks (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d7c208cd-4ce4-427a-87ea-daba7f33893a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ffe72dd55aad112b3fd96a88ce3006114954dfea049a50df39220b213d67a0d6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 469
      },
      {
        "segments": [
          {
            "segment_id": "a9505733-5f59-43f6-aa4a-7b0d7b1617e5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 195,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n194 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nMemory instructions retired above 8 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8192\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x2000 ,\r\nPrecise\r\nMemory instructions retired above 8192 clocks (Precise Event).\r\nMEM_STORE_RETIRED.DTLB_MISS\r\nEventSel=0CH, UMask=01H, Precise Retired stores that miss the DTLB (Precise Event).\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H Uops issued.\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops were issued on any thread.\r\nUOPS_ISSUED.CYCLES_ALL_THREADS\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nCMask=1 Cycles Uops were issued on either thread.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops were issued.\r\nUOPS_ISSUED.FUSED\r\nEventSel=0EH, UMask=02H Fused Uops issued.\r\nFP_COMP_OPS_EXE.X87\r\nEventSel=10H, UMask=01H Computational floating-point operations executed.\r\nFP_COMP_OPS_EXE.MMX\r\nEventSel=10H, UMask=02H MMX Uops.\r\nFP_COMP_OPS_EXE.SSE_FP\r\nEventSel=10H, UMask=04H SSE and SSE2 FP Uops.\r\nFP_COMP_OPS_EXE.SSE2_INTEGER\r\nEventSel=10H, UMask=08H SSE2 integer Uops.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a9505733-5f59-43f6-aa4a-7b0d7b1617e5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7d78de8d808e50a58da294cc43989a3610f5c2a55b9935092c1ed2fb302c2fa1",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e13a4f20-272a-41ca-bcad-63cdfd7a0237",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 196,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n195 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nFP_COMP_OPS_EXE.SSE_FP_PACKED\r\nEventSel=10H, UMask=10H SSE FP packed Uops.\r\nFP_COMP_OPS_EXE.SSE_FP_SCALAR\r\nEventSel=10H, UMask=20H SSE FP scalar Uops.\r\nFP_COMP_OPS_EXE.SSE_SINGLE_PRECISION\r\nEventSel=10H, UMask=40H SSE* FP single precision Uops.\r\nFP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION\r\nEventSel=10H, UMask=80H SSE* FP double precision Uops.\r\nSIMD_INT_128.PACKED_MPY\r\nEventSel=12H, UMask=01H 128 bit SIMD integer multiply operations.\r\nSIMD_INT_128.PACKED_SHIFT\r\nEventSel=12H, UMask=02H 128 bit SIMD integer shift operations.\r\nSIMD_INT_128.PACK\r\nEventSel=12H, UMask=04H 128 bit SIMD integer pack operations.\r\nSIMD_INT_128.UNPACK\r\nEventSel=12H, UMask=08H 128 bit SIMD integer unpack operations.\r\nSIMD_INT_128.PACKED_LOGICAL\r\nEventSel=12H, UMask=10H 128 bit SIMD integer logical operations.\r\nSIMD_INT_128.PACKED_ARITH\r\nEventSel=12H, UMask=20H 128 bit SIMD integer arithmetic operations.\r\nSIMD_INT_128.SHUFFLE_MOVE\r\nEventSel=12H, UMask=40H 128 bit SIMD integer shuffle/move operations.\r\nLOAD_DISPATCH.RS\r\nEventSel=13H, UMask=01H Loads dispatched that bypass the MOB.\r\nLOAD_DISPATCH.RS_DELAYED\r\nEventSel=13H, UMask=02H Loads dispatched from stage 305.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e13a4f20-272a-41ca-bcad-63cdfd7a0237.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2bf2c6d0bad21a391529d6e8768159ae56d6dd34a96c4cc7a149135c8b3b26d2",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bf811bb4-fcf6-4d3c-bb22-7e8433f60570",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 197,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n196 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nLOAD_DISPATCH.MOB\r\nEventSel=13H, UMask=04H Loads dispatched from the MOB.\r\nLOAD_DISPATCH.ANY\r\nEventSel=13H, UMask=07H All loads dispatched.\r\nARITH.CYCLES_DIV_BUSY\r\nEventSel=14H, UMask=01H Cycles the divider is busy.\r\nARITH.DIV\r\nEventSel=14H, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1 Divide Operations executed.\r\nARITH.MUL\r\nEventSel=14H, UMask=02H Multiply operations executed.\r\nINST_QUEUE_WRITES\r\nEventSel=17H, UMask=01H Instructions written to instruction queue.\r\nINST_DECODED.DEC0\r\nEventSel=18H, UMask=01H Instructions that must be decoded by decoder 0.\r\nTWO_UOP_INSTS_DECODED\r\nEventSel=19H, UMask=01H Two Uop instructions decoded.\r\nINST_QUEUE_WRITE_CYCLES\r\nEventSel=1EH, UMask=01H Cycles instructions are written to the instruction queue.\r\nLSD_OVERFLOW\r\nEventSel=20H, UMask=01H Loops that can't stream from the instruction queue.\r\nL2_RQSTS.LD_HIT\r\nEventSel=24H, UMask=01H L2 load hits.\r\nL2_RQSTS.LD_MISS\r\nEventSel=24H, UMask=02H L2 load misses.\r\nL2_RQSTS.LOADS\r\nEventSel=24H, UMask=03H L2 requests.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bf811bb4-fcf6-4d3c-bb22-7e8433f60570.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=185f7d91c96fc52ab1af7c2e02824635c9be97f4b63eda67137bedc5befb9de6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 427
      },
      {
        "segments": [
          {
            "segment_id": "7912bdbd-61cb-4cd5-977a-f40c726aed56",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 198,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n197 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=04H L2 RFO hits.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=08H L2 RFO misses.\r\nL2_RQSTS.RFOS\r\nEventSel=24H, UMask=0CH L2 RFO requests.\r\nL2_RQSTS.IFETCH_HIT\r\nEventSel=24H, UMask=10H L2 instruction fetch hits.\r\nL2_RQSTS.IFETCH_MISS\r\nEventSel=24H, UMask=20H L2 instruction fetch misses.\r\nL2_RQSTS.IFETCHES\r\nEventSel=24H, UMask=30H L2 instruction fetches.\r\nL2_RQSTS.PREFETCH_HIT\r\nEventSel=24H, UMask=40H L2 prefetch hits.\r\nL2_RQSTS.PREFETCH_MISS\r\nEventSel=24H, UMask=80H L2 prefetch misses.\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=AAH All L2 misses.\r\nL2_RQSTS.PREFETCHES\r\nEventSel=24H, UMask=C0H All L2 prefetches.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All L2 requests.\r\nL2_DATA_RQSTS.DEMAND.I_STATE\r\nEventSel=26H, UMask=01H L2 data demand loads in I state (misses).\r\nL2_DATA_RQSTS.DEMAND.S_STATE\r\nEventSel=26H, UMask=02H L2 data demand loads in S state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7912bdbd-61cb-4cd5-977a-f40c726aed56.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=537b2e926c4c5c2b77012d010cc6afecdf2bd3e6708cd698707832349f0a29df",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "475ca489-1951-4a66-8407-e3712214cb68",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 199,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n198 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nL2_DATA_RQSTS.DEMAND.E_STATE\r\nEventSel=26H, UMask=04H L2 data demand loads in E state.\r\nL2_DATA_RQSTS.DEMAND.M_STATE\r\nEventSel=26H, UMask=08H L2 data demand loads in M state.\r\nL2_DATA_RQSTS.DEMAND.MESI\r\nEventSel=26H, UMask=0FH L2 data demand requests.\r\nL2_DATA_RQSTS.PREFETCH.I_STATE\r\nEventSel=26H, UMask=10H L2 data prefetches in the I state (misses).\r\nL2_DATA_RQSTS.PREFETCH.S_STATE\r\nEventSel=26H, UMask=20H L2 data prefetches in the S state.\r\nL2_DATA_RQSTS.PREFETCH.E_STATE\r\nEventSel=26H, UMask=40H L2 data prefetches in E state.\r\nL2_DATA_RQSTS.PREFETCH.M_STATE\r\nEventSel=26H, UMask=80H L2 data prefetches in M state.\r\nL2_DATA_RQSTS.PREFETCH.MESI\r\nEventSel=26H, UMask=F0H All L2 data prefetches.\r\nL2_DATA_RQSTS.ANY\r\nEventSel=26H, UMask=FFH All L2 data requests.\r\nL2_WRITE.RFO.I_STATE\r\nEventSel=27H, UMask=01H L2 demand store RFOs in I state (misses).\r\nL2_WRITE.RFO.S_STATE\r\nEventSel=27H, UMask=02H L2 demand store RFOs in S state.\r\nL2_WRITE.RFO.M_STATE\r\nEventSel=27H, UMask=08H L2 demand store RFOs in M state.\r\nL2_WRITE.RFO.HIT\r\nEventSel=27H, UMask=0EH All L2 demand store RFOs that hit the cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/475ca489-1951-4a66-8407-e3712214cb68.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6ac6d742fbdf9ecb6c3e5bd926d7ce042d0bf39c00018a669e7f69868173705f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d8a91239-0192-4f19-b746-80d018a067f5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 200,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n199 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nL2_WRITE.RFO.MESI\r\nEventSel=27H, UMask=0FH All L2 demand store RFOs.\r\nL2_WRITE.LOCK.I_STATE\r\nEventSel=27H, UMask=10H L2 demand lock RFOs in I state (misses).\r\nL2_WRITE.LOCK.S_STATE\r\nEventSel=27H, UMask=20H L2 demand lock RFOs in S state.\r\nL2_WRITE.LOCK.E_STATE\r\nEventSel=27H, UMask=40H L2 demand lock RFOs in E state.\r\nL2_WRITE.LOCK.M_STATE\r\nEventSel=27H, UMask=80H L2 demand lock RFOs in M state.\r\nL2_WRITE.LOCK.HIT\r\nEventSel=27H, UMask=E0H All demand L2 lock RFOs that hit the cache.\r\nL2_WRITE.LOCK.MESI\r\nEventSel=27H, UMask=F0H All demand L2 lock RFOs.\r\nL1D_WB_L2.I_STATE\r\nEventSel=28H, UMask=01H L1 writebacks to L2 in I state (misses).\r\nL1D_WB_L2.S_STATE\r\nEventSel=28H, UMask=02H L1 writebacks to L2 in S state.\r\nL1D_WB_L2.E_STATE\r\nEventSel=28H, UMask=04H L1 writebacks to L2 in E state.\r\nL1D_WB_L2.M_STATE\r\nEventSel=28H, UMask=08H L1 writebacks to L2 in M state.\r\nL1D_WB_L2.MESI\r\nEventSel=28H, UMask=0FH All L1 writebacks to L2.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Longest latency cache miss.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d8a91239-0192-4f19-b746-80d018a067f5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=459b0832af206da2b52016296444dedc4a744ae12941c5471ab670f6294f72b8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 440
      },
      {
        "segments": [
          {
            "segment_id": "4972ed8b-6ba0-4a01-90b3-ee52f8251a8a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 201,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n200 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Longest latency cache reference.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural Cycles when thread is not halted (programmable counter).\r\nCPU_CLK_UNHALTED.TOTAL_CYCLES\r\nEventSel=3CH, UMask=00H, Invert=1,\r\nCMask=2, Architectural Total CPU cycles.\r\nCPU_CLK_UNHALTED.REF_P\r\nEventSel=3CH, UMask=01H, Architectural Reference base clock (133 Mhz) cycles when thread is not halted\r\n(programmable counter).\r\nDTLB_MISSES.ANY\r\nEventSel=49H, UMask=01H DTLB misses.\r\nDTLB_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=02H DTLB miss page walks.\r\nDTLB_MISSES.WALK_CYCLES\r\nEventSel=49H, UMask=04H DTLB miss page walk cycles.\r\nDTLB_MISSES.STLB_HIT\r\nEventSel=49H, UMask=10H DTLB first level misses but second level hit.\r\nDTLB_MISSES.PDE_MISS\r\nEventSel=49H, UMask=20H DTLB misses casued by low part of address.\r\nDTLB_MISSES.LARGE_WALK_COMPLETED\r\nEventSel=49H, UMask=80H DTLB miss large page walks.\r\nLOAD_HIT_PRE\r\nEventSel=4CH, UMask=01H Load operations conflicting with software prefetches.\r\nL1D_PREFETCH.REQUESTS\r\nEventSel=4EH, UMask=01H L1D hardware prefetch requests.\r\nL1D_PREFETCH.MISS\r\nEventSel=4EH, UMask=02H L1D hardware prefetch misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4972ed8b-6ba0-4a01-90b3-ee52f8251a8a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bdc11da88b0c104e6fcdf6ab58a17904729ef91c1a44a5d062c08b9cc35fd9c0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d8a064fe-d880-4b9e-b09e-44dce8c76af3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 202,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n201 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nL1D_PREFETCH.TRIGGERS\r\nEventSel=4EH, UMask=04H L1D hardware prefetch requests triggered.\r\nEPT.WALK_CYCLES\r\nEventSel=4FH, UMask=10H Extended Page Table walk cycles.\r\nL1D.REPL\r\nEventSel=51H, UMask=01H L1 data cache lines allocated.\r\nL1D.M_REPL\r\nEventSel=51H, UMask=02H L1D cache lines allocated in the M state.\r\nL1D.M_EVICT\r\nEventSel=51H, UMask=04H L1D cache lines replaced in M state.\r\nL1D.M_SNOOP_EVICT\r\nEventSel=51H, UMask=08H L1D snoop eviction of cache lines in M state.\r\nL1D_CACHE_PREFETCH_LOCK_FB_HIT\r\nEventSel=52H, UMask=01H L1D prefetch load lock accepted in fill buffer.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA\r\nEventSel=60H, UMask=01H Outstanding offcore demand data reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_DATA_NOT_EMPTY\r\nEventSel=60H, UMask=01H, CMask=1 Cycles offcore demand data read busy.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE\r\nEventSel=60H, UMask=02H Outstanding offcore demand code reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.READ_CODE_NOT_EMPTY\r\nEventSel=60H, UMask=02H, CMask=1 Cycles offcore demand code read busy.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO\r\nEventSel=60H, UMask=04H Outstanding offcore demand RFOs.\r\nOFFCORE_REQUESTS_OUTSTANDING.DEMAND.RFO_NOT_EMPTY\r\nEventSel=60H, UMask=04H, CMask=1 Cycles offcore demand RFOs busy.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d8a064fe-d880-4b9e-b09e-44dce8c76af3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0e28d6c318ae84f67d88f833c2ee1e9083e1f845103113cb50b9bf36caffab56",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "98491bcb-0b9b-417e-9096-2ebce54daf94",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 203,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n202 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS_OUTSTANDING.ANY.READ\r\nEventSel=60H, UMask=08H Outstanding offcore reads.\r\nOFFCORE_REQUESTS_OUTSTANDING.ANY.READ_NOT_EMPTY\r\nEventSel=60H, UMask=08H, CMask=1 Cycles offcore reads busy.\r\nCACHE_LOCK_CYCLES.L1D_L2\r\nEventSel=63H, UMask=01H Cycles L1D and L2 locked.\r\nCACHE_LOCK_CYCLES.L1D\r\nEventSel=63H, UMask=02H Cycles L1D locked.\r\nIO_TRANSACTIONS\r\nEventSel=6CH, UMask=01H I/O transactions.\r\nL1I.HITS\r\nEventSel=80H, UMask=01H L1I instruction fetch hits.\r\nL1I.MISSES\r\nEventSel=80H, UMask=02H L1I instruction fetch misses.\r\nL1I.READS\r\nEventSel=80H, UMask=03H L1I Instruction fetches.\r\nL1I.CYCLES_STALLED\r\nEventSel=80H, UMask=04H L1I instruction fetch stall cycles.\r\nLARGE_ITLB.HIT\r\nEventSel=82H, UMask=01H Large ITLB hit.\r\nITLB_MISSES.ANY\r\nEventSel=85H, UMask=01H ITLB miss.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=02H ITLB miss page walks.\r\nITLB_MISSES.WALK_CYCLES\r\nEventSel=85H, UMask=04H ITLB miss page walk cycles.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/98491bcb-0b9b-417e-9096-2ebce54daf94.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bccdab8b9b282a050416969cc1da9fe48ea3a55024726eb9983d04d103b0c374",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 428
      },
      {
        "segments": [
          {
            "segment_id": "8672605d-2ed0-4e31-ad43-2c0c4ac4fa99",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 204,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n203 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.LARGE_WALK_COMPLETED\r\nEventSel=85H, UMask=80H ITLB miss large page walks.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H Length Change Prefix stall cycles.\r\nILD_STALL.MRU\r\nEventSel=87H, UMask=02H Stall cycles due to BPU MRU bypass.\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Instruction Queue full stall cycles.\r\nILD_STALL.REGEN\r\nEventSel=87H, UMask=08H Regen stall cycles.\r\nILD_STALL.ANY\r\nEventSel=87H, UMask=0FH Any Instruction Length Decoder stall cycles.\r\nBR_INST_EXEC.COND\r\nEventSel=88H, UMask=01H Conditional branch instructions executed.\r\nBR_INST_EXEC.DIRECT\r\nEventSel=88H, UMask=02H Unconditional branches executed.\r\nBR_INST_EXEC.INDIRECT_NON_CALL\r\nEventSel=88H, UMask=04H Indirect non call branches executed.\r\nBR_INST_EXEC.NON_CALLS\r\nEventSel=88H, UMask=07H All non call branches executed.\r\nBR_INST_EXEC.RETURN_NEAR\r\nEventSel=88H, UMask=08H Indirect return branches executed.\r\nBR_INST_EXEC.DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=10H Unconditional call branches executed.\r\nBR_INST_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=20H Indirect call branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8672605d-2ed0-4e31-ad43-2c0c4ac4fa99.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=163c95fdb86c43f5f2455ebec338f19603f73459ffae7de3a543dd45ac263140",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ce06806d-5ea7-4b26-85eb-2da0e6c11a36",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 205,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n204 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.NEAR_CALLS\r\nEventSel=88H, UMask=30H Call branches executed.\r\nBR_INST_EXEC.TAKEN\r\nEventSel=88H, UMask=40H Taken branches executed.\r\nBR_INST_EXEC.ANY\r\nEventSel=88H, UMask=7FH Branch instructions executed.\r\nBR_MISP_EXEC.COND\r\nEventSel=89H, UMask=01H Mispredicted conditional branches executed.\r\nBR_MISP_EXEC.DIRECT\r\nEventSel=89H, UMask=02H Mispredicted unconditional branches executed.\r\nBR_MISP_EXEC.INDIRECT_NON_CALL\r\nEventSel=89H, UMask=04H Mispredicted indirect non call branches executed.\r\nBR_MISP_EXEC.NON_CALLS\r\nEventSel=89H, UMask=07H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.RETURN_NEAR\r\nEventSel=89H, UMask=08H Mispredicted return branches executed.\r\nBR_MISP_EXEC.DIRECT_NEAR_CALL\r\nEventSel=89H, UMask=10H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=20H Mispredicted indirect call branches executed.\r\nBR_MISP_EXEC.NEAR_CALLS\r\nEventSel=89H, UMask=30H Mispredicted call branches executed.\r\nBR_MISP_EXEC.TAKEN\r\nEventSel=89H, UMask=40H Mispredicted taken branches executed.\r\nBR_MISP_EXEC.ANY\r\nEventSel=89H, UMask=7FH Mispredicted branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ce06806d-5ea7-4b26-85eb-2da0e6c11a36.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0cf31197cdb84e4323889943620daf70f540561069238ef8a03a30f3f2630cff",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d3f0caec-8ce9-45f8-846a-f513004586a4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 206,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n205 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Resource related stall cycles.\r\nRESOURCE_STALLS.LOAD\r\nEventSel=A2H, UMask=02H Load buffer stall cycles.\r\nRESOURCE_STALLS.RS_FULL\r\nEventSel=A2H, UMask=04H Reservation Station full stall cycles.\r\nRESOURCE_STALLS.STORE\r\nEventSel=A2H, UMask=08H Store buffer stall cycles.\r\nRESOURCE_STALLS.ROB_FULL\r\nEventSel=A2H, UMask=10H ROB full stall cycles.\r\nRESOURCE_STALLS.FPCW\r\nEventSel=A2H, UMask=20H FPU control word write stall cycles.\r\nRESOURCE_STALLS.MXCSR\r\nEventSel=A2H, UMask=40H MXCSR rename stall cycles.\r\nRESOURCE_STALLS.OTHER\r\nEventSel=A2H, UMask=80H Other Resource related stall cycles.\r\nMACRO_INSTS.FUSIONS_DECODED\r\nEventSel=A6H, UMask=01H Macro-fused instructions decoded.\r\nBACLEAR_FORCE_IQ\r\nEventSel=A7H, UMask=01H Instruction queue forced BACLEAR.\r\nLSD.ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles when uops were delivered by the LSD.\r\nLSD.INACTIVE\r\nEventSel=A8H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no uops were delivered by the LSD.\r\nITLB_FLUSH\r\nEventSel=AEH, UMask=01H ITLB flushes.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d3f0caec-8ce9-45f8-846a-f513004586a4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1a55432b1c1c17d90322fd1245e9930c56a05310f295b3934b805f347ee39089",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 396
      },
      {
        "segments": [
          {
            "segment_id": "ba69afe2-2f8b-4b0a-995e-ff34d6d10323",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 207,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n206 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nOFFCORE_REQUESTS.DEMAND.READ_DATA\r\nEventSel=B0H, UMask=01H Offcore demand data read requests.\r\nOFFCORE_REQUESTS.DEMAND.READ_CODE\r\nEventSel=B0H, UMask=02H Offcore demand code read requests.\r\nOFFCORE_REQUESTS.DEMAND.RFO\r\nEventSel=B0H, UMask=04H Offcore demand RFO requests.\r\nOFFCORE_REQUESTS.ANY.READ\r\nEventSel=B0H, UMask=08H Offcore read requests.\r\nOFFCORE_REQUESTS.ANY.RFO\r\nEventSel=B0H, UMask=10H Offcore RFO requests.\r\nOFFCORE_REQUESTS.L1D_WRITEBACK\r\nEventSel=B0H, UMask=40H Offcore L1 data cache writebacks.\r\nOFFCORE_REQUESTS.ANY\r\nEventSel=B0H, UMask=80H All offcore requests.\r\nUOPS_EXECUTED.PORT0\r\nEventSel=B1H, UMask=01H Uops executed on port 0.\r\nUOPS_EXECUTED.PORT1\r\nEventSel=B1H, UMask=02H Uops executed on port 1.\r\nUOPS_EXECUTED.PORT2_CORE\r\nEventSel=B1H, UMask=04H, AnyThread=1 Uops executed on port 2 (core count).\r\nUOPS_EXECUTED.PORT3_CORE\r\nEventSel=B1H, UMask=08H, AnyThread=1 Uops executed on port 3 (core count).\r\nUOPS_EXECUTED.PORT4_CORE\r\nEventSel=B1H, UMask=10H, AnyThread=1 Uops executed on port 4 (core count).\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on ports 0-4 (core count).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ba69afe2-2f8b-4b0a-995e-ff34d6d10323.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1db48dff0e697d4d8f4e234b6ec0327d5ad56980333c854bd19d1b11f880b83b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "152ff059-630d-4924-bb65-f985200db680",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 208,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n207 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5\r\nEventSel=B1H, UMask=1FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on ports 0-4 (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on ports 0-4 (core count).\r\nUOPS_EXECUTED.PORT5\r\nEventSel=B1H, UMask=20H Uops executed on port 5.\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_COUNT\r\nEventSel=B1H, UMask=3FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on any port (core count).\r\nUOPS_EXECUTED.PORT015\r\nEventSel=B1H, UMask=40H Uops issued on ports 0, 1 or 5.\r\nUOPS_EXECUTED.PORT015_STALL_CYCLES\r\nEventSel=B1H, UMask=40H, Invert=1,\r\nCMask=1 Cycles no Uops issued on ports 0, 1 or 5.\r\nUOPS_EXECUTED.PORT234_CORE\r\nEventSel=B1H, UMask=80H, AnyThread=1 Uops issued on ports 2, 3 or 4.\r\nOFFCORE_REQUESTS_SQ_FULL\r\nEventSel=B2H, UMask=01H Offcore requests blocked due to Super Queue full.\r\nSNOOPQ_REQUESTS_OUTSTANDING.DATA\r\nEventSel=B3H, UMask=01H Outstanding snoop data requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.DATA_NOT_EMPTY\r\nEventSel=B3H, UMask=01H, CMask=1 Cycles snoop data requests queued.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/152ff059-630d-4924-bb65-f985200db680.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a0b34fe2e04490c2be5ba0b25217d28b86ce30f892ee3fece7959d3d11376481",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e5b971e5-0316-4317-be70-de63a98eb872",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 209,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n208 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nSNOOPQ_REQUESTS_OUTSTANDING.INVALIDATE\r\nEventSel=B3H, UMask=02H Outstanding snoop invalidate requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.INVALIDATE_NOT_EMPTY\r\nEventSel=B3H, UMask=02H, CMask=1 Cycles snoop invalidate requests queued.\r\nSNOOPQ_REQUESTS_OUTSTANDING.CODE\r\nEventSel=B3H, UMask=04H Outstanding snoop code requests.\r\nSNOOPQ_REQUESTS_OUTSTANDING.CODE_NOT_EMPTY\r\nEventSel=B3H, UMask=04H, CMask=1 Cycles snoop code requests queued.\r\nSNOOPQ_REQUESTS.DATA\r\nEventSel=B4H, UMask=01H Snoop data requests.\r\nSNOOPQ_REQUESTS.INVALIDATE\r\nEventSel=B4H, UMask=02H Snoop invalidate requests.\r\nSNOOPQ_REQUESTS.CODE\r\nEventSel=B4H, UMask=04H Snoop code requests.\r\nSNOOP_RESPONSE.HIT\r\nEventSel=B8H, UMask=01H Thread responded HIT to snoop.\r\nSNOOP_RESPONSE.HITE\r\nEventSel=B8H, UMask=02H Thread responded HITE to snoop.\r\nSNOOP_RESPONSE.HITM\r\nEventSel=B8H, UMask=04H Thread responded HITM to snoop.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=01H, Precise Instructions retired (Programmable counter and Precise Event).\r\nINST_RETIRED.TOTAL_CYCLES\r\nEventSel=C0H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles (Precise Event).\r\nINST_RETIRED.X87\r\nEventSel=C0H, UMask=02H, Precise Retired floating-point operations (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e5b971e5-0316-4317-be70-de63a98eb872.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=48c0144f595b693facb4d5e96f0929a6545f598b8989a63f790344a31148cdfd",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 461
      },
      {
        "segments": [
          {
            "segment_id": "45cfb909-383d-4c1e-b7e4-c5ca65ea8f0e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 210,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n209 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.MMX\r\nEventSel=C0H, UMask=04H, Precise Retired MMX instructions (Precise Event).\r\nUOPS_RETIRED.ACTIVE_CYCLES\r\nEventSel=C2H, UMask=01H, CMask=1,\r\nPrecise Cycles Uops are being retired.\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=01H, Precise Uops retired (Precise Event).\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1, Precise Cycles Uops are not retiring (Precise Event).\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles using precise uop retired event (Precise Event).\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise Retirement slots used (Precise Event).\r\nUOPS_RETIRED.MACRO_FUSED\r\nEventSel=C2H, UMask=04H, Precise Macro-fused Uops retired (Precise Event).\r\nMACHINE_CLEARS.CYCLES\r\nEventSel=C3H, UMask=01H Cycles machine clear asserted.\r\nMACHINE_CLEARS.MEM_ORDER\r\nEventSel=C3H, UMask=02H Execution pipeline restart due to Memory ordering conflicts.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H Self-Modifying Code detected.\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Retired conditional branch instructions (Precise Event).\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Retired near call instructions (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/45cfb909-383d-4c1e-b7e4-c5ca65ea8f0e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2ccfb7c780683692bb26f7440ac128eea57b199ef71d478117d313556b20f375",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "277eaee2-3ff4-4d14-af77-c81292d293c1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 211,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n210 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise Retired near call instructions Ring 3 only(Precise Event).\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=04H, Precise Retired branch instructions (Precise Event).\r\nBR_MISP_RETIRED.CONDITIONAL\r\nEventSel=C5H, UMask=01H, Precise Mispredicted conditional retired branches (Precise Event).\r\nBR_MISP_RETIRED.NEAR_CALL\r\nEventSel=C5H, UMask=02H, Precise Mispredicted near retired calls (Precise Event).\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=04H, Precise Mispredicted retired branch instructions (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_SINGLE\r\nEventSel=C7H, UMask=01H, Precise SIMD Packed-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H, Precise SIMD Scalar-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_DOUBLE\r\nEventSel=C7H, UMask=04H, Precise SIMD Packed-Double Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=08H, Precise SIMD Scalar-Double Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.VECTOR_INTEGER\r\nEventSel=C7H, UMask=10H, Precise SIMD Vector Integer Uops retired (Precise Event).\r\nITLB_MISS_RETIRED\r\nEventSel=C8H, UMask=20H, Precise Retired instructions that missed the ITLB (Precise Event).\r\nMEM_LOAD_RETIRED.L1D_HIT\r\nEventSel=CBH, UMask=01H, Precise Retired loads that hit the L1 data cache (Precise Event).\r\nMEM_LOAD_RETIRED.L2_HIT\r\nEventSel=CBH, UMask=02H, Precise Retired loads that hit the L2 cache (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/277eaee2-3ff4-4d14-af77-c81292d293c1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=40a24a75bd68206d5fe3108f81aa9f12655fda0220e2b3e647e47fa0defc4a50",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "add31a63-5702-481a-a74b-a4eb1925a1f5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 212,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n211 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_RETIRED.LLC_UNSHARED_HIT\r\nEventSel=CBH, UMask=04H, Precise Retired loads that hit valid versions in the LLC cache (Precise\r\nEvent).\r\nMEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM\r\nEventSel=CBH, UMask=08H, Precise Retired loads that hit sibling core's L2 in modified or unmodified\r\nstates (Precise Event).\r\nMEM_LOAD_RETIRED.LLC_MISS\r\nEventSel=CBH, UMask=10H, Precise Retired loads that miss the LLC cache (Precise Event).\r\nMEM_LOAD_RETIRED.HIT_LFB\r\nEventSel=CBH, UMask=40H, Precise Retired loads that miss L1D and hit an previously allocated LFB\r\n(Precise Event).\r\nMEM_LOAD_RETIRED.DTLB_MISS\r\nEventSel=CBH, UMask=80H, Precise Retired loads that miss the DTLB (Precise Event).\r\nFP_MMX_TRANS.TO_FP\r\nEventSel=CCH, UMask=01H Transitions from MMX to Floating Point instructions.\r\nFP_MMX_TRANS.TO_MMX\r\nEventSel=CCH, UMask=02H Transitions from Floating Point to MMX instructions.\r\nFP_MMX_TRANS.ANY\r\nEventSel=CCH, UMask=03H All Floating Point to and from MMX transitions.\r\nMACRO_INSTS.DECODED\r\nEventSel=D0H, UMask=01H Instructions decoded.\r\nUOPS_DECODED.STALL_CYCLES\r\nEventSel=D1H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops are decoded.\r\nUOPS_DECODED.MS_CYCLES_ACTIVE\r\nEventSel=D1H, UMask=02H, CMask=1 Uops decoded by Microcode Sequencer.\r\nUOPS_DECODED.ESP_FOLDING\r\nEventSel=D1H, UMask=04H Stack pointer instructions decoded.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/add31a63-5702-481a-a74b-a4eb1925a1f5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7e69ae1c0c65e558b67099eff05ec1a7c51fbe9f2055f51dde3642e7ff4cd326",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 499
      },
      {
        "segments": [
          {
            "segment_id": "e270fdc4-61f1-456c-bb61-ceac7c79a9f0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 213,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n212 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DECODED.ESP_SYNC\r\nEventSel=D1H, UMask=08H Stack pointer sync operations.\r\nRAT_STALLS.FLAGS\r\nEventSel=D2H, UMask=01H Flag stall cycles.\r\nRAT_STALLS.REGISTERS\r\nEventSel=D2H, UMask=02H Partial register stall cycles.\r\nRAT_STALLS.ROB_READ_PORT\r\nEventSel=D2H, UMask=04H ROB read port stalls cycles.\r\nRAT_STALLS.SCOREBOARD\r\nEventSel=D2H, UMask=08H Scoreboard stall cycles.\r\nRAT_STALLS.ANY\r\nEventSel=D2H, UMask=0FH All RAT stall cycles.\r\nSEG_RENAME_STALLS\r\nEventSel=D4H, UMask=01H Segment rename stall cycles.\r\nES_REG_RENAMES\r\nEventSel=D5H, UMask=01H ES segment renames.\r\nUOP_UNFUSION\r\nEventSel=DBH, UMask=01H Uop unfusions due to FP exceptions.\r\nBR_INST_DECODED\r\nEventSel=E0H, UMask=01H Branch instructions decoded.\r\nBPU_MISSED_CALL_RET\r\nEventSel=E5H, UMask=01H Branch prediction unit missed call or return.\r\nBACLEAR.CLEAR\r\nEventSel=E6H, UMask=01H BACLEAR asserted, regardless of cause .\r\nBACLEAR.BAD_TARGET\r\nEventSel=E6H, UMask=02H BACLEAR asserted with bad target address.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e270fdc4-61f1-456c-bb61-ceac7c79a9f0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=af99ced3487bf6396d5b5c85de2ed0b633071ccff94b5e784710f9afab9bc40c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "43025d66-e4ab-4cc8-96aa-7c74718f601f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 214,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n213 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nBPU_CLEARS.EARLY\r\nEventSel=E8H, UMask=01H Early Branch Prediciton Unit clears.\r\nBPU_CLEARS.LATE\r\nEventSel=E8H, UMask=02H Late Branch Prediction Unit clears.\r\nL2_TRANSACTIONS.LOAD\r\nEventSel=F0H, UMask=01H L2 Load transactions.\r\nL2_TRANSACTIONS.RFO\r\nEventSel=F0H, UMask=02H L2 RFO transactions.\r\nL2_TRANSACTIONS.IFETCH\r\nEventSel=F0H, UMask=04H L2 instruction fetch transactions.\r\nL2_TRANSACTIONS.PREFETCH\r\nEventSel=F0H, UMask=08H L2 prefetch transactions.\r\nL2_TRANSACTIONS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writeback to L2 transactions.\r\nL2_TRANSACTIONS.FILL\r\nEventSel=F0H, UMask=20H L2 fill transactions.\r\nL2_TRANSACTIONS.WB\r\nEventSel=F0H, UMask=40H L2 writeback to LLC transactions.\r\nL2_TRANSACTIONS.ANY\r\nEventSel=F0H, UMask=80H All L2 transactions.\r\nL2_LINES_IN.S_STATE\r\nEventSel=F1H, UMask=02H L2 lines allocated in the S state.\r\nL2_LINES_IN.E_STATE\r\nEventSel=F1H, UMask=04H L2 lines allocated in the E state.\r\nL2_LINES_IN.ANY\r\nEventSel=F1H, UMask=07H L2 lines alloacated.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/43025d66-e4ab-4cc8-96aa-7c74718f601f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=62d97687a0c7beb3eb6f14b4d9be80907c13ba8a2771d7a0a07553685449c04b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "57a362ef-c0c2-4367-8994-13b12b97a0bb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 215,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n214 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=01H L2 lines evicted by a demand request.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=02H L2 modified lines evicted by a demand request.\r\nL2_LINES_OUT.PREFETCH_CLEAN\r\nEventSel=F2H, UMask=04H L2 lines evicted by a prefetch request.\r\nL2_LINES_OUT.PREFETCH_DIRTY\r\nEventSel=F2H, UMask=08H L2 modified lines evicted by a prefetch request.\r\nL2_LINES_OUT.ANY\r\nEventSel=F2H, UMask=0FH L2 lines evicted.\r\nSQ_MISC.LRU_HINTS\r\nEventSel=F4H, UMask=04H Super Queue LRU hints sent to LLC.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Super Queue lock splits across a cache line.\r\nSQ_FULL_STALL_CYCLES\r\nEventSel=F6H, UMask=01H Super Queue full stall cycles.\r\nFP_ASSIST.ALL\r\nEventSel=F7H, UMask=01H, Precise X87 Floating point assists (Precise Event).\r\nFP_ASSIST.OUTPUT\r\nEventSel=F7H, UMask=02H, Precise X87 Floating point assists for invalid output value (Precise\r\nEvent).\r\nFP_ASSIST.INPUT\r\nEventSel=F7H, UMask=04H, Precise X87 Floating poiint assists for invalid input value (Precise Event).\r\nSIMD_INT_64.PACKED_MPY\r\nEventSel=FDH, UMask=01H SIMD integer 64 bit packed multiply operations.\r\nSIMD_INT_64.PACKED_SHIFT\r\nEventSel=FDH, UMask=02H SIMD integer 64 bit shift operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/57a362ef-c0c2-4367-8994-13b12b97a0bb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ebb4c776d7cb25cdafc09332d045fca1c96ed0dc84c4907b39cc12e571346374",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b5d691ff-1a4b-4b01-a242-0c45052a7801",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 216,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n215 Document Number:335279-001 Revision 1.0\r\nTable 10: Performance Events In the Processor Core for Processors Based on code name Westmere Intel®\r\nMicroarchitecture Code Name Westmere (06_25H, 06_2CH)\r\nEvent Name\r\nConfiguration Description\r\nSIMD_INT_64.PACK\r\nEventSel=FDH, UMask=04H SIMD integer 64 bit pack operations.\r\nSIMD_INT_64.UNPACK\r\nEventSel=FDH, UMask=08H SIMD integer 64 bit unpack operations.\r\nSIMD_INT_64.PACKED_LOGICAL\r\nEventSel=FDH, UMask=10H SIMD integer 64 bit logical operations.\r\nSIMD_INT_64.PACKED_ARITH\r\nEventSel=FDH, UMask=20H SIMD integer 64 bit arithmetic operations.\r\nSIMD_INT_64.SHUFFLE_MOVE\r\nEventSel=FDH, UMask=40H SIMD integer 64 bit shuffle/move operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b5d691ff-1a4b-4b01-a242-0c45052a7801.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=37c8b33116ebc168ecbbb839b7661fb5ea89d6eb772a329c4bd89d8bfb141fe7",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 507
      },
      {
        "segments": [
          {
            "segment_id": "359ea829-17dc-4472-8889-3be59efe3447",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 217,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n216 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Nehalem\r\nMicroarchitecture - Intel® Core™ i7 Processor Family and Intel®\r\nXeon®® Processor Family\r\nProcessors based on the Intel Microarchitecture code name Nehalem support the performance-monitoring\r\nevents listed in the table below. Intel Xeon® processors with CPUID signature of\r\nDisplayFamily_DisplayModel 06_2EH have a small number of events that are not supported in processors\r\nwith CPUID signature 06_1AH, 06_1EH, and 06_1FH. These events are noted in the comment column\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF\r\nArchitectural, Fixed Reference cycles when thread is not halted (fixed counter).\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed Cycles when thread is not halted (fixed counter).\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed Instructions retired (fixed counter).\r\nSB_DRAIN.ANY\r\nEventSel=04H, UMask=07H All Store buffer stall cycles.\r\nSTORE_BLOCKS.AT_RET\r\nEventSel=06H, UMask=04H Loads delayed with at-Retirement block code.\r\nSTORE_BLOCKS.L1D_BLOCK\r\nEventSel=06H, UMask=08H Cacheable loads delayed with L1D block code.\r\nPARTIAL_ADDRESS_ALIAS\r\nEventSel=07H, UMask=01H False dependencies due to partial address aliasing.\r\nDTLB_LOAD_MISSES.ANY\r\nEventSel=08H, UMask=01H DTLB load misses.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED\r\nEventSel=08H, UMask=02H DTLB load miss page walks complete.\r\nDTLB_LOAD_MISSES.STLB_HIT\r\nEventSel=08H, UMask=10H DTLB second level hit.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/359ea829-17dc-4472-8889-3be59efe3447.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d9c5e6fe7c5ad1d8e6582d6fbcade124bf4c0e1cc373f9e4c9c93b66c97244a5",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cfa6e931-9ee5-4c0d-8e92-0169a3b21ffd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 218,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n217 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nDTLB_LOAD_MISSES.PDE_MISS\r\nEventSel=08H, UMask=20H DTLB load miss caused by low part of address.\r\nMEM_INST_RETIRED.LOADS\r\nEventSel=0BH, UMask=01H, Precise Instructions retired which contains a load (Precise Event).\r\nMEM_INST_RETIRED.STORES\r\nEventSel=0BH, UMask=02H, Precise Instructions retired which contains a store (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_0\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x0 ,\r\nPrecise\r\nMemory instructions retired above 0 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_1024\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x400 ,\r\nPrecise\r\nMemory instructions retired above 1024 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_128\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x80 ,\r\nPrecise\r\nMemory instructions retired above 128 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x10 ,\r\nPrecise\r\nMemory instructions retired above 16 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_16384\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4000 ,\r\nPrecise\r\nMemory instructions retired above 16384 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_2048\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x800 ,\r\nPrecise\r\nMemory instructions retired above 2048 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_256\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x100 ,\r\nPrecise\r\nMemory instructions retired above 256 clocks (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/cfa6e931-9ee5-4c0d-8e92-0169a3b21ffd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5b476cea1018f489d517a7771ab5405d902a1b3a8d9657ea9829e7332369ab21",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 371
      },
      {
        "segments": [
          {
            "segment_id": "be010d62-62df-4a4a-8193-f6898880a218",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 219,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n218 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x20 ,\r\nPrecise\r\nMemory instructions retired above 32 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_32768\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8000 ,\r\nPrecise\r\nMemory instructions retired above 32768 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x4 ,\r\nPrecise\r\nMemory instructions retired above 4 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_4096\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x1000 ,\r\nPrecise\r\nMemory instructions retired above 4096 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_512\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x200 ,\r\nPrecise\r\nMemory instructions retired above 512 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_64\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x40 ,\r\nPrecise\r\nMemory instructions retired above 64 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x8 ,\r\nPrecise\r\nMemory instructions retired above 8 clocks (Precise Event).\r\nMEM_INST_RETIRED.LATENCY_ABOVE_THRESHOLD_8192\r\nEventSel=0BH, UMask=10H,\r\nMSR_PEBS_LD_LAT_THRESHOLD=0x2000 ,\r\nPrecise\r\nMemory instructions retired above 8192 clocks (Precise Event).\r\nMEM_STORE_RETIRED.DTLB_MISS\r\nEventSel=0CH, UMask=01H, Precise Retired stores that miss the DTLB (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/be010d62-62df-4a4a-8193-f6898880a218.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8c03547500c7126d7370569387cd8878a5f20f3c5c6c38a68f0646aa954f7443",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ed18bac9-d9d5-4f94-8aa5-491c5eb31235",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 220,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n219 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=01H Uops issued.\r\nUOPS_ISSUED.CORE_STALL_CYCLES\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops were issued on any thread.\r\nUOPS_ISSUED.CYCLES_ALL_THREADS\r\nEventSel=0EH, UMask=01H, AnyThread=1,\r\nCMask=1 Cycles Uops were issued on either thread.\r\nUOPS_ISSUED.STALL_CYCLES\r\nEventSel=0EH, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops were issued.\r\nUOPS_ISSUED.FUSED\r\nEventSel=0EH, UMask=02H Fused Uops issued.\r\nMEM_UNCORE_RETIRED.OTHER_CORE_L2_HITM\r\nEventSel=0FH, UMask=02H, Precise Load instructions retired that HIT modified data in sibling core\r\n(Precise Event).\r\nMEM_UNCORE_RETIRED.REMOTE_CACHE_LOCAL_HOME_HIT\r\nEventSel=0FH, UMask=08H, Precise Load instructions retired remote cache HIT data source (Precise\r\nEvent).\r\nMEM_UNCORE_RETIRED.REMOTE_DRAM\r\nEventSel=0FH, UMask=10H, Precise Load instructions retired remote DRAM and remote home\u0002remote cache HITM (Precise Event).\r\nMEM_UNCORE_RETIRED.LOCAL_DRAM\r\nEventSel=0FH, UMask=20H, Precise Load instructions retired with a data source of local DRAM or\r\nlocally homed remote hitm (Precise Event).\r\nMEM_UNCORE_RETIRED.UNCACHEABLE\r\nEventSel=0FH, UMask=80H, Precise Load instructions retired IO (Precise Event).\r\nFP_COMP_OPS_EXE.X87\r\nEventSel=10H, UMask=01H Computational floating-point operations executed.\r\nFP_COMP_OPS_EXE.MMX\r\nEventSel=10H, UMask=02H MMX Uops.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ed18bac9-d9d5-4f94-8aa5-491c5eb31235.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2aa4018c6bd8fb65e7bbe6900bfd8a47564b27b51614f9e1bf52d031aa0e52a6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "810b703b-6379-40dc-b0b9-6c4d47f28ab9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 221,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n220 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nFP_COMP_OPS_EXE.SSE_FP\r\nEventSel=10H, UMask=04H SSE and SSE2 FP Uops.\r\nFP_COMP_OPS_EXE.SSE2_INTEGER\r\nEventSel=10H, UMask=08H SSE2 integer Uops.\r\nFP_COMP_OPS_EXE.SSE_FP_PACKED\r\nEventSel=10H, UMask=10H SSE FP packed Uops.\r\nFP_COMP_OPS_EXE.SSE_FP_SCALAR\r\nEventSel=10H, UMask=20H SSE FP scalar Uops.\r\nFP_COMP_OPS_EXE.SSE_SINGLE_PRECISION\r\nEventSel=10H, UMask=40H SSE* FP single precision Uops.\r\nFP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION\r\nEventSel=10H, UMask=80H SSE* FP double precision Uops.\r\nSIMD_INT_128.PACKED_MPY\r\nEventSel=12H, UMask=01H 128 bit SIMD integer multiply operations.\r\nSIMD_INT_128.PACKED_SHIFT\r\nEventSel=12H, UMask=02H 128 bit SIMD integer shift operations.\r\nSIMD_INT_128.PACK\r\nEventSel=12H, UMask=04H 128 bit SIMD integer pack operations.\r\nSIMD_INT_128.UNPACK\r\nEventSel=12H, UMask=08H 128 bit SIMD integer unpack operations.\r\nSIMD_INT_128.PACKED_LOGICAL\r\nEventSel=12H, UMask=10H 128 bit SIMD integer logical operations.\r\nSIMD_INT_128.PACKED_ARITH\r\nEventSel=12H, UMask=20H 128 bit SIMD integer arithmetic operations.\r\nSIMD_INT_128.SHUFFLE_MOVE\r\nEventSel=12H, UMask=40H 128 bit SIMD integer shuffle/move operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/810b703b-6379-40dc-b0b9-6c4d47f28ab9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5af539be0b54393d94d3c4a962bd3c9d259360ce6de1abac7e56138dc2962d8f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 481
      },
      {
        "segments": [
          {
            "segment_id": "af9a4256-e4ce-40d4-94c5-1db51fd3d631",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 222,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n221 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nLOAD_DISPATCH.RS\r\nEventSel=13H, UMask=01H Loads dispatched that bypass the MOB.\r\nLOAD_DISPATCH.RS_DELAYED\r\nEventSel=13H, UMask=02H Loads dispatched from stage 305.\r\nLOAD_DISPATCH.MOB\r\nEventSel=13H, UMask=04H Loads dispatched from the MOB.\r\nLOAD_DISPATCH.ANY\r\nEventSel=13H, UMask=07H All loads dispatched.\r\nARITH.CYCLES_DIV_BUSY\r\nEventSel=14H, UMask=01H Cycles the divider is busy.\r\nARITH.DIV\r\nEventSel=14H, UMask=01H, EdgeDetect=1,\r\nInvert=1, CMask=1 Divide Operations executed.\r\nARITH.MUL\r\nEventSel=14H, UMask=02H Multiply operations executed.\r\nINST_QUEUE_WRITES\r\nEventSel=17H, UMask=01H Instructions written to instruction queue.\r\nINST_DECODED.DEC0\r\nEventSel=18H, UMask=01H Instructions that must be decoded by decoder 0.\r\nTWO_UOP_INSTS_DECODED\r\nEventSel=19H, UMask=01H Two Uop instructions decoded.\r\nINST_QUEUE_WRITE_CYCLES\r\nEventSel=1EH, UMask=01H Cycles instructions are written to the instruction queue.\r\nLSD_OVERFLOW\r\nEventSel=20H, UMask=01H Loops that can't stream from the instruction queue.\r\nL2_RQSTS.LD_HIT\r\nEventSel=24H, UMask=01H L2 load hits.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/af9a4256-e4ce-40d4-94c5-1db51fd3d631.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0c6f73da8bb7ba74ff96ea7101d73af4c08d1feb82a8ef8bccc28a0eb1d04708",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c074b4a8-5117-4acc-8fb6-07f9284051ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 223,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n222 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.LD_MISS\r\nEventSel=24H, UMask=02H L2 load misses.\r\nL2_RQSTS.LOADS\r\nEventSel=24H, UMask=03H L2 requests.\r\nL2_RQSTS.RFO_HIT\r\nEventSel=24H, UMask=04H L2 RFO hits.\r\nL2_RQSTS.RFO_MISS\r\nEventSel=24H, UMask=08H L2 RFO misses.\r\nL2_RQSTS.RFOS\r\nEventSel=24H, UMask=0CH L2 RFO requests.\r\nL2_RQSTS.IFETCH_HIT\r\nEventSel=24H, UMask=10H L2 instruction fetch hits.\r\nL2_RQSTS.IFETCH_MISS\r\nEventSel=24H, UMask=20H L2 instruction fetch misses.\r\nL2_RQSTS.IFETCHES\r\nEventSel=24H, UMask=30H L2 instruction fetches.\r\nL2_RQSTS.PREFETCH_HIT\r\nEventSel=24H, UMask=40H L2 prefetch hits.\r\nL2_RQSTS.PREFETCH_MISS\r\nEventSel=24H, UMask=80H L2 prefetch misses.\r\nL2_RQSTS.MISS\r\nEventSel=24H, UMask=AAH All L2 misses.\r\nL2_RQSTS.PREFETCHES\r\nEventSel=24H, UMask=C0H All L2 prefetches.\r\nL2_RQSTS.REFERENCES\r\nEventSel=24H, UMask=FFH All L2 requests.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c074b4a8-5117-4acc-8fb6-07f9284051ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0c8d5a93e2ea4559bf58dba441bb9d0d45926c3428ed1fa507d9494f9ecf7bbf",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "76922e69-8432-4907-806b-9e0cd354ca40",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 224,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n223 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL2_DATA_RQSTS.DEMAND.I_STATE\r\nEventSel=26H, UMask=01H L2 data demand loads in I state (misses).\r\nL2_DATA_RQSTS.DEMAND.S_STATE\r\nEventSel=26H, UMask=02H L2 data demand loads in S state.\r\nL2_DATA_RQSTS.DEMAND.E_STATE\r\nEventSel=26H, UMask=04H L2 data demand loads in E state.\r\nL2_DATA_RQSTS.DEMAND.M_STATE\r\nEventSel=26H, UMask=08H L2 data demand loads in M state.\r\nL2_DATA_RQSTS.DEMAND.MESI\r\nEventSel=26H, UMask=0FH L2 data demand requests.\r\nL2_DATA_RQSTS.PREFETCH.I_STATE\r\nEventSel=26H, UMask=10H L2 data prefetches in the I state (misses).\r\nL2_DATA_RQSTS.PREFETCH.S_STATE\r\nEventSel=26H, UMask=20H L2 data prefetches in the S state.\r\nL2_DATA_RQSTS.PREFETCH.E_STATE\r\nEventSel=26H, UMask=40H L2 data prefetches in E state.\r\nL2_DATA_RQSTS.PREFETCH.M_STATE\r\nEventSel=26H, UMask=80H L2 data prefetches in M state.\r\nL2_DATA_RQSTS.PREFETCH.MESI\r\nEventSel=26H, UMask=F0H All L2 data prefetches.\r\nL2_DATA_RQSTS.ANY\r\nEventSel=26H, UMask=FFH All L2 data requests.\r\nL2_WRITE.RFO.I_STATE\r\nEventSel=27H, UMask=01H L2 demand store RFOs in I state (misses).\r\nL2_WRITE.RFO.S_STATE\r\nEventSel=27H, UMask=02H L2 demand store RFOs in S state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/76922e69-8432-4907-806b-9e0cd354ca40.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=28963a45b01452d6232f1144853ec1c379ef6a4001cc237c0f8ced80d762ed51",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 423
      },
      {
        "segments": [
          {
            "segment_id": "d75a6102-fdff-419a-9961-36b059d9ba1e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 225,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n224 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL2_WRITE.RFO.M_STATE\r\nEventSel=27H, UMask=08H L2 demand store RFOs in M state.\r\nL2_WRITE.RFO.HIT\r\nEventSel=27H, UMask=0EH All L2 demand store RFOs that hit the cache.\r\nL2_WRITE.RFO.MESI\r\nEventSel=27H, UMask=0FH All L2 demand store RFOs.\r\nL2_WRITE.LOCK.I_STATE\r\nEventSel=27H, UMask=10H L2 demand lock RFOs in I state (misses).\r\nL2_WRITE.LOCK.S_STATE\r\nEventSel=27H, UMask=20H L2 demand lock RFOs in S state.\r\nL2_WRITE.LOCK.E_STATE\r\nEventSel=27H, UMask=40H L2 demand lock RFOs in E state.\r\nL2_WRITE.LOCK.M_STATE\r\nEventSel=27H, UMask=80H L2 demand lock RFOs in M state.\r\nL2_WRITE.LOCK.HIT\r\nEventSel=27H, UMask=E0H All demand L2 lock RFOs that hit the cache.\r\nL2_WRITE.LOCK.MESI\r\nEventSel=27H, UMask=F0H All demand L2 lock RFOs.\r\nL1D_WB_L2.I_STATE\r\nEventSel=28H, UMask=01H L1 writebacks to L2 in I state (misses).\r\nL1D_WB_L2.S_STATE\r\nEventSel=28H, UMask=02H L1 writebacks to L2 in S state.\r\nL1D_WB_L2.E_STATE\r\nEventSel=28H, UMask=04H L1 writebacks to L2 in E state.\r\nL1D_WB_L2.M_STATE\r\nEventSel=28H, UMask=08H L1 writebacks to L2 in M state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d75a6102-fdff-419a-9961-36b059d9ba1e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=314be63d42ea8f5fa97442dd0b9682e204f09110a1fa65798b7d1695e342906f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "047c575b-2181-4fc4-b82f-f22258094202",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 226,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n225 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL1D_WB_L2.MESI\r\nEventSel=28H, UMask=0FH All L1 writebacks to L2.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Longest latency cache miss.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Longest latency cache reference.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural Cycles when thread is not halted (programmable counter).\r\nCPU_CLK_UNHALTED.TOTAL_CYCLES\r\nEventSel=3CH, UMask=00H, Invert=1,\r\nCMask=2, Architectural Total CPU cycles.\r\nCPU_CLK_UNHALTED.REF_P\r\nEventSel=3CH, UMask=01H, Architectural Reference base clock (133 Mhz) cycles when thread is not halted\r\n(programmable counter).\r\nL1D_CACHE_LD.I_STATE\r\nEventSel=40H, UMask=01H L1 data cache read in I state (misses).\r\nL1D_CACHE_LD.S_STATE\r\nEventSel=40H, UMask=02H L1 data cache read in S state.\r\nL1D_CACHE_LD.E_STATE\r\nEventSel=40H, UMask=04H L1 data cache read in E state.\r\nL1D_CACHE_LD.M_STATE\r\nEventSel=40H, UMask=08H L1 data cache read in M state.\r\nL1D_CACHE_LD.MESI\r\nEventSel=40H, UMask=0FH L1 data cache reads.\r\nL1D_CACHE_ST.S_STATE\r\nEventSel=41H, UMask=02H L1 data cache stores in S state.\r\nL1D_CACHE_ST.E_STATE\r\nEventSel=41H, UMask=04H L1 data cache stores in E state.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/047c575b-2181-4fc4-b82f-f22258094202.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9235d7b2f2bf600da360a16a6a092127909854972523c1f62e42687c474ede4f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6416acef-e953-43bb-9f43-a0425afcda48",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 227,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n226 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL1D_CACHE_ST.M_STATE\r\nEventSel=41H, UMask=08H L1 data cache stores in M state.\r\nL1D_CACHE_LOCK.HIT\r\nEventSel=42H, UMask=01H L1 data cache load lock hits.\r\nL1D_CACHE_LOCK.S_STATE\r\nEventSel=42H, UMask=02H L1 data cache load locks in S state.\r\nL1D_CACHE_LOCK.E_STATE\r\nEventSel=42H, UMask=04H L1 data cache load locks in E state.\r\nL1D_CACHE_LOCK.M_STATE\r\nEventSel=42H, UMask=08H L1 data cache load locks in M state.\r\nL1D_ALL_REF.ANY\r\nEventSel=43H, UMask=01H All references to the L1 data cache.\r\nL1D_ALL_REF.CACHEABLE\r\nEventSel=43H, UMask=02H L1 data cacheable reads and writes.\r\nDTLB_MISSES.ANY\r\nEventSel=49H, UMask=01H DTLB misses.\r\nDTLB_MISSES.WALK_COMPLETED\r\nEventSel=49H, UMask=02H DTLB miss page walks.\r\nDTLB_MISSES.STLB_HIT\r\nEventSel=49H, UMask=10H DTLB first level misses but second level hit.\r\nLOAD_HIT_PRE\r\nEventSel=4CH, UMask=01H Load operations conflicting with software prefetches.\r\nL1D_PREFETCH.REQUESTS\r\nEventSel=4EH, UMask=01H L1D hardware prefetch requests.\r\nL1D_PREFETCH.MISS\r\nEventSel=4EH, UMask=02H L1D hardware prefetch misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/6416acef-e953-43bb-9f43-a0425afcda48.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fedc1fd5821201c9adecbda38926d63600529fb6fda56f72c70dc42486e3f4a4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 493
      },
      {
        "segments": [
          {
            "segment_id": "1f884871-bd52-41bc-9b7e-cdfdd560d064",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 228,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n227 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL1D_PREFETCH.TRIGGERS\r\nEventSel=4EH, UMask=04H L1D hardware prefetch requests triggered.\r\nL1D.REPL\r\nEventSel=51H, UMask=01H L1 data cache lines allocated.\r\nL1D.M_REPL\r\nEventSel=51H, UMask=02H L1D cache lines allocated in the M state.\r\nL1D.M_EVICT\r\nEventSel=51H, UMask=04H L1D cache lines replaced in M state.\r\nL1D.M_SNOOP_EVICT\r\nEventSel=51H, UMask=08H L1D snoop eviction of cache lines in M state.\r\nL1D_CACHE_PREFETCH_LOCK_FB_HIT\r\nEventSel=52H, UMask=01H L1D prefetch load lock accepted in fill buffer.\r\nL1D_CACHE_LOCK_FB_HIT\r\nEventSel=53H, UMask=01H L1D load lock accepted in fill buffer.\r\nCACHE_LOCK_CYCLES.L1D_L2\r\nEventSel=63H, UMask=01H Cycles L1D and L2 locked.\r\nCACHE_LOCK_CYCLES.L1D\r\nEventSel=63H, UMask=02H Cycles L1D locked.\r\nIO_TRANSACTIONS\r\nEventSel=6CH, UMask=01H I/O transactions.\r\nL1I.HITS\r\nEventSel=80H, UMask=01H L1I instruction fetch hits.\r\nL1I.MISSES\r\nEventSel=80H, UMask=02H L1I instruction fetch misses.\r\nL1I.READS\r\nEventSel=80H, UMask=03H L1I Instruction fetches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1f884871-bd52-41bc-9b7e-cdfdd560d064.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=83c6acabcc4a29a52828915a2dcf58f0945da840337d3a6745c350fdd9644273",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "688fccdf-f9d0-4784-974f-d01e9d4a5caa",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 229,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n228 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL1I.CYCLES_STALLED\r\nEventSel=80H, UMask=04H L1I instruction fetch stall cycles.\r\nLARGE_ITLB.HIT\r\nEventSel=82H, UMask=01H Large ITLB hit.\r\nITLB_MISSES.ANY\r\nEventSel=85H, UMask=01H ITLB miss.\r\nITLB_MISSES.WALK_COMPLETED\r\nEventSel=85H, UMask=02H ITLB miss page walks.\r\nILD_STALL.LCP\r\nEventSel=87H, UMask=01H Length Change Prefix stall cycles.\r\nILD_STALL.MRU\r\nEventSel=87H, UMask=02H Stall cycles due to BPU MRU bypass.\r\nILD_STALL.IQ_FULL\r\nEventSel=87H, UMask=04H Instruction Queue full stall cycles.\r\nILD_STALL.REGEN\r\nEventSel=87H, UMask=08H Regen stall cycles.\r\nILD_STALL.ANY\r\nEventSel=87H, UMask=0FH Any Instruction Length Decoder stall cycles.\r\nBR_INST_EXEC.COND\r\nEventSel=88H, UMask=01H Conditional branch instructions executed.\r\nBR_INST_EXEC.DIRECT\r\nEventSel=88H, UMask=02H Unconditional branches executed.\r\nBR_INST_EXEC.INDIRECT_NON_CALL\r\nEventSel=88H, UMask=04H Indirect non call branches executed.\r\nBR_INST_EXEC.NON_CALLS\r\nEventSel=88H, UMask=07H All non call branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/688fccdf-f9d0-4784-974f-d01e9d4a5caa.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e17d317c6d9011369bcaa9923eb9b1b627d32e6db5019761aae0083159154b8a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f2dcedda-a4b3-4382-9f39-a12fee4fae6a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 230,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n229 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_EXEC.RETURN_NEAR\r\nEventSel=88H, UMask=08H Indirect return branches executed.\r\nBR_INST_EXEC.DIRECT_NEAR_CALL\r\nEventSel=88H, UMask=10H Unconditional call branches executed.\r\nBR_INST_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=88H, UMask=20H Indirect call branches executed.\r\nBR_INST_EXEC.NEAR_CALLS\r\nEventSel=88H, UMask=30H Call branches executed.\r\nBR_INST_EXEC.TAKEN\r\nEventSel=88H, UMask=40H Taken branches executed.\r\nBR_INST_EXEC.ANY\r\nEventSel=88H, UMask=7FH Branch instructions executed.\r\nBR_MISP_EXEC.COND\r\nEventSel=89H, UMask=01H Mispredicted conditional branches executed.\r\nBR_MISP_EXEC.DIRECT\r\nEventSel=89H, UMask=02H Mispredicted unconditional branches executed.\r\nBR_MISP_EXEC.INDIRECT_NON_CALL\r\nEventSel=89H, UMask=04H Mispredicted indirect non call branches executed.\r\nBR_MISP_EXEC.NON_CALLS\r\nEventSel=89H, UMask=07H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.RETURN_NEAR\r\nEventSel=89H, UMask=08H Mispredicted return branches executed.\r\nBR_MISP_EXEC.DIRECT_NEAR_CALL\r\nEventSel=89H, UMask=10H Mispredicted non call branches executed.\r\nBR_MISP_EXEC.INDIRECT_NEAR_CALL\r\nEventSel=89H, UMask=20H Mispredicted indirect call branches executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f2dcedda-a4b3-4382-9f39-a12fee4fae6a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=673f9915933fe6f39e9765a9de54562b6b1c9af14abf17466c316e96cf6513ea",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 412
      },
      {
        "segments": [
          {
            "segment_id": "dd7ea00a-018d-4367-890b-2636a1462449",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 231,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n230 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_EXEC.NEAR_CALLS\r\nEventSel=89H, UMask=30H Mispredicted call branches executed.\r\nBR_MISP_EXEC.TAKEN\r\nEventSel=89H, UMask=40H Mispredicted taken branches executed.\r\nBR_MISP_EXEC.ANY\r\nEventSel=89H, UMask=7FH Mispredicted branches executed.\r\nRESOURCE_STALLS.ANY\r\nEventSel=A2H, UMask=01H Resource related stall cycles.\r\nRESOURCE_STALLS.LOAD\r\nEventSel=A2H, UMask=02H Load buffer stall cycles.\r\nRESOURCE_STALLS.RS_FULL\r\nEventSel=A2H, UMask=04H Reservation Station full stall cycles.\r\nRESOURCE_STALLS.STORE\r\nEventSel=A2H, UMask=08H Store buffer stall cycles.\r\nRESOURCE_STALLS.ROB_FULL\r\nEventSel=A2H, UMask=10H ROB full stall cycles.\r\nRESOURCE_STALLS.FPCW\r\nEventSel=A2H, UMask=20H FPU control word write stall cycles.\r\nRESOURCE_STALLS.MXCSR\r\nEventSel=A2H, UMask=40H MXCSR rename stall cycles.\r\nRESOURCE_STALLS.OTHER\r\nEventSel=A2H, UMask=80H Other Resource related stall cycles.\r\nMACRO_INSTS.FUSIONS_DECODED\r\nEventSel=A6H, UMask=01H Macro-fused instructions decoded.\r\nBACLEAR_FORCE_IQ\r\nEventSel=A7H, UMask=01H Instruction queue forced BACLEAR.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/dd7ea00a-018d-4367-890b-2636a1462449.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ce4ac5ca75642a9a4d602ceb9d6d4cb1cc8af7a17e20e83109490c93f994633a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "da5cb052-8152-4b1e-bfe3-06a79391c5dd",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 232,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n231 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nLSD.ACTIVE\r\nEventSel=A8H, UMask=01H, CMask=1 Cycles when uops were delivered by the LSD.\r\nLSD.INACTIVE\r\nEventSel=A8H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no uops were delivered by the LSD.\r\nITLB_FLUSH\r\nEventSel=AEH, UMask=01H ITLB flushes.\r\nOFFCORE_REQUESTS.L1D_WRITEBACK\r\nEventSel=B0H, UMask=40H Offcore L1 data cache writebacks.\r\nUOPS_EXECUTED.PORT0\r\nEventSel=B1H, UMask=01H Uops executed on port 0.\r\nUOPS_EXECUTED.PORT1\r\nEventSel=B1H, UMask=02H Uops executed on port 1.\r\nUOPS_EXECUTED.PORT2_CORE\r\nEventSel=B1H, UMask=04H, AnyThread=1 Uops executed on port 2 (core count).\r\nUOPS_EXECUTED.PORT3_CORE\r\nEventSel=B1H, UMask=08H, AnyThread=1 Uops executed on port 3 (core count).\r\nUOPS_EXECUTED.PORT4_CORE\r\nEventSel=B1H, UMask=10H, AnyThread=1 Uops executed on port 4 (core count).\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on ports 0-4 (core count).\r\nUOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5\r\nEventSel=B1H, UMask=1FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on ports 0-4 (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5\r\nEventSel=B1H, UMask=1FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on ports 0-4 (core count).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/da5cb052-8152-4b1e-bfe3-06a79391c5dd.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b5c5e68ec99b9147a752941e878b539db31867f72d8766017a801dd9e31f0529",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a0e250c0-d11e-4f05-a587-31816c119629",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 233,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n232 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_EXECUTED.PORT5\r\nEventSel=B1H, UMask=20H Uops executed on port 5.\r\nUOPS_EXECUTED.CORE_ACTIVE_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nCMask=1 Cycles Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_COUNT\r\nEventSel=B1H, UMask=3FH, EdgeDetect=1,\r\nAnyThread=1, Invert=1, CMask=1 Uops executed on any port (core count).\r\nUOPS_EXECUTED.CORE_STALL_CYCLES\r\nEventSel=B1H, UMask=3FH, AnyThread=1,\r\nInvert=1, CMask=1 Cycles no Uops issued on any port (core count).\r\nUOPS_EXECUTED.PORT015\r\nEventSel=B1H, UMask=40H Uops issued on ports 0, 1 or 5.\r\nUOPS_EXECUTED.PORT015_STALL_CYCLES\r\nEventSel=B1H, UMask=40H, Invert=1,\r\nCMask=1 Cycles no Uops issued on ports 0, 1 or 5.\r\nUOPS_EXECUTED.PORT234_CORE\r\nEventSel=B1H, UMask=80H, AnyThread=1 Uops issued on ports 2, 3 or 4.\r\nOFFCORE_REQUESTS_SQ_FULL\r\nEventSel=B2H, UMask=01H Offcore requests blocked due to Super Queue full.\r\nSNOOP_RESPONSE.HIT\r\nEventSel=B8H, UMask=01H Thread responded HIT to snoop.\r\nSNOOP_RESPONSE.HITE\r\nEventSel=B8H, UMask=02H Thread responded HITE to snoop.\r\nSNOOP_RESPONSE.HITM\r\nEventSel=B8H, UMask=04H Thread responded HITM to snoop.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=01H, Precise Instructions retired (Programmable counter and Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a0e250c0-d11e-4f05-a587-31816c119629.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5abbdfb96b6bedb710c801f1886888e4917499ea8c067186bc78f851000fc5aa",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 470
      },
      {
        "segments": [
          {
            "segment_id": "f747797e-f07e-4a12-a130-4ed6c89f9d65",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 234,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n233 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.TOTAL_CYCLES\r\nEventSel=C0H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles (Precise Event).\r\nINST_RETIRED.X87\r\nEventSel=C0H, UMask=02H, Precise Retired floating-point operations (Precise Event).\r\nINST_RETIRED.MMX\r\nEventSel=C0H, UMask=04H, Precise Retired MMX instructions (Precise Event).\r\nUOPS_RETIRED.ACTIVE_CYCLES\r\nEventSel=C2H, UMask=01H, CMask=1,\r\nPrecise Cycles Uops are being retired.\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=01H, Precise Uops retired (Precise Event).\r\nUOPS_RETIRED.STALL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=1, Precise Cycles Uops are not retiring (Precise Event).\r\nUOPS_RETIRED.TOTAL_CYCLES\r\nEventSel=C2H, UMask=01H, Invert=1,\r\nCMask=16, Precise Total cycles using precise uop retired event (Precise Event).\r\nUOPS_RETIRED.RETIRE_SLOTS\r\nEventSel=C2H, UMask=02H, Precise Retirement slots used (Precise Event).\r\nUOPS_RETIRED.MACRO_FUSED\r\nEventSel=C2H, UMask=04H, Precise Macro-fused Uops retired (Precise Event).\r\nMACHINE_CLEARS.CYCLES\r\nEventSel=C3H, UMask=01H Cycles machine clear asserted.\r\nMACHINE_CLEARS.MEM_ORDER\r\nEventSel=C3H, UMask=02H Execution pipeline restart due to Memory ordering conflicts.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=04H Self-Modifying Code detected.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f747797e-f07e-4a12-a130-4ed6c89f9d65.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=90333435e51d76a3e202718590d463d330f2c96d06e99c17b00e190d89f9e1c5",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ad530c2e-e9e8-4aa6-8786-1f632b830674",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 235,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n234 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.CONDITIONAL\r\nEventSel=C4H, UMask=01H, Precise Retired conditional branch instructions (Precise Event).\r\nBR_INST_RETIRED.NEAR_CALL\r\nEventSel=C4H, UMask=02H, Precise Retired near call instructions (Precise Event).\r\nBR_INST_RETIRED.NEAR_CALL_R3\r\nEventSel=C4H, UMask=02H, USR=1,OS=0,\r\nPrecise Retired near call instructions Ring 3 only(Precise Event).\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=04H, Precise Retired branch instructions (Precise Event).\r\nBR_MISP_RETIRED.NEAR_CALL\r\nEventSel=C5H, UMask=02H, Precise Mispredicted near retired calls (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_SINGLE\r\nEventSel=C7H, UMask=01H, Precise SIMD Packed-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H, Precise SIMD Scalar-Single Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.PACKED_DOUBLE\r\nEventSel=C7H, UMask=04H, Precise SIMD Packed-Double Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=08H, Precise SIMD Scalar-Double Uops retired (Precise Event).\r\nSSEX_UOPS_RETIRED.VECTOR_INTEGER\r\nEventSel=C7H, UMask=10H, Precise SIMD Vector Integer Uops retired (Precise Event).\r\nITLB_MISS_RETIRED\r\nEventSel=C8H, UMask=20H, Precise Retired instructions that missed the ITLB (Precise Event).\r\nMEM_LOAD_RETIRED.L1D_HIT\r\nEventSel=CBH, UMask=01H, Precise Retired loads that hit the L1 data cache (Precise Event).\r\nMEM_LOAD_RETIRED.L2_HIT\r\nEventSel=CBH, UMask=02H, Precise Retired loads that hit the L2 cache (Precise Event).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ad530c2e-e9e8-4aa6-8786-1f632b830674.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6597359760bcbcd30123938320abfca1888eb35e9e5d860d7aa18aba0a5c3b4b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "50e490e1-81b4-47bd-a57c-dde6ca402d86",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 236,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n235 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_RETIRED.LLC_UNSHARED_HIT\r\nEventSel=CBH, UMask=04H, Precise Retired loads that hit valid versions in the LLC cache (Precise\r\nEvent).\r\nMEM_LOAD_RETIRED.OTHER_CORE_L2_HIT_HITM\r\nEventSel=CBH, UMask=08H, Precise Retired loads that hit sibling core's L2 in modified or unmodified\r\nstates (Precise Event).\r\nMEM_LOAD_RETIRED.LLC_MISS\r\nEventSel=CBH, UMask=10H, Precise Retired loads that miss the LLC cache (Precise Event).\r\nMEM_LOAD_RETIRED.HIT_LFB\r\nEventSel=CBH, UMask=40H, Precise Retired loads that miss L1D and hit an previously allocated LFB\r\n(Precise Event).\r\nMEM_LOAD_RETIRED.DTLB_MISS\r\nEventSel=CBH, UMask=80H, Precise Retired loads that miss the DTLB (Precise Event).\r\nFP_MMX_TRANS.TO_FP\r\nEventSel=CCH, UMask=01H Transitions from MMX to Floating Point instructions.\r\nFP_MMX_TRANS.TO_MMX\r\nEventSel=CCH, UMask=02H Transitions from Floating Point to MMX instructions.\r\nFP_MMX_TRANS.ANY\r\nEventSel=CCH, UMask=03H All Floating Point to and from MMX transitions.\r\nMACRO_INSTS.DECODED\r\nEventSel=D0H, UMask=01H Instructions decoded.\r\nUOPS_DECODED.STALL_CYCLES\r\nEventSel=D1H, UMask=01H, Invert=1,\r\nCMask=1 Cycles no Uops are decoded.\r\nUOPS_DECODED.MS_CYCLES_ACTIVE\r\nEventSel=D1H, UMask=02H, CMask=1 Uops decoded by Microcode Sequencer.\r\nUOPS_DECODED.ESP_FOLDING\r\nEventSel=D1H, UMask=04H Stack pointer instructions decoded.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/50e490e1-81b4-47bd-a57c-dde6ca402d86.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d01c959f385b8cd453a40ab5dea4cafa1447e0370ba78d79c40eb32aef7b196f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 510
      },
      {
        "segments": [
          {
            "segment_id": "b2063f63-4604-4cf1-b832-d0d984d66e64",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 237,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n236 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nUOPS_DECODED.ESP_SYNC\r\nEventSel=D1H, UMask=08H Stack pointer sync operations.\r\nRAT_STALLS.FLAGS\r\nEventSel=D2H, UMask=01H Flag stall cycles.\r\nRAT_STALLS.REGISTERS\r\nEventSel=D2H, UMask=02H Partial register stall cycles.\r\nRAT_STALLS.ROB_READ_PORT\r\nEventSel=D2H, UMask=04H ROB read port stalls cycles.\r\nRAT_STALLS.SCOREBOARD\r\nEventSel=D2H, UMask=08H Scoreboard stall cycles.\r\nRAT_STALLS.ANY\r\nEventSel=D2H, UMask=0FH All RAT stall cycles.\r\nSEG_RENAME_STALLS\r\nEventSel=D4H, UMask=01H Segment rename stall cycles.\r\nES_REG_RENAMES\r\nEventSel=D5H, UMask=01H ES segment renames.\r\nUOP_UNFUSION\r\nEventSel=DBH, UMask=01H Uop unfusions due to FP exceptions.\r\nBR_INST_DECODED\r\nEventSel=E0H, UMask=01H Branch instructions decoded.\r\nBPU_MISSED_CALL_RET\r\nEventSel=E5H, UMask=01H Branch prediction unit missed call or return.\r\nBACLEAR.CLEAR\r\nEventSel=E6H, UMask=01H BACLEAR asserted, regardless of cause .\r\nBACLEAR.BAD_TARGET\r\nEventSel=E6H, UMask=02H BACLEAR asserted with bad target address.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b2063f63-4604-4cf1-b832-d0d984d66e64.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7a99bd69a6a0e8397e0a6b6820c64183a42db392fb60bb7a152b1253f2970e6c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7878a1e5-8b0d-4625-afdc-29be12cfb185",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 238,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n237 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nBPU_CLEARS.EARLY\r\nEventSel=E8H, UMask=01H Early Branch Prediciton Unit clears.\r\nBPU_CLEARS.LATE\r\nEventSel=E8H, UMask=02H Late Branch Prediction Unit clears.\r\nL2_TRANSACTIONS.LOAD\r\nEventSel=F0H, UMask=01H L2 Load transactions.\r\nL2_TRANSACTIONS.RFO\r\nEventSel=F0H, UMask=02H L2 RFO transactions.\r\nL2_TRANSACTIONS.IFETCH\r\nEventSel=F0H, UMask=04H L2 instruction fetch transactions.\r\nL2_TRANSACTIONS.PREFETCH\r\nEventSel=F0H, UMask=08H L2 prefetch transactions.\r\nL2_TRANSACTIONS.L1D_WB\r\nEventSel=F0H, UMask=10H L1D writeback to L2 transactions.\r\nL2_TRANSACTIONS.FILL\r\nEventSel=F0H, UMask=20H L2 fill transactions.\r\nL2_TRANSACTIONS.WB\r\nEventSel=F0H, UMask=40H L2 writeback to LLC transactions.\r\nL2_TRANSACTIONS.ANY\r\nEventSel=F0H, UMask=80H All L2 transactions.\r\nL2_LINES_IN.S_STATE\r\nEventSel=F1H, UMask=02H L2 lines allocated in the S state.\r\nL2_LINES_IN.E_STATE\r\nEventSel=F1H, UMask=04H L2 lines allocated in the E state.\r\nL2_LINES_IN.ANY\r\nEventSel=F1H, UMask=07H L2 lines alloacated.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7878a1e5-8b0d-4625-afdc-29be12cfb185.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3186c24cb7528685caa092a1720288158527b428f6185e29f9dd5f6630de5e6f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2de1a031-a0a8-4df8-b788-0fdacc1debed",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 239,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n238 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nL2_LINES_OUT.DEMAND_CLEAN\r\nEventSel=F2H, UMask=01H L2 lines evicted by a demand request.\r\nL2_LINES_OUT.DEMAND_DIRTY\r\nEventSel=F2H, UMask=02H L2 modified lines evicted by a demand request.\r\nL2_LINES_OUT.PREFETCH_CLEAN\r\nEventSel=F2H, UMask=04H L2 lines evicted by a prefetch request.\r\nL2_LINES_OUT.PREFETCH_DIRTY\r\nEventSel=F2H, UMask=08H L2 modified lines evicted by a prefetch request.\r\nL2_LINES_OUT.ANY\r\nEventSel=F2H, UMask=0FH L2 lines evicted.\r\nSQ_MISC.SPLIT_LOCK\r\nEventSel=F4H, UMask=10H Super Queue lock splits across a cache line.\r\nSQ_FULL_STALL_CYCLES\r\nEventSel=F6H, UMask=01H Super Queue full stall cycles.\r\nFP_ASSIST.ALL\r\nEventSel=F7H, UMask=01H, Precise X87 Floating point assists (Precise Event).\r\nFP_ASSIST.OUTPUT\r\nEventSel=F7H, UMask=02H, Precise X87 Floating point assists for invalid output value (Precise\r\nEvent).\r\nFP_ASSIST.INPUT\r\nEventSel=F7H, UMask=04H, Precise X87 Floating poiint assists for invalid input value (Precise Event).\r\nSIMD_INT_64.PACKED_MPY\r\nEventSel=FDH, UMask=01H SIMD integer 64 bit packed multiply operations.\r\nSIMD_INT_64.PACKED_SHIFT\r\nEventSel=FDH, UMask=02H SIMD integer 64 bit shift operations.\r\nSIMD_INT_64.PACK\r\nEventSel=FDH, UMask=04H SIMD integer 64 bit pack operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2de1a031-a0a8-4df8-b788-0fdacc1debed.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=45230dde819496648133c02934b3520221723d3a3e78298a3d2e755c3c42879c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 439
      },
      {
        "segments": [
          {
            "segment_id": "1211987b-aeac-45e1-a23d-079ba846e9da",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 240,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n239 Document Number:335279-001 Revision 1.0\r\nTable 11: Performance Events In the Processor Core for Nehalem Microarchitecture - Intel® Core™ i7 Processor and\r\nIntel® Xeon®® Processor 5500 Series (06_1AH, 06_1EH, 06_1FH, 06_2EH)\r\nEvent Name\r\nConfiguration Description\r\nSIMD_INT_64.UNPACK\r\nEventSel=FDH, UMask=08H SIMD integer 64 bit unpack operations.\r\nSIMD_INT_64.PACKED_LOGICAL\r\nEventSel=FDH, UMask=10H SIMD integer 64 bit logical operations.\r\nSIMD_INT_64.PACKED_ARITH\r\nEventSel=FDH, UMask=20H SIMD integer 64 bit arithmetic operations.\r\nSIMD_INT_64.SHUFFLE_MOVE\r\nEventSel=FDH, UMask=40H SIMD integer 64 bit shuffle/move operations.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1211987b-aeac-45e1-a23d-079ba846e9da.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=030f2e0696e7b806903992d83450e2b2fc61ee9d166a952fb6bd1b363cf1f54f",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bc4e0a64-7843-4500-bd6e-cbdda3748878",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 241,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n240 Document Number:335279-001 Revision 1.0\r\nPerformance monitoring Intel® Xeon® Phi™\r\nProcessors",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bc4e0a64-7843-4500-bd6e-cbdda3748878.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7dd0e17985553bb65fd0d06ebee756b72e54753247eb8fe152a9cdfa03f55e25",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "da99ee85-ea25-45a1-b4f6-5acad059fc1b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 242,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n241 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Knights Landing\r\nMicroarchitecture - Intel® Xeon® Phi™ Processor 3200, 5200,\r\n7200 Series\r\nIntel® Xeon® Phi™ processors 3200/5200/7200 series are based on the Knights Landing\r\nMicroarchitecture.Performance-monitoring events in the processor core are listed in the table below.\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions that retire. For\r\ninstructions that consist of multiple micro-ops, this event counts\r\nexactly once, as the last micro-op of the instruction retires. The\r\nevent continues counting while instructions retire, including\r\nduring interrupt service routines caused by hardware interrupts,\r\nfaults or traps.\r\nCPU_CLK_UNHALTED.THREAD\r\nArchitectural, Fixed\r\nThis event counts the number of core cycles while the thread is\r\nnot in a halt state. The thread enters the halt state when it is\r\nrunning the HLT instruction. This event is a component in many\r\nkey event ratios. The core frequency may change from time to\r\ntime due to transitions associated with Enhanced Intel\r\nSpeedStep Technology or TM2. For this reason this event may\r\nhave a changing ratio with regards to time. When the core\r\nfrequency is constant, this event can approximate elapsed time\r\nwhile the core was not in the halt state. It is counted on a\r\ndedicated fixed counter\r\n.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed Fixed Counter: Counts the number of unhalted reference clock\r\ncycles.\r\nRECYCLEQ.LD_BLOCK_ST_FORWARD\r\nEventSel=03H, UMask=01H, Precise Counts the number of occurrences a retired load gets blocked\r\nbecause its address partially overlaps with a store.\r\nRECYCLEQ.LD_BLOCK_STD_NOTREADY\r\nEventSel=03H, UMask=02H\r\nCounts the number of occurrences a retired load gets blocked\r\nbecause its address overlaps with a store whose data is not\r\nready.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/da99ee85-ea25-45a1-b4f6-5acad059fc1b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=55b061e4c1c9902a017946d4596c4b7298536ac6f61482466a24f6839d2fb569",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 373
      },
      {
        "segments": [
          {
            "segment_id": "c66aa9b7-3169-4e83-9409-c982693161cf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 243,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n242 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nRECYCLEQ.ST_SPLITS\r\nEventSel=03H, UMask=04H\r\nThis event counts the number of retired store that experienced\r\na cache line boundary split(Precise Event). Note that each spilt\r\nshould be counted only once.\r\nRECYCLEQ.LD_SPLITS\r\nEventSel=03H, UMask=08H, Precise Counts the number of occurrences a retired load that is a cache\r\nline split. Each split should be counted only once.\r\nRECYCLEQ.LOCK\r\nEventSel=03H, UMask=10H Counts all the retired locked loads. It does not include stores\r\nbecause we would double count if we count stores.\r\nRECYCLEQ.STA_FULL\r\nEventSel=03H, UMask=20H Counts the store micro-ops retired that were pushed in the\r\nrehad queue because the store address buffer is full.\r\nRECYCLEQ.ANY_LD\r\nEventSel=03H, UMask=40H Counts any retired load that was pushed into the recycle queue\r\nfor any reason.\r\nRECYCLEQ.ANY_ST\r\nEventSel=03H, UMask=80H Counts any retired store that was pushed into the recycle queue\r\nfor any reason.\r\nMEM_UOPS_RETIRED.L1_MISS_LOADS\r\nEventSel=04H, UMask=01H This event counts the number of load micro-ops retired that miss\r\nin L1 Data cache. Note that prefetch misses will not be counted. .\r\nMEM_UOPS_RETIRED.L2_HIT_LOADS\r\nEventSel=04H, UMask=02H, Precise Counts the number of load micro-ops retired that hit in the L2.\r\nMEM_UOPS_RETIRED.L2_MISS_LOADS\r\nEventSel=04H, UMask=04H, Precise Counts the number of load micro-ops retired that miss in the L2.\r\nMEM_UOPS_RETIRED.DTLB_MISS_LOADS\r\nEventSel=04H, UMask=08H, Precise Counts the number of load micro-ops retired that cause a DTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.UTLB_MISS_LOADS\r\nEventSel=04H, UMask=10H Counts the number of load micro-ops retired that caused micro\r\nTLB miss.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c66aa9b7-3169-4e83-9409-c982693161cf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=71042e34f5b40305517e081daae53f1cd646b65ba1b2b5930dafa09288bdc45d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8d21db06-dea0-4447-a4a3-3212cdb86fb4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 244,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n243 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.HITM\r\nEventSel=04H, UMask=20H, Precise Counts the loads retired that get the data from the other core in\r\nthe same tile in M state.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=04H, UMask=40H This event counts the number of load micro-ops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=04H, UMask=80H This event counts the number of store micro-ops retired.\r\nPAGE_WALKS.D_SIDE_WALKS\r\nEventSel=05H, UMask=01H, EdgeDetect=1\r\nCounts the total D-side page walks that are completed or\r\nstarted. The page walks started in the speculative path will also\r\nbe counted.\r\nPAGE_WALKS.D_SIDE_CYCLES\r\nEventSel=05H, UMask=01H\r\nCounts the total number of core cycles for all the D-side page\r\nwalks. The cycles for page walks started in speculative path will\r\nalso be included.\r\nPAGE_WALKS.I_SIDE_WALKS\r\nEventSel=05H, UMask=02H, EdgeDetect=1 Counts the total I-side page walks that are completed.\r\nPAGE_WALKS.I_SIDE_CYCLES\r\nEventSel=05H, UMask=02H This event counts every cycle when an I-side (walks due to an\r\ninstruction fetch) page walk is in progress. .\r\nPAGE_WALKS.WALKS\r\nEventSel=05H, UMask=03H, EdgeDetect=1 Counts the total page walks that are completed (I-side and D\u0002side).\r\nPAGE_WALKS.CYCLES\r\nEventSel=05H, UMask=03H This event counts every cycle when a data (D) page walk or\r\ninstruction (I) page walk is in progress.\r\nL2_REQUESTS.MISS\r\nEventSel=2EH, UMask=41H, Architectural Counts the number of L2 cache misses.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Counts the number of L2 cache misses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8d21db06-dea0-4447-a4a3-3212cdb86fb4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=08ce392d7b944a9bc75a168e99e1eb123d7c599472664e7cfb59eea3b01c4b5a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 472
      },
      {
        "segments": [
          {
            "segment_id": "2d3fd453-38ce-41d1-b0ae-4cda0ac708a5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 245,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n244 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nL2_REQUESTS.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Counts the total number of L2 cache references.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Counts the total number of L2 cache references.\r\nL2_REQUESTS_REJECT.ALL\r\nEventSel=30H, UMask=00H\r\nCounts the number of MEC requests from the L2Q that reference\r\na cache line (cacheable requests) excluding SW prefetches filling\r\nonly to L2 cache and L1 evictions (automatically excludes\r\nL2HWP, UC, WC) that were rejected - Multiple repeated rejects\r\nshould be counted multiple times.\r\nCORE_REJECT_L2Q.ALL\r\nEventSel=31H, UMask=00H\r\nCounts the number of MEC requests that were not accepted into\r\nthe L2Q because of any L2 queue reject condition. There is no\r\nconcept of at-ret here. It might include requests due to\r\ninstructions in the speculative path.\r\nCPU_CLK_UNHALTED.THREAD_P\r\nEventSel=3CH, UMask=00H, Architectural Counts the number of unhalted core clock cycles.\r\nCPU_CLK_UNHALTED.REF\r\nEventSel=3CH, UMask=01H, Architectural Counts the number of unhalted reference clock cycles.\r\nL2_PREFETCHER.ALLOC_XQ\r\nEventSel=3EH, UMask=04H Counts the number of L2HWP allocated into XQ GP.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H Counts all instruction fetches that hit the instruction cache.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nCounts all instruction fetches that miss the instruction cache or\r\nproduce memory requests. An instruction fetch miss is counted\r\nonly once and not once for every cycle it is outstanding.\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H Counts all instruction fetches, including uncacheable fetches.\r\nFETCH_STALL.ICACHE_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=04H\r\nThis event counts the number of core cycles the fetch stalls\r\nbecause of an icache miss. This is a cumulative count of cycles\r\nthe NIP stalled for all icache misses. .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2d3fd453-38ce-41d1-b0ae-4cda0ac708a5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a46c9022dcbbcd1e02954a52f81830b60878a374e5ff218bb0d8525fff2f8cdc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 263
      },
      {
        "segments": [
          {
            "segment_id": "0997210c-ada9-48da-ada8-877f0e453a86",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 246,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n245 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural Counts the total number of instructions retired.\r\nUOPS_RETIRED.MS\r\nEventSel=C2H, UMask=01H This event counts the number of micro-ops retired that were\r\nsupplied from MSROM.\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=10H\r\nThis event counts the number of micro-ops (uops) retired. The\r\nprocessor decodes complex macro instructions into a sequence\r\nof simpler uops. Most instructions are composed of one or two\r\nuops. Some instructions are decoded into longer sequences such\r\nas repeat instructions, floating point transcendental instructions,\r\nand assists. .\r\nUOPS_RETIRED.SCALAR_SIMD\r\nEventSel=C2H, UMask=20H\r\nThis event is defined at the micro-op level and not instruction\r\nlevel. Most instructions are implemented with one micro-op but\r\nnot all.\r\nUOPS_RETIRED.PACKED_SIMD\r\nEventSel=C2H, UMask=40H\r\nThe length of the packed operation (128bits, 256bits or 512bits)\r\nis not taken into account when updating the counter; all count\r\nthe same (+1).\r\nMask (k) registers are ignored. For example: a micro-op operating\r\nwith a mask that only enables one element or even zero\r\nelements will still trigger this counter (+1)\r\nThis event is defined at the micro-op level and not instruction\r\nlevel. Most instructions are implemented with one micro-op but\r\nnot all.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H\r\nCounts the number of times that the machine clears due to\r\nprogram modifying data within 1K of a recently fetched code\r\npage.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H Counts the number of times the machine clears due to memory\r\nordering hazards.\r\nMACHINE_CLEARS.FP_ASSIST\r\nEventSel=C3H, UMask=04H This event counts the number of times that the pipeline stalled\r\ndue to FP operations needing assists.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0997210c-ada9-48da-ada8-877f0e453a86.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=37c1a2cb8e817aa9369b0344d19d1b36512bbc96d10251d328642b2b1277867d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "92de1672-b093-4f45-a65b-5f6acf1ea86b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 247,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n246 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.ALL\r\nEventSel=C3H, UMask=08H Counts all machine clears.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise Counts the number of branch instructions retired.\r\nBR_INST_RETIRED.JCC\r\nEventSel=C4H, UMask=7EH, Precise Counts the number of branch instructions retired that were\r\nconditional jumps.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=BFH, Precise Counts the number of far branch instructions retired.\r\nBR_INST_RETIRED.NON_RETURN_IND\r\nEventSel=C4H, UMask=EBH, Precise Counts the number of branch instructions retired that were near\r\nindirect CALL or near indirect JMP.\r\nBR_INST_RETIRED.RETURN\r\nEventSel=C4H, UMask=F7H, Precise Counts the number of near RET branch instructions retired.\r\nBR_INST_RETIRED.CALL\r\nEventSel=C4H, UMask=F9H, Precise Counts the number of near CALL branch instructions retired.\r\nBR_INST_RETIRED.IND_CALL\r\nEventSel=C4H, UMask=FBH, Precise Counts the number of near indirect CALL branch instructions\r\nretired.\r\nBR_INST_RETIRED.REL_CALL\r\nEventSel=C4H, UMask=FDH, Precise Counts the number of near relative CALL branch instructions\r\nretired.\r\nBR_INST_RETIRED.TAKEN_JCC\r\nEventSel=C4H, UMask=FEH, Precise Counts the number of branch instructions retired that were\r\ntaken conditional jumps.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise Counts the number of mispredicted branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/92de1672-b093-4f45-a65b-5f6acf1ea86b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0d363b5145e0d244348a60e1a065dee90ec8d0317a331d93ddffa6a8d930b3ab",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 442
      },
      {
        "segments": [
          {
            "segment_id": "28bcc120-7864-433f-acf1-c5f31a828157",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 248,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n247 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.JCC\r\nEventSel=C5H, UMask=7EH, Precise Counts the number of mispredicted branch instructions retired\r\nthat were conditional jumps.\r\nBR_MISP_RETIRED.FAR_BRANCH\r\nEventSel=C5H, UMask=BFH, Precise Counts the number of mispredicted far branch instructions\r\nretired.\r\nBR_MISP_RETIRED.NON_RETURN_IND\r\nEventSel=C5H, UMask=EBH, Precise Counts the number of mispredicted branch instructions retired\r\nthat were near indirect CALL or near indirect JMP.\r\nBR_MISP_RETIRED.RETURN\r\nEventSel=C5H, UMask=F7H, Precise Counts the number of mispredicted near RET branch instructions\r\nretired.\r\nBR_MISP_RETIRED.CALL\r\nEventSel=C5H, UMask=F9H, Precise Counts the number of mispredicted near CALL branch\r\ninstructions retired.\r\nBR_MISP_RETIRED.IND_CALL\r\nEventSel=C5H, UMask=FBH, Precise Counts the number of mispredicted near indirect CALL branch\r\ninstructions retired.\r\nBR_MISP_RETIRED.REL_CALL\r\nEventSel=C5H, UMask=FDH, Precise Counts the number of mispredicted near relative CALL branch\r\ninstructions retired.\r\nBR_MISP_RETIRED.TAKEN_JCC\r\nEventSel=C5H, UMask=FEH, Precise Counts the number of mispredicted branch instructions retired\r\nthat were taken conditional jumps.\r\nNO_ALLOC_CYCLES.ROB_FULL\r\nEventSel=CAH, UMask=01H Counts the number of core cycles when no micro-ops are\r\nallocated and the ROB is full.\r\nNO_ALLOC_CYCLES.MISPREDICTS\r\nEventSel=CAH, UMask=04H\r\nThis event counts the number of core cycles when no uops are\r\nallocated and the alloc pipe is stalled waiting for a mispredicted\r\nbranch to retire.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/28bcc120-7864-433f-acf1-c5f31a828157.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6d2779ecc229bc1cea1e15afceb7ee6003fbcf0b1f820a4ec714a36553ad301a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cedfd9ec-a8ee-4740-8aa3-8d18a0aa615b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 249,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n248 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nNO_ALLOC_CYCLES.RAT_STALL\r\nEventSel=CAH, UMask=20H\r\nCounts the number of core cycles when no micro-ops are\r\nallocated and a RATstall (caused by reservation station full) is\r\nasserted. .\r\nNO_ALLOC_CYCLES.ALL\r\nEventSel=CAH, UMask=7FH Counts the total number of core cycles when no micro-ops are\r\nallocated for any reason.\r\nNO_ALLOC_CYCLES.NOT_DELIVERED\r\nEventSel=CAH, UMask=90H\r\nThis event counts the number of core cycles when no uops are\r\nallocated, the instruction queue is empty and the alloc pipe is\r\nstalled waiting for instructions to be fetched.\r\nRS_FULL_STALL.MEC\r\nEventSel=CBH, UMask=01H Counts the number of core cycles when allocation pipeline is\r\nstalled and is waiting for a free MEC reservation station entry.\r\nRS_FULL_STALL.ALL\r\nEventSel=CBH, UMask=1FH Counts the total number of core cycles allocation pipeline is\r\nstalled when any one of the reservation stations is full.\r\nCYCLES_DIV_BUSY.ALL\r\nEventSel=CDH, UMask=01H\r\nThis event counts cycles when the divider is busy. More\r\nspecifically cycles when the divide unit is unable to accept a new\r\ndivide uop because it is busy processing a previously dispatched\r\nuop. The cycles will be counted irrespective of whether or not\r\nanother divide uop is waiting to enter the divide unit (from the\r\nRS). This event counts integer divides, x87 divides, divss, divsd,\r\nsqrtss, sqrtsd event and does not count vector divides.\r\nBACLEARS.ALL\r\nEventSel=E6H, UMask=01H\r\nCounts the number of times the front end resteers for any\r\nbranch as a result of another branch handling mechanism in the\r\nfront end.\r\nBACLEARS.RETURN\r\nEventSel=E6H, UMask=08H\r\nCounts the number of times the front end resteers for RET\r\nbranches as a result of another branch handling mechanism in\r\nthe front end.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/cedfd9ec-a8ee-4740-8aa3-8d18a0aa615b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=29c34085bf04bf8c5f943db5e5ed7a6969448f62c80ce37520eb0eea0eb12d39",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 479
      },
      {
        "segments": [
          {
            "segment_id": "60bcaec1-c4fe-4da1-8265-d4dec18f458c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 250,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n249 Document Number:335279-001 Revision 1.0\r\nTable 12: Performance Events of the Processor Core Supported by Knights Landing Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.COND\r\nEventSel=E6H, UMask=10H\r\nCounts the number of times the front end resteers for\r\nconditional branches as a result of another branch handling\r\nmechanism in the front end.\r\nMS_DECODED.MS_ENTRY\r\nEventSel=E7H, UMask=01H Counts the number of times the MSROM starts a flow of uops.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/60bcaec1-c4fe-4da1-8265-d4dec18f458c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=53ef336f60d7205f191b1588dbb32ffbf4894f5a9fec38576cf6afd5e22f9bd9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0b2160ab-a755-418a-bccd-bd6e10a23d34",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 251,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n250 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Knights Corner\r\nMicroarchitecture\r\nIntel® Microarchitecture code named Knights Corner are based on the Knights Corner\r\nMicroarchitecture.Performance-monitoring events in the processor core are listed in the table below.\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nDATA_READ\r\nEventSel=00H, UMask=00H, AnyThread=1\r\nNumber of memory data reads which hit the internal data cache\r\n(L1). Cache accesses resulting from prefetch instructions are\r\nincluded.\r\nVPU_DATA_READ\r\nEventSel=00H, UMask=20H, AnyThread=1\r\nNumber of read transactions that were issued. In general each\r\nread transaction will read 1 64B cacheline. If there are alignment\r\nissues, then reads against multiple cache lines will each be\r\ncounted individually.\r\nDATA_WRITE\r\nEventSel=01H, UMask=00H, AnyThread=1 Number of memory data writes which hit the internal data cache\r\n(L1).\r\nVPU_DATA_WRITE\r\nEventSel=01H, UMask=20H, AnyThread=1\r\nNumber of write transactions that were issued. In general each\r\nwrite transaction will write 1 64B cacheline. If there are\r\nalignment issues, then write against multiple cache lines will each\r\nbe counted individually.\r\nDATA_PAGE_WALK\r\nEventSel=02H, UMask=00H, AnyThread=1\r\nCounts misses in the L1 TLB, at the hardware thread level. TLB\r\nMisses could have been caused by either demand data loads and\r\nstores or data prefetches.\r\nDATA_READ_MISS\r\nEventSel=03H, UMask=00H, AnyThread=1\r\nNumber of memory read accesses that miss the internal data\r\ncache whether or not the access is cacheable or noncacheable.\r\nCache accesses resulting from prefetch instructions are included.\r\nVPU_DATA_READ_MISS\r\nEventSel=03H, UMask=20H, AnyThread=1 VPU L1 data cache readmiss. Counts the number of occurrences.\r\nDATA_WRITE_MISS\r\nEventSel=04H, UMask=00H, AnyThread=1 Number of memory write accesses that miss the internal data\r\ncache whether or not the access is cacheable or noncacheable.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0b2160ab-a755-418a-bccd-bd6e10a23d34.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=53bdcd54477d30d506bd0d2c48318967a9a91f2715db3a7bd3f1f81aaeb5db84",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 341
      },
      {
        "segments": [
          {
            "segment_id": "c966a495-5aff-4175-ab4f-921b50bfd403",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 252,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n251 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nVPU_DATA_WRITE_MISS\r\nEventSel=04H, UMask=20H, AnyThread=1 VPU L1 data cache write miss. Counts the number of\r\noccurrences.\r\nVPU_STALL_REG\r\nEventSel=05H, UMask=20H, AnyThread=1 VPU stall on Register Dependency. Counts the number of\r\noccurrences. Dependencies will include RAW, WAW, WAR.\r\nDATA_CACHE_LINES_WRITTEN_BACK\r\nEventSel=06H, UMask=00H, AnyThread=1 Number of dirty lines (all) that are written back, regardless of the\r\ncause.\r\nMEMORY_ACCESSES_IN_BOTH_PIPES\r\nEventSel=09H, UMask=00H, AnyThread=1 Number of data memory reads or writes that are paired in both\r\npipes of the pipeline.\r\nBANK_CONFLICTS\r\nEventSel=0AH, UMask=00H, AnyThread=1 Number of actual bank conflicts.\r\nCODE_READ\r\nEventSel=0CH, UMask=00H, AnyThread=1 Number of instruction reads; whether the read is cacheable or\r\nnoncacheable.\r\nL1_DATA_PF1\r\nEventSel=11H, UMask=00H, AnyThread=1\r\nCounts software prefetches that are intended for the local L1\r\ncache. May include both L1 and L2 prefetches. This event counts\r\nat the hardware thread level.\r\nBRANCHES\r\nEventSel=12H, UMask=00H, AnyThread=1\r\nNumber of taken and not taken branches, including: conditional\r\nbranches, jumps, calls, returns, software interrupts, and interrupt\r\nreturns.\r\nPIPELINE_FLUSHES\r\nEventSel=15H, UMask=00H, AnyThread=1 Number of pipeline flushes that occur.\r\nINSTRUCTIONS_EXECUTED\r\nEventSel=16H, UMask=00H, AnyThread=1\r\nCounts the number of instructions executed by a hardware\r\nthread. This event includes INSTRUCTIONS_EXECUTED_V_PIPE\r\nand VPU_INSTRUCTIONS_EXECUTED.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c966a495-5aff-4175-ab4f-921b50bfd403.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cc65d1aa575bc67c583d73c98fa6eda45b6ccf3dc5823ceebe8244bdda551a86",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 204
      },
      {
        "segments": [
          {
            "segment_id": "e6b9e1d2-4127-48a7-a9a1-aa2ba0f78420",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 253,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n252 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nVPU_INSTRUCTIONS_EXECUTED\r\nEventSel=16H, UMask=20H, AnyThread=1 Counts the number of VPU instructions executed by a hardware\r\nthread. This event is a subset of INSTRUCTIONS_EXECUTED.\r\nINSTRUCTIONS_EXECUTED_V_PIPE\r\nEventSel=17H, UMask=00H, AnyThread=1\r\nCounts the number of instructions executed on the alternate\r\npipeline, called the V-pipe. Two instructions can be executed\r\nevery clock cycle, one on the U-pipe, and one on the V-pipe. The\r\nV-pipe cannot execute all instruction types, and will execute\r\ninstructions only when pairing rules are met. This event can be\r\nused to see the extent of instruction pairing on a workload. It is\r\nincluded in INSTRUCTIONS_EXECUTED. It counts at the hardware\r\nthread level.\r\nVPU_INSTRUCTIONS_EXECUTED_V_PIPE\r\nEventSel=17H, UMask=20H, AnyThread=1 Counts the number of VPU instructions that paired and executed\r\nin the v-pipe.\r\nVPU_ELEMENTS_ACTIVE\r\nEventSel=18H, UMask=20H, AnyThread=1\r\nIncrements by 1 for every element to which an executed VPU\r\ninstruction applies. For example, if a VPU instruction executes\r\nwith a mask register containing 1, it applies to only one element\r\nand so this event increments by 1. If a VPU instruction executes\r\nwith a mask register containing 0xFF, this event is incremented\r\nby 8. Counts at the hardware thread level.\r\nL1_DATA_PF1_MISS\r\nEventSel=1CH, UMask=00H, AnyThread=1\r\nCounts software prefetches that missed the local L1 cache. May\r\ninclude both L1 and L2 prefetches. This event counts at the\r\nhardware thread level.\r\nPIPELINE_AGI_STALLS\r\nEventSel=1FH, UMask=00H, AnyThread=1\r\nNumber of address generation interlock (AGI) stalls. An AGI\r\noccurring in both the U- and V- pipelines in the same clock signals\r\nthis event twice.\r\nL1_DATA_HIT_INFLIGHT_PF1\r\nEventSel=20H, UMask=00H, AnyThread=1\r\nCounts demand data loads and stores that missed the L1 cache,\r\nbut did hit a prefetch buffer. This means the cacheline was\r\nalready in the process of being prefetched into L1. This is a\r\nsecond type of miss and is not included in\r\nDATA_READ_MISS_OR_WRITE_MISS. It is counted at the\r\nhardware thread level. This event does not count data cache\r\nmisses due to hardware or software prefetches.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e6b9e1d2-4127-48a7-a9a1-aa2ba0f78420.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=25c7247984600603d0d0f5e8bcf3da08f1991775e8d1f5490d86a00773176298",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 336
      },
      {
        "segments": [
          {
            "segment_id": "a44aa3b6-cd12-4980-bd79-2333d7b943ad",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 254,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n253 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nPIPELINE_SG_AGI_STALLS\r\nEventSel=21H, UMask=00H, AnyThread=1 Number of address generation interlock (AGI) stalls due to\r\nvscatter* and vgather* instructions.\r\nHARDWARE_INTERRUPTS\r\nEventSel=27H, UMask=00H, AnyThread=1 Number of taken INTR and NMI interrupts.\r\nDATA_READ_OR_WRITE\r\nEventSel=28H, UMask=00H, AnyThread=1\r\nCounts demand data loads and stores, at the hardware thread\r\nlevel. This event could also be referred to as L1 data cache\r\naccesses. This event does not count data cache accesses due to\r\nhardware or software prefetches. It does include VPU loads\r\ngenerated by instructions like vgather/vloadunpack/etc.\r\nVPU_DATA_READ and VPU_DATA_WRITE are subsets of this\r\nevent.\r\nDATA_READ_MISS_OR_WRITE_MISS\r\nEventSel=29H, UMask=00H, AnyThread=1\r\nCounts demand data loads and stores that missed the L1 cache,\r\nat the hardware thread level. This event does not include misses\r\nfor cachelines that were in the process of being prefetched into\r\nL1. This event does not count data cache misses due to\r\nhardware or software prefetches.\r\nCPU_CLK_UNHALTED\r\nEventSel=2AH, UMask=00H, AnyThread=1\r\nThe number of cycles (commonly known as clockticks) where any\r\nthread on a core is active. A core is active if any thread on that\r\ncore is not halted. This event is counted at the core level – at any\r\ngiven time, all the hardware threads running on the same core\r\nwill have the same value.\r\nBRANCHES_MISPREDICTED\r\nEventSel=2BH, UMask=00H, AnyThread=1\r\nNumber of branch mispredictions that occurred on BTB hits. BTB\r\nmisses are not considered branch mispredicts because no\r\nprediction exists for them yet.\r\nMICROCODE_CYCLES\r\nEventSel=2CH, UMask=00H, AnyThread=1 The number of cycles microcode is executing. While microcode is\r\nexecuting, all other threads are stalled.\r\nFE_STALLED\r\nEventSel=2DH, UMask=00H, AnyThread=1\r\nNumber of cycles where the front-end could not advance. Any\r\nmulti-cycle instructions which delay pipeline advance and apply\r\nbackpressure to the front-end will be included, e.g. read-modify\u0002write instructions. Includes cycles when the front-end did not\r\nhav.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/a44aa3b6-cd12-4980-bd79-2333d7b943ad.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3e9644919472d553ef6ba1db55d06b13f1dd3df8010fc5e3ad155831d3489b18",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 312
      },
      {
        "segments": [
          {
            "segment_id": "c566093c-b140-49ed-96cc-7e4985bb8b27",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 255,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n254 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nEXEC_STAGE_CYCLES\r\nEventSel=2EH, UMask=00H, AnyThread=1\r\nCounts the number of cycles where an instruction was in\r\nexecution stage, except in the FP or VPU execution units. Counts\r\nat the hardware thread level.\r\nL1_DATA_PF2\r\nEventSel=37H, UMask=00H, AnyThread=1\r\nNumber of data vprefetch0, vprefetch1 and vprefetch2 requests\r\nseen by the L1. This is not necessarily the same number as seen\r\nby the L2 because this count includes requests that are dropped\r\nby the core.\r\nLONG_DATA_PAGE_WALK\r\nEventSel=3AH, UMask=00H, AnyThread=1\r\nCounts misses in the L2 TLB, at the hardware thread level. TLB\r\nMisses could have been caused by either demand data loads and\r\nstores or data prefetches.\r\nHWP_L2MISS\r\nEventSel=C4H, UMask=10H, AnyThread=1 Counts hardware prefetches that missed the L2 data cache. This\r\nevent counts at the hardware thread level.\r\nL2_READ_HIT_E\r\nEventSel=C8H, UMask=10H, AnyThread=1\r\nCounts data loads that hit a cacheline in Exclusive state in the\r\nlocal L2 cache. This event counts at the hardware thread level. It\r\nincludes L2 prefetches and so is not useful for determining\r\nstandard metrics like L2 Hit/Miss rate that are normally based on\r\ndemand accesses.\r\nL2_READ_HIT_M\r\nEventSel=C9H, UMask=10H, AnyThread=1\r\nCounts data loads that hit a cacheline in Modified state in the\r\nlocal L2 cache. This event counts at the hardware thread level. It\r\nincludes L2 prefetches and so is not useful for determining\r\nstandard metrics like L2 Hit/Miss rate that are normally based on\r\ndemand accesses.\r\nL2_READ_HIT_S\r\nEventSel=CAH, UMask=10H, AnyThread=1\r\nCounts data loads that hit a cacheline in Shared state in the local\r\nL2 cache. This event counts at the hardware thread level. It\r\nincludes L2 prefetches and so is not useful for determining\r\nstandard metrics like L2 Hit/Miss rate that are normally based on\r\ndemand accesses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c566093c-b140-49ed-96cc-7e4985bb8b27.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a173e036c92b765e37f57b6d129f549556c592eed941ab414bdb377089ed5bc5",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 300
      },
      {
        "segments": [
          {
            "segment_id": "c2610eb0-6f4c-47eb-91cc-8bab54d98977",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 256,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n255 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nL2_READ_MISS\r\nEventSel=CBH, UMask=10H, AnyThread=1\r\nCounts data loads that missed the local L2 cache, at the\r\nhardware thread level. It includes L2 prefetches that missed the\r\nlocal L2 cache and so is not useful for determining standard\r\nmetrics like L2 Hit/Miss rate that are normally based on demand\r\nmisses.\r\nL2_WRITE_HIT\r\nEventSel=CCH, UMask=10H, AnyThread=1 L2 Write HIT.\r\nL2_STRONGLY_ORDERED_STREAMING_VSTORES_MISS\r\nEventSel=CEH, UMask=10H Number of strongly ordered streaming vector stores that missed\r\nthe L2 and were sent to the ring.\r\nL2_WEAKLY_ORDERED_STREAMING_VSTORE_MISS\r\nEventSel=CFH, UMask=10H Number of weakly ordered streaming vector stores that missed\r\nthe L2 and were sent to the ring.\r\nL2_VICTIM_REQ_WITH_DATA\r\nEventSel=D7H, UMask=10H, AnyThread=1\r\nCounts the number of modified cachelines evicted from the L2\r\nData cache. These result in a memory write operation, also\r\nknown as an explicit L2 write-back. This event counts at the\r\nhardware core level; at any given time, every executing\r\nhardware thread on the core has the same value for this counter.\r\nSNP_HIT_L2\r\nEventSel=E6H, UMask=10H, AnyThread=1 Snoop HIT in L2.\r\nSNP_HITM_L2\r\nEventSel=E7H, UMask=10H, AnyThread=1\r\nCounts incoming snoops that hit a modified cacheline in a\r\nhardware thread's local L2. These result in a cache-to-cache\r\ntransfer: the line will be evicted from the local L2, written back\r\nto memory (also called an implicit write-back), and the line will be\r\nloaded exclusively into the requesting core's cache. This event\r\ncounts at the hardware core level; at any given time, every\r\nexecuting hardware thread on the core has the same value for\r\nthis counter.\r\nL2_DATA_READ_MISS_CACHE_FILL\r\nEventSel=F1H, UMask=10H, AnyThread=1\r\nCounts data loads that missed the local L2 cache, but were\r\nserviced by a remote L2 cache on the same Intel Xeon Phi\r\ncoprocessor. This event counts at the hardware thread level. It\r\nincludes L2 prefetches that missed the local L2 cache and so is\r\nnot useful for determining demand cache fills.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c2610eb0-6f4c-47eb-91cc-8bab54d98977.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1ade0c578f95c28dc64df6c57edef0b2234bf6c6479d6ac57cb5667c3d6a168b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 321
      },
      {
        "segments": [
          {
            "segment_id": "dfea510c-91aa-4ad9-9a78-b1c9b3b99956",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 257,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n256 Document Number:335279-001 Revision 1.0\r\nTable 13: Performance Events of the Processor Core Supported by Knights Corner Microarchitecture (06_57H)\r\nEvent Name\r\nConfiguration Description\r\nL2_DATA_WRITE_MISS_CACHE_FILL\r\nEventSel=F2H, UMask=10H, AnyThread=1\r\nCounts data Reads for Ownership (due to a store operation) that\r\nmissed the local L2 cache, but were serviced by a remote L2\r\ncache on the same Intel Xeon Phi coprocessor. This event counts\r\nat the hardware thread level.\r\nL2_DATA_READ_MISS_MEM_FILL\r\nEventSel=F6H, UMask=10H, AnyThread=1\r\nCounts data loads that missed the local L2 cache, and were\r\nserviced from memory (on the same Intel Xeon Phi coprocessor).\r\nThis event counts at the hardware thread level. It includes L2\r\nprefetches that missed the local L2 cache and so is not useful for\r\ndetermining demand cache fills or standard metrics like L2\r\nHit/Miss Rate.\r\nL2_DATA_WRITE_MISS_MEM_FILL\r\nEventSel=F7H, UMask=10H, AnyThread=1\r\nCounts data Reads for Ownership (due to a store operation) that\r\nmissed the local L2 cache, and were serviced from memory (on\r\nthe same Intel Xeon Phi coprocessor). This event counts at the\r\nhardware thread level.\r\nL2_DATA_PF2\r\nEventSel=FCH, UMask=10H, AnyThread=1\r\nCounts software prefetches that are intended for the local L2\r\ncache. May include both L1 and L2 prefetches. This event counts\r\nat the hardware thread level.\r\nL2_DATA_PF2_MISS\r\nEventSel=FDH, UMask=10H, AnyThread=1\r\nCounts software prefetches that missed the local L2 cache. May\r\ninclude both L1 and L2 prefetches. This event counts at the\r\nhardware thread level.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/dfea510c-91aa-4ad9-9a78-b1c9b3b99956.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=89914f263468ceb61111cd07fa1c2df36f199e5e6469f9fb39f5990ef4e0569e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "237d9697-0944-40fd-b767-eef8e1897a1d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 258,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n257 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Intel® Atom™\r\nProcessors",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/237d9697-0944-40fd-b767-eef8e1897a1d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2db0b9fe5df0c60c19bf6f5b3a1c6ff5f2dac8416082478ed3e8510269c52184",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 240
      },
      {
        "segments": [
          {
            "segment_id": "2fb52f35-641b-46a6-969b-1c8893622e32",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 259,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n258 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Goldmont Plus\r\nMicroarchitecture\r\nNext Generation Intel Atom processors based on the Goldmont Plus Microarchitecture support the\r\nperformance-monitoring events listed in the table below.\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed, Precise\r\nCounts the number of instructions that retire execution. For\r\ninstructions that consist of multiple uops, this event counts the\r\nretirement of the last uop of the instruction. The counter\r\ncontinues counting during hardware interrupts, traps, and inside\r\ninterrupt handlers. This event uses fixed counter 0. You cannot\r\ncollect a PEBs record for this event.\r\nCPU_CLK_UNHALTED.CORE\r\nArchitectural, Fixed\r\nCounts the number of core cycles while the core is not in a halt\r\nstate. The core enters the halt state when it is running the HLT\r\ninstruction. In mobile systems the core frequency may change\r\nfrom time to time. For this reason this event may have a\r\nchanging ratio with regards to time. This event uses fixed\r\ncounter 1. You cannot collect a PEBs record for this event.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nCounts the number of reference cycles that the core is not in a\r\nhalt state. The core enters the halt state when it is running the\r\nHLT instruction. In mobile systems the core frequency may\r\nchange from time. This event is not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. This event uses fixed counter 2. You\r\ncannot collect a PEBs record for this event.\r\nLD_BLOCKS.DATA_UNKNOWN\r\nEventSel=03H, UMask=01H, Precise\r\nCounts a load blocked from using a store forward, but did not\r\noccur because the store data was not available at the right time.\r\nThe forward might occur subsequently when the data is\r\navailable.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H, Precise\r\nCounts a load blocked from using a store forward because of an\r\naddress/size mismatch, only one of the loads blocked from each\r\nstore will be counted.\r\nLD_BLOCKS.4K_ALIAS\r\nEventSel=03H, UMask=04H, Precise Counts loads that block because their address modulo 4K\r\nmatches a pending store.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2fb52f35-641b-46a6-969b-1c8893622e32.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2fbd99b9e2bf0099f2bc681144f65fb2ad00ff581cd880346211fb4cf4fdb3bf",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 348
      },
      {
        "segments": [
          {
            "segment_id": "6fa30e4f-c752-49bf-8409-d67ac80ee8e8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 260,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n259 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS.UTLB_MISS\r\nEventSel=03H, UMask=08H, Precise Counts loads blocked because they are unable to find their\r\nphysical address in the micro TLB (UTLB).\r\nLD_BLOCKS.ALL_BLOCK\r\nEventSel=03H, UMask=10H, Precise Counts anytime a load that retires is blocked for any reason.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_4K\r\nEventSel=08H, UMask=02H\r\nCounts page walks completed due to demand data loads\r\n(including SW prefetches) whose address translations missed in\r\nall TLB levels and were mapped to 4K pages. The page walks can\r\nend with or without a page fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=08H, UMask=04H\r\nCounts page walks completed due to demand data loads\r\n(including SW prefetches) whose address translations missed in\r\nall TLB levels and were mapped to 2M or 4M pages. The page\r\nwalks can end with or without a page fault.\r\nDTLB_LOAD_MISSES.WALK_COMPLETED_1GB\r\nEventSel=08H, UMask=08H\r\nCounts page walks completed due to demand data loads\r\n(including SW prefetches) whose address translations missed in\r\nall TLB levels and were mapped to 1GB pages. The page walks\r\ncan end with or without a page fault.\r\nDTLB_LOAD_MISSES.WALK_PENDING\r\nEventSel=08H, UMask=10H\r\nCounts once per cycle for each page walk occurring due to a load\r\n(demand data loads or SW prefetches). Includes cycles spent\r\ntraversing the Extended Page Table (EPT). Average cycles per\r\nwalk can be calculated by dividing by the number of walks.\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=00H\r\nCounts uops issued by the front end and allocated into the back\r\nend of the machine. This event counts uops that retire as well as\r\nuops that were speculatively executed but didn't retire. The sort\r\nof speculative uops that might be counted includes, but is not\r\nlimited to those uops issued in the shadow of a miss-predicted\r\nbranch, those uops that are inserted during an assist (such as for\r\na denormal floating point result), and (previously allocated) uops\r\nthat might be canceled during a machine clear.\r\nMISALIGN_MEM_REF.LOAD_PAGE_SPLIT\r\nEventSel=13H, UMask=02H, Precise Counts when a memory load of a uop spans a page boundary (a\r\nsplit) is retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/6fa30e4f-c752-49bf-8409-d67ac80ee8e8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=003d1474a6ef4622612bc52c4a26a04034a6908bd1776b285877a3a68bc0ddc8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 337
      },
      {
        "segments": [
          {
            "segment_id": "82cee132-f103-4f43-ac07-dafff77335f7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 261,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n260 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMISALIGN_MEM_REF.STORE_PAGE_SPLIT\r\nEventSel=13H, UMask=04H, Precise Counts when a memory store of a uop spans a page boundary (a\r\nsplit) is retired.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Counts memory requests originating from the core that miss in\r\nthe L2 cache.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Counts memory requests originating from the core that\r\nreference a cache line in the L2 cache.\r\nL2_REJECT_XQ.ALL\r\nEventSel=30H, UMask=00H\r\nCounts the number of demand and prefetch transactions that\r\nthe L2 XQ rejects due to a full or near full condition which likely\r\nindicates back pressure from the intra-die interconnect (IDI)\r\nfabric. The XQ may reject transactions from the L2Q (non\u0002cacheable requests), L2 misses and L2 write-back victims.\r\nCORE_REJECT_L2Q.ALL\r\nEventSel=31H, UMask=00H\r\nCounts the number of demand and L1 prefetcher requests\r\nrejected by the L2Q due to a full or nearly full condition which\r\nlikely indicates back pressure from L2Q. It also counts requests\r\nthat would have gone directly to the XQ, but are rejected due to\r\na full or nearly full condition, indicating back pressure from the\r\nIDI link. The L2Q may also reject transactions from a core to\r\ninsure fairness between cores, or to delay a core's dirty eviction\r\nwhen the address conflicts with incoming external snoops.\r\nCPU_CLK_UNHALTED.CORE_P\r\nEventSel=3CH, UMask=00H, Architectural Core cycles when core is not halted. This event uses a\r\n(_P)rogrammable general purpose performance counter.\r\nCPU_CLK_UNHALTED.REF\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when core is not halted. This event uses a\r\n(_P)rogrammable general purpose performance counter.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_4K\r\nEventSel=49H, UMask=02H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to 4K\r\npages. The page walks can end with or without a page fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/82cee132-f103-4f43-ac07-dafff77335f7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e7147b65609f06da2cafc576c492e0ae47e3dc1c47c2c7d86dda51dfb7a0daf6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 299
      },
      {
        "segments": [
          {
            "segment_id": "5feb18e3-490a-407e-a25a-1690e62565c7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 262,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n261 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nDTLB_STORE_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=49H, UMask=04H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to 2M\r\nor 4M pages. The page walks can end with or without a page\r\nfault.\r\nDTLB_STORE_MISSES.WALK_COMPLETED_1GB\r\nEventSel=49H, UMask=08H\r\nCounts page walks completed due to demand data stores whose\r\naddress translations missed in the TLB and were mapped to 1GB\r\npages. The page walks can end with or without a page fault.\r\nDTLB_STORE_MISSES.WALK_PENDING\r\nEventSel=49H, UMask=10H\r\nCounts once per cycle for each page walk occurring due to a\r\ndemand data store. Includes cycles spent traversing the\r\nExtended Page Table (EPT). Average cycles per walk can be\r\ncalculated by dividing by the number of walks.\r\nEPT.WALK_PENDING\r\nEventSel=4FH, UMask=10H\r\nCounts once per cycle for each page walk only while traversing\r\nthe Extended Page Table (EPT), and does not count during the\r\nrest of the translation. The EPT is used for translating Guest\u0002Physical Addresses to Physical Addresses for Virtual Machine\r\nMonitors (VMMs). Average cycles per walk can be calculated by\r\ndividing the count by number of walks. .\r\nDL1.REPLACEMENT\r\nEventSel=51H, UMask=01H\r\nCounts when a modified (dirty) cache line is evicted from the\r\ndata L1 cache and needs to be written back to memory. No count\r\nwill occur if the evicted line is clean, and hence does not require\r\na writeback.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line and that cache line is in the ICache\r\n(hit). The event strives to count on a cache line basis, so that\r\nmultiple accesses which hit in a single cache line count as one\r\nICACHE.HIT. Specifically, the event counts when straight line\r\ncode crosses the cache line boundary, or when a branch target is\r\nto a new line, and that cache line is in the ICache. This event\r\ncounts differently than Intel processors based on Silvermont\r\nmicroarchitecture.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5feb18e3-490a-407e-a25a-1690e62565c7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=965b34c646d6d35705e408241504884f165e78d3df21a2c90dbe79faa4ba40c8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 338
      },
      {
        "segments": [
          {
            "segment_id": "bd2eb06f-f3f0-4fbb-a835-6efca1d6b3f8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 263,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n262 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line and that cache line is not in the\r\nICache (miss). The event strives to count on a cache line basis, so\r\nthat multiple accesses which miss in a single cache line count as\r\none ICACHE.MISS. Specifically, the event counts when straight\r\nline code crosses the cache line boundary, or when a branch\r\ntarget is to a new line, and that cache line is not in the ICache.\r\nThis event counts differently than Intel processors based on\r\nSilvermont microarchitecture.\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line. The event strives to count on a\r\ncache line basis, so that multiple fetches to a single cache line\r\ncount as one ICACHE.ACCESS. Specifically, the event counts when\r\naccesses from straight line code crosses the cache line boundary,\r\nor when a branch target is to a new line.\r\nThis event counts differently than Intel processors based on\r\nSilvermont microarchitecture.\r\nITLB.MISS\r\nEventSel=81H, UMask=04H\r\nCounts the number of times the machine was unable to find a\r\ntranslation in the Instruction Translation Lookaside Buffer (ITLB)\r\nfor a linear address of an instruction fetch. It counts when new\r\ntranslation are filled into the ITLB. The event is speculative in\r\nnature, but will not count translations (page walks) that are\r\nbegun and not finished, or translations that are finished but not\r\nfilled into the ITLB.\r\nITLB_MISSES.WALK_COMPLETED_4K\r\nEventSel=85H, UMask=02H\r\nCounts page walks completed due to instruction fetches whose\r\naddress translations missed in the TLB and were mapped to 4K\r\npages. The page walks can end with or without a page fault.\r\nITLB_MISSES.WALK_COMPLETED_2M_4M\r\nEventSel=85H, UMask=04H\r\nCounts page walks completed due to instruction fetches whose\r\naddress translations missed in the TLB and were mapped to 2M\r\nor 4M pages. The page walks can end with or without a page\r\nfault.\r\nITLB_MISSES.WALK_COMPLETED_1GB\r\nEventSel=85H, UMask=08H\r\nCounts page walks completed due to instruction fetches whose\r\naddress translations missed in the TLB and were mapped to 1GB\r\npages. The page walks can end with or without a page fault.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bd2eb06f-f3f0-4fbb-a835-6efca1d6b3f8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=92df448665b8d396152fbcc9f8d12ca4639f560ac4b58eb472911df66aae7e25",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 378
      },
      {
        "segments": [
          {
            "segment_id": "98c83f73-7c5e-42e6-818f-e548c6d0e015",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 264,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n263 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nITLB_MISSES.WALK_PENDING\r\nEventSel=85H, UMask=10H\r\nCounts once per cycle for each page walk occurring due to an\r\ninstruction fetch. Includes cycles spent traversing the Extended\r\nPage Table (EPT). Average cycles per walk can be calculated by\r\ndividing by the number of walks.\r\nFETCH_STALL.ALL\r\nEventSel=86H, UMask=00H\r\nCounts cycles that fetch is stalled due to any reason. That is, the\r\ndecoder queue is able to accept bytes, but the fetch unit is\r\nunable to provide bytes. This will include cycles due to an ITLB\r\nmiss, ICache miss and other events.\r\nFETCH_STALL.ITLB_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=01H\r\nCounts cycles that fetch is stalled due to an outstanding ITLB\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ITLB miss. Note:\r\nthis event is not the same as page walk cycles to retrieve an\r\ninstruction translation.\r\nFETCH_STALL.ICACHE_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=02H\r\nCounts cycles that fetch is stalled due to an outstanding ICache\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ICache miss. Note:\r\nthis event is not the same as the total number of cycles spent\r\nretrieving instruction cache lines from the memory hierarchy.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/98c83f73-7c5e-42e6-818f-e548c6d0e015.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=838627e3a88c6eafc184465029ef59eceaf94b4b36f9e4fbf7691f53c6f29061",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 227
      },
      {
        "segments": [
          {
            "segment_id": "b68d0505-ac8c-4a6b-9d6c-05b20282c9bb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 265,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n264 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS_NOT_DELIVERED.ANY\r\nEventSel=9CH, UMask=00H\r\nThis event used to measure front-end inefficiencies. I.e. when\r\nfront-end of the machine is not delivering uops to the back-end\r\nand the back-end has is not stalled. This event can be used to\r\nidentify if the machine is truly front-end bound. When this event\r\noccurs, it is an indication that the front-end of the machine is\r\noperating at less than its theoretical peak performance.\r\nBackground: We can think of the processor pipeline as being\r\ndivided into 2 broader parts: Front-end and Back-end. Front-end\r\nis responsible for fetching the instruction, decoding into uops in\r\nmachine understandable format and putting them into a uop\r\nqueue to be consumed by back end. The back-end then takes\r\nthese uops, allocates the required resources. When all resources\r\nare ready, uops are executed. If the back-end is not ready to\r\naccept uops from the front-end, then we do not want to count\r\nthese as front-end bottlenecks. However, whenever we have\r\nbottlenecks in the back-end, we will have allocation unit stalls\r\nand eventually forcing the front-end to wait until the back-end is\r\nready to receive more uops. This event counts only when back\u0002end is requesting more uops and front-end is not able to provide\r\nthem. When 3 uops are requested and no uops are delivered, the\r\nevent counts 3. When 3 are requested, and only 1 is delivered,\r\nthe event counts 2. When only 2 are delivered, the event counts\r\n1. Alternatively stated, the event will not count if 3 uops are\r\ndelivered, or if the back end is stalled and not requesting any\r\nuops at all. Counts indicate missed opportunities for the front\u0002end to deliver a uop to the back end. Some examples of\r\nconditions that cause front-end efficiencies are: ICache misses,\r\nITLB misses, and decoder restrictions that limit the front-end\r\nbandwidth. Known Issues: Some uops require multiple allocation\r\nslots. These uops will not be charged as a front end 'not\r\ndelivered' opportunity, and will be regarded as a back end\r\nproblem. For example, the INC instruction has one uop that\r\nrequires 2 issue slots. A stream of INC instructions will not count\r\nas UOPS_NOT_DELIVERED, even though only one instruction can\r\nbe issued per clock. The low uop issue rate for a stream of INC\r\ninstructions is considered to be a back end issue.\r\nTLB_FLUSHES.STLB_ANY\r\nEventSel=BDH, UMask=20H Counts STLB flushes. The TLBs are flushed on instructions like\r\nINVLPG and MOV to CR3.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b68d0505-ac8c-4a6b-9d6c-05b20282c9bb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9bea379c760bc21fe6e4fae04a91c574f86426e8b982813aed89a231a2c80d89",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 424
      },
      {
        "segments": [
          {
            "segment_id": "0c1044d6-a892-4b03-9769-016e1c4920bc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 266,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n265 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural,\r\nPrecise\r\nCounts the number of instructions that retire execution. For\r\ninstructions that consist of multiple uops, this event counts the\r\nretirement of the last uop of the instruction. The event\r\ncontinues counting during hardware interrupts, traps, and inside\r\ninterrupt handlers. This is an architectural performance event.\r\nThis event uses a (_P)rogrammable general purpose performance\r\ncounter. *This event is Precise Event capable: The EventingRIP\r\nfield in the PEBS record is precise to the address of the\r\ninstruction which caused the event. Note: Because PEBS records\r\ncan be collected only on IA32_PMC0, only one event can use the\r\nPEBS facility at a time.\r\nINST_RETIRED.PREC_DIST\r\nEventSel=C0H, UMask=00H, Precise\r\nCounts INST_RETIRED.ANY using the Reduced Skid PEBS feature\r\nthat reduces the shadow in which events aren't counted allowing\r\nfor a more unbiased distribution of samples across instructions\r\nretired.\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=00H, Precise Counts uops which retired.\r\nUOPS_RETIRED.MS\r\nEventSel=C2H, UMask=01H, Precise\r\nCounts uops retired that are from the complex flows issued by\r\nthe micro-sequencer (MS). Counts both the uops from a micro\u0002coded instruction, and the uops that might be generated from a\r\nmicro-coded assist.\r\nUOPS_RETIRED.FPDIV\r\nEventSel=C2H, UMask=08H, Precise Counts the number of floating point divide uops retired.\r\nUOPS_RETIRED.IDIV\r\nEventSel=C2H, UMask=10H, Precise Counts the number of integer divide uops retired.\r\nMACHINE_CLEARS.ALL\r\nEventSel=C3H, UMask=00H Counts machine clears for any reason.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H\r\nCounts the number of times that the processor detects that a\r\nprogram is writing to a code section and has to perform a\r\nmachine clear because of that modification. Self-modifying code\r\n(SMC) causes a severe penalty in all Intel® architecture\r\nprocessors.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0c1044d6-a892-4b03-9769-016e1c4920bc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b590ed9f9354e30fbdb29528a79fe38d4c7896dbd82b0ed6bf85ad10ee121f6d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 285
      },
      {
        "segments": [
          {
            "segment_id": "b995b4d5-3516-4061-846b-02ca4bb9a0af",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 267,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n266 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nCounts machine clears due to memory ordering issues. This\r\noccurs when a snoop request happens and the machine is\r\nuncertain if memory ordering will be preserved - as another core\r\nis in the process of modifying the data.\r\nMACHINE_CLEARS.FP_ASSIST\r\nEventSel=C3H, UMask=04H\r\nCounts machine clears due to floating point (FP) operations\r\nneeding assists. For instance, if the result was a floating point\r\ndenormal, the hardware clears the pipeline and reissues uops to\r\nproduce the correct IEEE compliant denormal result.\r\nMACHINE_CLEARS.DISAMBIGUATION\r\nEventSel=C3H, UMask=08H\r\nCounts machine clears due to memory disambiguation. Memory\r\ndisambiguation happens when a load which has been issued\r\nconflicts with a previous unretired store in the pipeline whose\r\naddress was not known at issue time, but is later resolved to be\r\nthe same as the load address.\r\nMACHINE_CLEARS.PAGE_FAULT\r\nEventSel=C3H, UMask=20H\r\nCounts the number of times that the machines clears due to a\r\npage fault. Covers both I-side and D-side(Loads/Stores) page\r\nfaults. A page fault occurs when either page is not present, or an\r\naccess violation.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise\r\nCounts branch instructions retired for all branch types. This is an\r\narchitectural performance event.\r\nBR_INST_RETIRED.JCC\r\nEventSel=C4H, UMask=7EH, Precise\r\nCounts retired Jcc (Jump on Conditional Code/Jump if Condition is\r\nMet) branch instructions retired, including both when the branch\r\nwas taken and when it was not taken.\r\nBR_INST_RETIRED.ALL_TAKEN_BRANCHES\r\nEventSel=C4H, UMask=80H, Precise Counts the number of taken branch instructions retired.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=BFH, Precise Counts far branch instructions retired. This includes far jump, far\r\ncall and return, and Interrupt call and return.\r\nBR_INST_RETIRED.NON_RETURN_IND\r\nEventSel=C4H, UMask=EBH, Precise Counts near indirect call or near indirect jmp branch instructions\r\nretired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b995b4d5-3516-4061-846b-02ca4bb9a0af.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=71bcd9694e9b2e29e31deb35a1091ffb00de8d6bcfcb4ef00634b51bbd6dd64c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 292
      },
      {
        "segments": [
          {
            "segment_id": "4d77b0c5-4fb6-41c0-95ec-11aeb83b75ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 268,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n267 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.RETURN\r\nEventSel=C4H, UMask=F7H, Precise Counts near return branch instructions retired.\r\nBR_INST_RETIRED.CALL\r\nEventSel=C4H, UMask=F9H, Precise Counts near CALL branch instructions retired.\r\nBR_INST_RETIRED.IND_CALL\r\nEventSel=C4H, UMask=FBH, Precise Counts near indirect CALL branch instructions retired.\r\nBR_INST_RETIRED.REL_CALL\r\nEventSel=C4H, UMask=FDH, Precise Counts near relative CALL branch instructions retired.\r\nBR_INST_RETIRED.TAKEN_JCC\r\nEventSel=C4H, UMask=FEH, Precise\r\nCounts Jcc (Jump on Conditional Code/Jump if Condition is Met)\r\nbranch instructions retired that were taken and does not count\r\nwhen the Jcc branch instruction were not taken.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nCounts mispredicted branch instructions retired including all\r\nbranch types.\r\nBR_MISP_RETIRED.JCC\r\nEventSel=C5H, UMask=7EH, Precise\r\nCounts mispredicted retired Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branch instructions retired, including both when\r\nthe branch was supposed to be taken and when it was not\r\nsupposed to be taken (but the processor predicted the opposite\r\ncondition).\r\nBR_MISP_RETIRED.NON_RETURN_IND\r\nEventSel=C5H, UMask=EBH, Precise\r\nCounts mispredicted branch instructions retired that were near\r\nindirect call or near indirect jmp, where the target address taken\r\nwas not what the processor predicted.\r\nBR_MISP_RETIRED.RETURN\r\nEventSel=C5H, UMask=F7H, Precise Counts mispredicted near RET branch instructions retired, where\r\nthe return address taken was not what the processor predicted.\r\nBR_MISP_RETIRED.IND_CALL\r\nEventSel=C5H, UMask=FBH, Precise\r\nCounts mispredicted near indirect CALL branch instructions\r\nretired, where the target address taken was not what the\r\nprocessor predicted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4d77b0c5-4fb6-41c0-95ec-11aeb83b75ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2ae08e994919254dd4c31e92c7cbb23e426358c31bc80786a92be9914712b4c2",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 232
      },
      {
        "segments": [
          {
            "segment_id": "14ca4a87-1aae-4511-9b35-41b1e3610cae",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 269,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n268 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.TAKEN_JCC\r\nEventSel=C5H, UMask=FEH, Precise\r\nCounts mispredicted retired Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branch instructions retired that were supposed\r\nto be taken but the processor predicted that it would not be\r\ntaken.\r\nISSUE_SLOTS_NOT_CONSUMED.ANY\r\nEventSel=CAH, UMask=00H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed by the backend due to either a full resource in the\r\nbackend (RESOURCE_FULL) or due to the processor recovering\r\nfrom some event (RECOVERY).\r\nISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL\r\nEventSel=CAH, UMask=01H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed because of a full resource in the backend. Including\r\nbut not limited to resources such as the Re-order Buffer (ROB),\r\nreservation stations (RS), load/store buffers, physical registers,\r\nor any other needed machine resource that is currently\r\nunavailable. Note that uops must be available for consumption in\r\norder for this event to fire. If a uop is not available (Instruction\r\nQueue is empty), this event will not count.\r\nISSUE_SLOTS_NOT_CONSUMED.RECOVERY\r\nEventSel=CAH, UMask=02H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed by the backend because allocation is stalled waiting\r\nfor a mispredicted jump to retire or other branch-like conditions\r\n(e.g. the event is relevant during certain microcode flows).\r\nCounts all issue slots blocked while within this window including\r\nslots where uops were not available in the Instruction Queue.\r\nHW_INTERRUPTS.RECEIVED\r\nEventSel=CBH, UMask=01H Counts hardware interrupts received by the processor.\r\nHW_INTERRUPTS.MASKED\r\nEventSel=CBH, UMask=02H\r\nCounts the number of core cycles during which interrupts are\r\nmasked (disabled). Increments by 1 each core cycle that\r\nEFLAGS.IF is 0, regardless of whether interrupts are pending or\r\nnot.\r\nHW_INTERRUPTS.PENDING_AND_MASKED\r\nEventSel=CBH, UMask=04H Counts core cycles during which there are pending interrupts,\r\nbut interrupts are masked (EFLAGS.IF = 0).\r\nCYCLES_DIV_BUSY.ALL\r\nEventSel=CDH, UMask=00H Counts core cycles if either divide unit is busy.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/14ca4a87-1aae-4511-9b35-41b1e3610cae.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=41f19d735b3ed62a08404315d188580e64d4dea41c075b2645b373ac10dc53ca",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 319
      },
      {
        "segments": [
          {
            "segment_id": "4b471a4f-b004-4ead-94af-8d61b2633fc6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 270,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n269 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nCYCLES_DIV_BUSY.IDIV\r\nEventSel=CDH, UMask=01H Counts core cycles the integer divide unit is busy.\r\nCYCLES_DIV_BUSY.FPDIV\r\nEventSel=CDH, UMask=02H Counts core cycles the floating point divide unit is busy.\r\nMEM_UOPS_RETIRED.DTLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Counts load uops retired that caused a DTLB miss.\r\nMEM_UOPS_RETIRED.DTLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Counts store uops retired that caused a DTLB miss.\r\nMEM_UOPS_RETIRED.DTLB_MISS\r\nEventSel=D0H, UMask=13H, Precise\r\nCounts uops retired that had a DTLB miss on load, store or either.\r\nNote that when two distinct memory operations to the same\r\npage miss the DTLB, only one of them will be recorded as a DTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise\r\nCounts locked memory uops retired. This includes \"regular\" locks\r\nand bus locks. (To specifically count bus locks only, see the\r\nOffcore response event.) A locked access is one with a lock\r\nprefix, or an exchange to memory. See the SDM for a complete\r\ndescription of which memory load accesses are locks.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise Counts load uops retired where the data requested spans a 64\r\nbyte cache line boundary.\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise Counts store uops retired where the data requested spans a 64\r\nbyte cache line boundary.\r\nMEM_UOPS_RETIRED.SPLIT\r\nEventSel=D0H, UMask=43H, Precise Counts memory uops retired where the data requested spans a\r\n64 byte cache line boundary.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise Counts the number of load uops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise Counts the number of store uops retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4b471a4f-b004-4ead-94af-8d61b2633fc6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=664c03fe9632effd600b46895580899c100c29a95bf3b80598b8ccda3d50e472",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 252
      },
      {
        "segments": [
          {
            "segment_id": "19a9302d-6deb-474a-a3e1-0d8ac6ddbea5",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 271,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n270 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.ALL\r\nEventSel=D0H, UMask=83H, Precise Counts the number of memory uops retired that is either a loads\r\nor a store or both.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise Counts load uops retired that hit the L1 data cache.\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Counts load uops retired that hit in the L2 cache.\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise Counts load uops retired that miss the L1 data cache.\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise Counts load uops retired that miss in the L2 cache.\r\nMEM_LOAD_UOPS_RETIRED.HITM\r\nEventSel=D1H, UMask=20H, Precise\r\nCounts load uops retired where the cache line containing the\r\ndata was in the modified state of another core or modules cache\r\n(HITM). More specifically, this means that when the load address\r\nwas checked by other caching agents (typically another\r\nprocessor) in the system, one of those caching agents indicated\r\nthat they had a dirty copy of the data. Loads that obtain a HITM\r\nresponse incur greater latency than most is typical for a load. In\r\naddition, since HITM indicates that some other processor had this\r\ndata in its cache, it implies that the data was shared between\r\nprocessors, or potentially was a lock or semaphore value. This\r\nevent is useful for locating sharing, false sharing, and contended\r\nlocks.\r\nMEM_LOAD_UOPS_RETIRED.WCB_HIT\r\nEventSel=D1H, UMask=40H, Precise\r\nCounts memory load uops retired where the data is retrieved\r\nfrom the WCB (or fill buffer), indicating that the load found its\r\ndata while that data was in the process of being brought into the\r\nL1 cache. Typically a load will receive this indication when some\r\nother load or prefetch missed the L1 cache and was in the\r\nprocess of retrieving the cache line containing the data, but that\r\nprocess had not yet finished (and written the data back to the\r\ncache). For example, consider load X and Y, both referencing the\r\nsame cache line that is not in the L1 cache. If load X misses cache\r\nfirst, it obtains and WCB (or fill buffer) and begins the process of\r\nrequesting the data. When load Y requests the data, it will either\r\nhit the WCB, or the L1 cache, depending on exactly what time\r\nthe request to Y occurs.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/19a9302d-6deb-474a-a3e1-0d8ac6ddbea5.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f95835d5faa6e41c20d25bb955940e275b49a0c411f45aa640732c4fca86a25a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 378
      },
      {
        "segments": [
          {
            "segment_id": "53778f7a-bb60-487f-ba4b-a35012c92e9e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 272,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n271 Document Number:335279-001 Revision 1.0\r\nTable 14: Performance Events of the Processor Core Supported by Goldmont Plus Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_RETIRED.DRAM_HIT\r\nEventSel=D1H, UMask=80H, Precise\r\nCounts memory load uops retired where the data is retrieved\r\nfrom DRAM. Event is counted at retirement, so the speculative\r\nloads are ignored. A memory load can hit (or miss) the L1 cache,\r\nhit (or miss) the L2 cache, hit DRAM, hit in the WCB or receive a\r\nHITM response.\r\nBACLEARS.ALL\r\nEventSel=E6H, UMask=01H\r\nCounts the number of times a BACLEAR is signaled for any\r\nreason, including, but not limited to indirect branch/call, Jcc (Jump\r\non Conditional Code/Jump if Condition is Met) branch,\r\nunconditional branch/call, and returns.\r\nBACLEARS.RETURN\r\nEventSel=E6H, UMask=08H Counts BACLEARS on return instructions.\r\nBACLEARS.COND\r\nEventSel=E6H, UMask=10H Counts BACLEARS on Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branches.\r\nMS_DECODED.MS_ENTRY\r\nEventSel=E7H, UMask=01H\r\nCounts the number of times the Microcode Sequencer (MS) starts\r\na flow of uops from the MSROM. It does not count every time a\r\nuop is read from the MSROM. The most common case that this\r\ncounts is when a micro-coded instruction is encountered by the\r\nfront end of the machine. Other cases include when an\r\ninstruction encounters a fault, trap, or microcode assist of any\r\nsort that initiates a flow of uops. The event will count MS\r\nstartups for uops that are speculative, and subsequently cleared\r\nby branch mispredict or a machine clear.\r\nDECODE_RESTRICTION.PREDECODE_WRONG\r\nEventSel=E9H, UMask=01H Counts the number of times the prediction (from the predecode\r\ncache) for instruction length is incorrect.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/53778f7a-bb60-487f-ba4b-a35012c92e9e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9b29f09a958d4fc844346144a2a2cf801b56fd0f19da2c054d93fef5dbea5bc0",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 255
      },
      {
        "segments": [
          {
            "segment_id": "c012b521-d7c9-470f-885a-f9244eab9199",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 273,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n272 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Goldmont\r\nMicroarchitecture\r\nNext Generation Intel Atom processors based on the Goldmont Microarchitecture support the\r\nperformance-monitoring events listed in the table below.\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nCounts the number of instructions that retire execution. For\r\ninstructions that consist of multiple uops, this event counts the\r\nretirement of the last uop of the instruction. The counter\r\ncontinues counting during hardware interrupts, traps, and inside\r\ninterrupt handlers. This event uses fixed counter 0. You cannot\r\ncollect a PEBs record for this event.\r\nCPU_CLK_UNHALTED.CORE\r\nArchitectural, Fixed\r\nCounts the number of core cycles while the core is not in a halt\r\nstate. The core enters the halt state when it is running the HLT\r\ninstruction. In mobile systems the core frequency may change\r\nfrom time to time. For this reason this event may have a\r\nchanging ratio with regards to time. This event uses fixed\r\ncounter 1. You cannot collect a PEBs record for this event.\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nCounts the number of reference cycles that the core is not in a\r\nhalt state. The core enters the halt state when it is running the\r\nHLT instruction. In mobile systems the core frequency may\r\nchange from time. This event is not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. This event uses fixed counter 2. You\r\ncannot collect a PEBs record for this event.\r\nLD_BLOCKS.DATA_UNKNOWN\r\nEventSel=03H, UMask=01H, Precise\r\nCounts a load blocked from using a store forward, but did not\r\noccur because the store data was not available at the right time.\r\nThe forward might occur subsequently when the data is\r\navailable.\r\nLD_BLOCKS.STORE_FORWARD\r\nEventSel=03H, UMask=02H, Precise\r\nCounts a load blocked from using a store forward because of an\r\naddress/size mismatch, only one of the loads blocked from each\r\nstore will be counted.\r\nLD_BLOCKS.4K_ALIAS\r\nEventSel=03H, UMask=04H, Precise Counts loads that block because their address modulo 4K\r\nmatches a pending store.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c012b521-d7c9-470f-885a-f9244eab9199.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b4880326119d7df1ca9eec5f55136c7f41b891958f3c0b51587537cd24ddf45c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 344
      },
      {
        "segments": [
          {
            "segment_id": "60d8a7e7-0393-4a2a-a9b0-d9d40526c7c2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 274,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n273 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nLD_BLOCKS.UTLB_MISS\r\nEventSel=03H, UMask=08H, Precise Counts loads blocked because they are unable to find their\r\nphysical address in the micro TLB (UTLB).\r\nLD_BLOCKS.ALL_BLOCK\r\nEventSel=03H, UMask=10H, Precise Counts anytime a load that retires is blocked for any reason.\r\nPAGE_WALKS.D_SIDE_CYCLES\r\nEventSel=05H, UMask=01H Counts every core cycle when a Data-side (walks due to a data\r\noperation) page walk is in progress.\r\nPAGE_WALKS.I_SIDE_CYCLES\r\nEventSel=05H, UMask=02H Counts every core cycle when a Instruction-side (walks due to an\r\ninstruction fetch) page walk is in progress.\r\nPAGE_WALKS.CYCLES\r\nEventSel=05H, UMask=03H Counts every core cycle a page-walk is in progress due to either\r\na data memory operation or an instruction fetch.\r\nUOPS_ISSUED.ANY\r\nEventSel=0EH, UMask=00H\r\nCounts uops issued by the front end and allocated into the back\r\nend of the machine. This event counts uops that retire as well as\r\nuops that were speculatively executed but didn't retire. The sort\r\nof speculative uops that might be counted includes, but is not\r\nlimited to those uops issued in the shadow of a miss-predicted\r\nbranch, those uops that are inserted during an assist (such as for\r\na denormal floating point result), and (previously allocated) uops\r\nthat might be canceled during a machine clear.\r\nMISALIGN_MEM_REF.LOAD_PAGE_SPLIT\r\nEventSel=13H, UMask=02H, Precise Counts when a memory load of a uop spans a page boundary (a\r\nsplit) is retired.\r\nMISALIGN_MEM_REF.STORE_PAGE_SPLIT\r\nEventSel=13H, UMask=04H, Precise Counts when a memory store of a uop spans a page boundary (a\r\nsplit) is retired.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural Counts memory requests originating from the core that miss in\r\nthe L2 cache.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural Counts memory requests originating from the core that\r\nreference a cache line in the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/60d8a7e7-0393-4a2a-a9b0-d9d40526c7c2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=63c4dee4232ebd51d07a4e724a68e8c37049bedd0124b734d1ea7c6669bfb054",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 291
      },
      {
        "segments": [
          {
            "segment_id": "7edb69df-00d3-4d47-a11a-96f19bd52f65",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 275,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n274 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_REJECT_XQ.ALL\r\nEventSel=30H, UMask=00H\r\nCounts the number of demand and prefetch transactions that\r\nthe L2 XQ rejects due to a full or near full condition which likely\r\nindicates back pressure from the intra-die interconnect (IDI)\r\nfabric. The XQ may reject transactions from the L2Q (non\u0002cacheable requests), L2 misses and L2 write-back victims.\r\nCORE_REJECT_L2Q.ALL\r\nEventSel=31H, UMask=00H\r\nCounts the number of demand and L1 prefetcher requests\r\nrejected by the L2Q due to a full or nearly full condition which\r\nlikely indicates back pressure from L2Q. It also counts requests\r\nthat would have gone directly to the XQ, but are rejected due to\r\na full or nearly full condition, indicating back pressure from the\r\nIDI link. The L2Q may also reject transactions from a core to\r\nensure fairness between cores, or to delay a core's dirty eviction\r\nwhen the address conflicts with incoming external snoops.\r\nCPU_CLK_UNHALTED.CORE_P\r\nEventSel=3CH, UMask=00H, Architectural Core cycles when core is not halted. This event uses a\r\n(_P)rogrammable general purpose performance counter.\r\nCPU_CLK_UNHALTED.REF\r\nEventSel=3CH, UMask=01H, Architectural Reference cycles when core is not halted. This event uses a\r\nprogrammable general purpose performance counter.\r\nDL1.DIRTY_EVICTION\r\nEventSel=51H, UMask=01H\r\nCounts when a modified (dirty) cache line is evicted from the\r\ndata L1 cache and needs to be written back to memory. No count\r\nwill occur if the evicted line is clean, and hence does not require\r\na writeback.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line and that cache line is in the ICache\r\n(hit). The event strives to count on a cache line basis, so that\r\nmultiple accesses which hit in a single cache line count as one\r\nICACHE.HIT. Specifically, the event counts when straight line\r\ncode crosses the cache line boundary, or when a branch target is\r\nto a new line, and that cache line is in the ICache. This event\r\ncounts differently than Intel processors based on Silvermont\r\nmicroarchitecture.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7edb69df-00d3-4d47-a11a-96f19bd52f65.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6ab0cdca5d213b1003e66689c67156d0a7300b5c49cee5e726e59c318b71db96",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 342
      },
      {
        "segments": [
          {
            "segment_id": "1dd82308-a5f4-4a48-9959-b0c31f89db9f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 276,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n275 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line and that cache line is not in the\r\nICache (miss). The event strives to count on a cache line basis, so\r\nthat multiple accesses which miss in a single cache line count as\r\none ICACHE.MISS. Specifically, the event counts when straight\r\nline code crosses the cache line boundary, or when a branch\r\ntarget is to a new line, and that cache line is not in the ICache.\r\nThis event counts differently than Intel processors based on\r\nSilvermont microarchitecture.\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H\r\nCounts requests to the Instruction Cache (ICache) for one or\r\nmore bytes in an ICache Line. The event strives to count on a\r\ncache line basis, so that multiple fetches to a single cache line\r\ncount as one ICACHE.ACCESS. Specifically, the event counts when\r\naccesses from straight line code crosses the cache line boundary,\r\nor when a branch target is to a new line.\r\nThis event counts differently than Intel processors based on\r\nSilvermont microarchitecture.\r\nITLB.MISS\r\nEventSel=81H, UMask=04H\r\nCounts the number of times the machine was unable to find a\r\ntranslation in the Instruction Translation Lookaside Buffer (ITLB)\r\nfor a linear address of an instruction fetch. It counts when new\r\ntranslation are filled into the ITLB. The event is speculative in\r\nnature, but will not count translations (page walks) that are\r\nbegun and not finished, or translations that are finished but not\r\nfilled into the ITLB.\r\nFETCH_STALL.ALL\r\nEventSel=86H, UMask=00H\r\nCounts cycles that fetch is stalled due to any reason. That is, the\r\ndecoder queue is able to accept bytes, but the fetch unit is\r\nunable to provide bytes. This will include cycles due to an ITLB\r\nmiss, ICache miss and other events. .\r\nFETCH_STALL.ITLB_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=01H\r\nCounts cycles that fetch is stalled due to an outstanding ITLB\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ITLB miss. Note:\r\nthis event is not the same as page walk cycles to retrieve an\r\ninstruction translation.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/1dd82308-a5f4-4a48-9959-b0c31f89db9f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=163bf30177440860334cf465cb2da15bebea45ddb4c2059614e54b5ebb3aaa0a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 372
      },
      {
        "segments": [
          {
            "segment_id": "8bd2c576-2bb7-4440-8d8a-89626c8a00f4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 277,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n276 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nFETCH_STALL.ICACHE_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=02H\r\nCounts cycles that fetch is stalled due to an outstanding ICache\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ICache miss. Note:\r\nthis event is not the same as the total number of cycles spent\r\nretrieving instruction cache lines from the memory hierarchy.\r\nUOPS_NOT_DELIVERED.ANY\r\nEventSel=9CH, UMask=00H\r\nThis event used to measure front-end inefficiencies. I.e. when\r\nfront-end of the machine is not delivering uops to the back-end\r\nand the back-end has is not stalled. This event can be used to\r\nidentify if the machine is truly front-end bound. When this event\r\noccurs, it is an indication that the front-end of the machine is\r\noperating at less than its theoretical peak performance.\r\nBackground: We can think of the processor pipeline as being\r\ndivided into 2 broader parts: Front-end and Back-end. Front-end\r\nis responsible for fetching the instruction, decoding into uops in\r\nmachine understandable format and putting them into a uop\r\nqueue to be consumed by back end. The back-end then takes\r\nthese uops, allocates the required resources. When all resources\r\nare ready, uops are executed. If the back-end is not ready to\r\naccept uops from the front-end, then we do not want to count\r\nthese as front-end bottlenecks. However, whenever we have\r\nbottlenecks in the back-end, we will have allocation unit stalls\r\nand eventually forcing the front-end to wait until the back-end is\r\nready to receive more uops. This event counts only when back\u0002end is requesting more uops and front-end is not able to provide\r\nthem. When 3 uops are requested and no uops are delivered, the\r\nevent counts 3. When 3 are requested, and only 1 is delivered,\r\nthe event counts 2. When only 2 are delivered, the event counts\r\n1. Alternatively stated, the event will not count if 3 uops are\r\ndelivered, or if the back end is stalled and not requesting any\r\nuops at all. Counts indicate missed opportunities for the front\u0002end to deliver a uop to the back end. Some examples of\r\nconditions that cause front-end efficiencies are: ICache misses,\r\nITLB misses, and decoder restrictions that limit the front-end\r\nbandwidth. Known Issues: Some uops require multiple allocation\r\nslots. These uops will not be charged as a front end 'not\r\ndelivered' opportunity, and will be regarded as a back end\r\nproblem. For example, the INC instruction has one uop that\r\nrequires 2 issue slots. A stream of INC instructions will not count\r\nas UOPS_NOT_DELIVERED, even though only one instruction can\r\nbe issued per clock. The low uop issue rate for a stream of INC\r\ninstructions is considered to be a back end issue.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8bd2c576-2bb7-4440-8d8a-89626c8a00f4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1784eb4649fe53c53ca49ef8c8b13934b3ef07ec2157f1ab7cbe907a668fb3c2",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 466
      },
      {
        "segments": [
          {
            "segment_id": "b05b956e-ff54-4453-bdae-1422d730d197",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 278,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n277 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural,\r\nPrecise\r\nCounts the number of instructions that retire execution. For\r\ninstructions that consist of multiple uops, this event counts the\r\nretirement of the last uop of the instruction. The event\r\ncontinues counting during hardware interrupts, traps, and inside\r\ninterrupt handlers. This is an architectural performance event.\r\nThis event uses a (_P)rogrammable general purpose performance\r\ncounter. *This event is Precise Event capable: The EventingRIP\r\nfield in the PEBS record is precise to the address of the\r\ninstruction which caused the event. Note: Because PEBS records\r\ncan be collected only on IA32_PMC0, only one event can use the\r\nPEBS facility at a time.\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=00H, Precise Counts uops which retired.\r\nUOPS_RETIRED.MS\r\nEventSel=C2H, UMask=01H, Precise\r\nCounts uops retired that are from the complex flows issued by\r\nthe micro-sequencer (MS). Counts both the uops from a micro\u0002coded instruction, and the uops that might be generated from a\r\nmicro-coded assist.\r\nUOPS_RETIRED.FPDIV\r\nEventSel=C2H, UMask=08H, Precise Counts the number of floating point divide uops retired.\r\nUOPS_RETIRED.IDIV\r\nEventSel=C2H, UMask=10H, Precise Counts the number of integer divide uops retired.\r\nMACHINE_CLEARS.ALL\r\nEventSel=C3H, UMask=00H Counts machine clears for any reason.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H\r\nCounts the number of times that the processor detects that a\r\nprogram is writing to a code section and has to perform a\r\nmachine clear because of that modification. Self-modifying code\r\n(SMC) causes a severe penalty in all Intel® architecture\r\nprocessors.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H\r\nCounts machine clears due to memory ordering issues. This\r\noccurs when a snoop request happens and the machine is\r\nuncertain if memory ordering will be preserved as another core is\r\nin the process of modifying the data.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b05b956e-ff54-4453-bdae-1422d730d197.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8258077869e5cb95875f1a019f6a111c06f0c6958eac8ae76615ea9981de63d3",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 292
      },
      {
        "segments": [
          {
            "segment_id": "0e14b79b-4392-4ef3-b854-d0d79b5385ac",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 279,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n278 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.FP_ASSIST\r\nEventSel=C3H, UMask=04H\r\nCounts machine clears due to floating point (FP) operations\r\nneeding assists. For instance, if the result was a floating point\r\ndenormal, the hardware clears the pipeline and reissues uops to\r\nproduce the correct IEEE compliant denormal result.\r\nMACHINE_CLEARS.DISAMBIGUATION\r\nEventSel=C3H, UMask=08H\r\nCounts machine clears due to memory disambiguation. Memory\r\ndisambiguation happens when a load which has been issued\r\nconflicts with a previous unretired store in the pipeline whose\r\naddress was not known at issue time, but is later resolved to be\r\nthe same as the load address.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise\r\nCounts branch instructions retired for all branch types. This is an\r\narchitectural performance event.\r\nBR_INST_RETIRED.JCC\r\nEventSel=C4H, UMask=7EH, Precise\r\nCounts retired Jcc (Jump on Conditional Code/Jump if Condition is\r\nMet) branch instructions retired, including both when the branch\r\nwas taken and when it was not taken.\r\nBR_INST_RETIRED.ALL_TAKEN_BRANCHES\r\nEventSel=C4H, UMask=80H, Precise Counts the number of taken branch instructions retired.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=BFH, Precise Counts far branch instructions retired. This includes far jump, far\r\ncall and return, and Interrupt call and return.\r\nBR_INST_RETIRED.NON_RETURN_IND\r\nEventSel=C4H, UMask=EBH, Precise Counts near indirect call or near indirect jmp branch instructions\r\nretired.\r\nBR_INST_RETIRED.RETURN\r\nEventSel=C4H, UMask=F7H, Precise Counts near return branch instructions retired.\r\nBR_INST_RETIRED.CALL\r\nEventSel=C4H, UMask=F9H, Precise Counts near CALL branch instructions retired.\r\nBR_INST_RETIRED.IND_CALL\r\nEventSel=C4H, UMask=FBH, Precise Counts near indirect CALL branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0e14b79b-4392-4ef3-b854-d0d79b5385ac.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=22c7cd616d1fcbdf8191eae8dfc25f84ae439e10f8df498c8452349e2f269137",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 243
      },
      {
        "segments": [
          {
            "segment_id": "09d40d57-2211-4137-aaf1-0a52c46bbb8f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 280,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n279 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.REL_CALL\r\nEventSel=C4H, UMask=FDH, Precise Counts near relative CALL branch instructions retired.\r\nBR_INST_RETIRED.TAKEN_JCC\r\nEventSel=C4H, UMask=FEH, Precise\r\nCounts Jcc (Jump on Conditional Code/Jump if Condition is Met)\r\nbranch instructions retired that were taken and does not count\r\nwhen the Jcc branch instruction were not taken.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nCounts mispredicted branch instructions retired including all\r\nbranch types.\r\nBR_MISP_RETIRED.JCC\r\nEventSel=C5H, UMask=7EH, Precise\r\nCounts mispredicted retired Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branch instructions retired, including both when\r\nthe branch was supposed to be taken and when it was not\r\nsupposed to be taken (but the processor predicted the opposite\r\ncondition).\r\nBR_MISP_RETIRED.NON_RETURN_IND\r\nEventSel=C5H, UMask=EBH, Precise\r\nCounts mispredicted branch instructions retired that were near\r\nindirect call or near indirect jmp, where the target address taken\r\nwas not what the processor predicted.\r\nBR_MISP_RETIRED.RETURN\r\nEventSel=C5H, UMask=F7H, Precise Counts mispredicted near RET branch instructions retired, where\r\nthe return address taken was not what the processor predicted.\r\nBR_MISP_RETIRED.IND_CALL\r\nEventSel=C5H, UMask=FBH, Precise\r\nCounts mispredicted near indirect CALL branch instructions\r\nretired, where the target address taken was not what the\r\nprocessor predicted.\r\nBR_MISP_RETIRED.TAKEN_JCC\r\nEventSel=C5H, UMask=FEH, Precise\r\nCounts mispredicted retired Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branch instructions retired that were supposed\r\nto be taken but the processor predicted that it would not be\r\ntaken.\r\nISSUE_SLOTS_NOT_CONSUMED.ANY\r\nEventSel=CAH, UMask=00H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed by the backend due to either a full resource in the\r\nbackend (RESOURCE_FULL) or due to the processor recovering\r\nfrom some event (RECOVERY).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/09d40d57-2211-4137-aaf1-0a52c46bbb8f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=96dbce13577cb735d297eaad9999fc96dd10c2cf14791bb3de5018e3f65f1af9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 274
      },
      {
        "segments": [
          {
            "segment_id": "aaeca0c9-1bf4-4af0-850f-a351990c94aa",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 281,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n280 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL\r\nEventSel=CAH, UMask=01H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed because of a full resource in the backend. Including\r\nbut not limited to resources such as the Re-order Buffer (ROB),\r\nreservation stations (RS), load/store buffers, physical registers,\r\nor any other needed machine resource that is currently\r\nunavailable. Note that uops must be available for consumption in\r\norder for this event to fire. If a uop is not available (Instruction\r\nQueue is empty), this event will not count.\r\nISSUE_SLOTS_NOT_CONSUMED.RECOVERY\r\nEventSel=CAH, UMask=02H\r\nCounts the number of issue slots per core cycle that were not\r\nconsumed by the backend because allocation is stalled waiting\r\nfor a mispredicted jump to retire or other branch-like conditions\r\n(e.g. the event is relevant during certain microcode flows).\r\nCounts all issue slots blocked while within this window including\r\nslots where uops were not available in the Instruction Queue.\r\nHW_INTERRUPTS.RECEIVED\r\nEventSel=CBH, UMask=01H Counts hardware interrupts received by the processor.\r\nHW_INTERRUPTS.MASKED\r\nEventSel=CBH, UMask=02H\r\nCounts the number of core cycles during which interrupts are\r\nmasked (disabled). Increments by 1 each core cycle that\r\nEFLAGS.IF is 0, regardless of whether interrupts are pending or\r\nnot.\r\nHW_INTERRUPTS.PENDING_AND_MASKED\r\nEventSel=CBH, UMask=04H Counts core cycles during which there are pending interrupts,\r\nbut interrupts are masked (EFLAGS.IF = 0).\r\nCYCLES_DIV_BUSY.ALL\r\nEventSel=CDH, UMask=00H Counts core cycles if either divide unit is busy.\r\nCYCLES_DIV_BUSY.IDIV\r\nEventSel=CDH, UMask=01H Counts core cycles the integer divide unit is busy.\r\nCYCLES_DIV_BUSY.FPDIV\r\nEventSel=CDH, UMask=02H Counts core cycles the floating point divide unit is busy.\r\nMEM_UOPS_RETIRED.DTLB_MISS_LOADS\r\nEventSel=D0H, UMask=11H, Precise Counts load uops retired that caused a DTLB miss.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/aaeca0c9-1bf4-4af0-850f-a351990c94aa.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6875f7062146ffe8321585e3243e21172eae9bfea4d9622af2278611b6d67875",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 282
      },
      {
        "segments": [
          {
            "segment_id": "9219e69c-464f-4dbd-8b1a-84a89dd80a4e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 282,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n281 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_UOPS_RETIRED.DTLB_MISS_STORES\r\nEventSel=D0H, UMask=12H, Precise Counts store uops retired that caused a DTLB miss.\r\nMEM_UOPS_RETIRED.DTLB_MISS\r\nEventSel=D0H, UMask=13H, Precise\r\nCounts uops retired that had a DTLB miss on load, store or either.\r\nNote that when two distinct memory operations to the same\r\npage miss the DTLB, only one of them will be recorded as a DTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.LOCK_LOADS\r\nEventSel=D0H, UMask=21H, Precise\r\nCounts locked memory uops retired. This includes \"regular\" locks\r\nand bus locks. (To specifically count bus locks only, see the\r\nOffcore response event.) A locked access is one with a lock\r\nprefix, or an exchange to memory. See the SDM for a complete\r\ndescription of which memory load accesses are locks.\r\nMEM_UOPS_RETIRED.SPLIT_LOADS\r\nEventSel=D0H, UMask=41H, Precise Counts load uops retired where the data requested spans a 64\r\nbyte cache line boundary.\r\nMEM_UOPS_RETIRED.SPLIT_STORES\r\nEventSel=D0H, UMask=42H, Precise Counts store uops retired where the data requested spans a 64\r\nbyte cache line boundary.\r\nMEM_UOPS_RETIRED.SPLIT\r\nEventSel=D0H, UMask=43H, Precise Counts memory uops retired where the data requested spans a\r\n64 byte cache line boundary.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=D0H, UMask=81H, Precise Counts the number of load uops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=D0H, UMask=82H, Precise Counts the number of store uops retired.\r\nMEM_UOPS_RETIRED.ALL\r\nEventSel=D0H, UMask=83H, Precise Counts the number of memory uops retired that is either a loads\r\nor a store or both.\r\nMEM_LOAD_UOPS_RETIRED.L1_HIT\r\nEventSel=D1H, UMask=01H, Precise Counts load uops retired that hit the L1 data cache.\r\nMEM_LOAD_UOPS_RETIRED.L2_HIT\r\nEventSel=D1H, UMask=02H, Precise Counts load uops retired that hit in the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9219e69c-464f-4dbd-8b1a-84a89dd80a4e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=c4af3081be898e0b016f934a08ad225103dc96325598606f3e7746d7faa48299",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 262
      },
      {
        "segments": [
          {
            "segment_id": "4523b196-e2cd-485d-808f-edf660d9f69a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 283,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n282 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMEM_LOAD_UOPS_RETIRED.L1_MISS\r\nEventSel=D1H, UMask=08H, Precise Counts load uops retired that miss the L1 data cache.\r\nMEM_LOAD_UOPS_RETIRED.L2_MISS\r\nEventSel=D1H, UMask=10H, Precise Counts load uops retired that miss in the L2 cache.\r\nMEM_LOAD_UOPS_RETIRED.HITM\r\nEventSel=D1H, UMask=20H, Precise\r\nCounts load uops retired where the cache line containing the\r\ndata was in the modified state of another core or modules cache\r\n(HITM). More specifically, this means that when the load address\r\nwas checked by other caching agents (typically another\r\nprocessor) in the system, one of those caching agents indicated\r\nthat they had a dirty copy of the data. Loads that obtain a HITM\r\nresponse incur greater latency than most is typical for a load. In\r\naddition, since HITM indicates that some other processor had this\r\ndata in its cache, it implies that the data was shared between\r\nprocessors, or potentially was a lock or semaphore value. This\r\nevent is useful for locating sharing, false sharing, and contended\r\nlocks.\r\nMEM_LOAD_UOPS_RETIRED.WCB_HIT\r\nEventSel=D1H, UMask=40H, Precise\r\nCounts memory load uops retired where the data is retrieved\r\nfrom the WCB (or fill buffer), indicating that the load found its\r\ndata while that data was in the process of being brought into the\r\nL1 cache. Typically a load will receive this indication when some\r\nother load or prefetch missed the L1 cache and was in the\r\nprocess of retrieving the cache line containing the data, but that\r\nprocess had not yet finished (and written the data back to the\r\ncache). For example, consider load X and Y, both referencing the\r\nsame cache line that is not in the L1 cache. If load X misses cache\r\nfirst, it obtains and WCB (or fill buffer) and begins the process of\r\nrequesting the data. When load Y requests the data, it will either\r\nhit the WCB, or the L1 cache, depending on exactly what time\r\nthe request to Y occurs.\r\nMEM_LOAD_UOPS_RETIRED.DRAM_HIT\r\nEventSel=D1H, UMask=80H, Precise\r\nCounts memory load uops retired where the data is retrieved\r\nfrom DRAM. Event is counted at retirement, so the speculative\r\nloads are ignored. A memory load can hit (or miss) the L1 cache,\r\nhit (or miss) the L2 cache, hit DRAM, hit in the WCB or receive a\r\nHITM response.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4523b196-e2cd-485d-808f-edf660d9f69a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a6069d560efc7c9f960890677181c375ca7e7d999760d4b0ca498ee1df7fd492",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 382
      },
      {
        "segments": [
          {
            "segment_id": "7888d276-6670-431d-b4a0-48111c333224",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 284,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n283 Document Number:335279-001 Revision 1.0\r\nTable 15: Performance Events of the Processor Core Supported by Goldmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.ALL\r\nEventSel=E6H, UMask=01H\r\nCounts the number of times a BACLEAR is signaled for any\r\nreason, including, but not limited to indirect branch/call, Jcc (Jump\r\non Conditional Code/Jump if Condition is Met) branch,\r\nunconditional branch/call, and returns.\r\nBACLEARS.RETURN\r\nEventSel=E6H, UMask=08H Counts BACLEARS on return instructions.\r\nBACLEARS.COND\r\nEventSel=E6H, UMask=10H Counts BACLEARS on Jcc (Jump on Conditional Code/Jump if\r\nCondition is Met) branches.\r\nMS_DECODED.MS_ENTRY\r\nEventSel=E7H, UMask=01H\r\nCounts the number of times the Microcode Sequencer (MS) starts\r\na flow of uops from the MSROM. It does not count every time a\r\nuop is read from the MSROM. The most common case that this\r\ncounts is when a micro-coded instruction is encountered by the\r\nfront end of the machine. Other cases include when an\r\ninstruction encounters a fault, trap, or microcode assist of any\r\nsort that initiates a flow of uops. The event will count MS\r\nstartups for uops that are speculative, and subsequently cleared\r\nby branch mispredict or a machine clear.\r\nDECODE_RESTRICTION.PREDECODE_WRONG\r\nEventSel=E9H, UMask=01H Counts the number of times the prediction (from the predecode\r\ncache) for instruction length is incorrect.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7888d276-6670-431d-b4a0-48111c333224.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bee7d67e098170e40151628cee7cc9c0654441120bab5f9e2a6e7389e52a953d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 200
      },
      {
        "segments": [
          {
            "segment_id": "5e093c7a-ddfa-4c8d-83ce-61804bf51d77",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 285,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n284 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Airmont\r\nMicroarchitecture\r\nNext Generation Intel Atom processors based on the Airmont Microarchitecture support the performance\u0002monitoring events listed in the table below.\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions that retire. For\r\ninstructions that consist of multiple micro-ops, this event counts\r\nexactly once, as the last micro-op of the instruction retires. The\r\nevent continues counting while instructions retire, including\r\nduring interrupt service routines caused by hardware interrupts,\r\nfaults or traps. Background: Modern microprocessors employ\r\nextensive pipelining and speculative techniques. Since\r\nsometimes an instruction is started but never completed, the\r\nnotion of 'retirement' is introduced. A retired instruction is one\r\nthat commits its states. Or stated differently, an instruction\r\nmight be abandoned at some point. No instruction is truly\r\nfinished until it retires. This counter measures the number of\r\ncompleted instructions. The fixed event is INST_RETIRED.ANY\r\nand the programmable event is INST_RETIRED.ANY_P.\r\nCPU_CLK_UNHALTED.CORE\r\nArchitectural, Fixed\r\nCounts the number of core cycles while the core is not in a halt\r\nstate. The core enters the halt state when it is running the HLT\r\ninstruction. This event is a component in many key event ratios.\r\nThe core frequency may change from time to time. For this\r\nreason this event may have a changing ratio with regards to\r\ntime. In systems with a constant core frequency, this event can\r\ngive you a measurement of the elapsed time while the core was\r\nnot in halt state by dividing the event count by the core\r\nfrequency. This event is architecturally defined and is a\r\ndesignated fixed counter. CPU_CLK_UNHALTED.CORE and\r\nCPU_CLK_UNHALTED.CORE_P use the core frequency which may\r\nchange from time to time. CPU_CLK_UNHALTE.REF_TSC and\r\nCPU_CLK_UNHALTED.REF are not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. The fixed events are\r\nCPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC\r\nand the programmable events are CPU_CLK_UNHALTED.CORE_P\r\nand CPU_CLK_UNHALTED.REF.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5e093c7a-ddfa-4c8d-83ce-61804bf51d77.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=970ee2fc711d0f2aba5ce1bbbdba2b7b9442cb0123a7e7aff8a7574dddc331d4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 336
      },
      {
        "segments": [
          {
            "segment_id": "f39dba5f-6c8a-4cb7-ab70-44bc14c880ff",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 286,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n285 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nCounts the number of reference cycles while the core is not in a\r\nhalt state. The core enters the halt state when it is running the\r\nHLT instruction. This event is a component in many key event\r\nratios. The core frequency may change from time. This event is\r\nnot affected by core frequency changes but counts as if the core\r\nis running at the maximum frequency all the time. Divide this\r\nevent count by core frequency to determine the elapsed time\r\nwhile the core was not in halt state. Divide this event count by\r\ncore frequency to determine the elapsed time while the core\r\nwas not in halt state. This event is architecturally defined and is\r\na designated fixed counter. CPU_CLK_UNHALTED.CORE and\r\nCPU_CLK_UNHALTED.CORE_P use the core frequency which may\r\nchange from time to time. CPU_CLK_UNHALTE.REF_TSC and\r\nCPU_CLK_UNHALTED.REF are not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. The fixed events are\r\nCPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC\r\nand the programmable events are CPU_CLK_UNHALTED.CORE_P\r\nand CPU_CLK_UNHALTED.REF.\r\nREHABQ.LD_BLOCK_ST_FORWARD\r\nEventSel=03H, UMask=01H, Precise\r\nThis event counts the number of retired loads that were\r\nprohibited from receiving forwarded data from the store\r\nbecause of address mismatch.\r\nREHABQ.LD_BLOCK_STD_NOTREADY\r\nEventSel=03H, UMask=02H\r\nThis event counts the cases where a forward was technically\r\npossible, but did not occur because the store data was not\r\navailable at the right time .\r\nREHABQ.ST_SPLITS\r\nEventSel=03H, UMask=04H This event counts the number of retire stores that experienced\r\ncache line boundary splits.\r\nREHABQ.LD_SPLITS\r\nEventSel=03H, UMask=08H, Precise This event counts the number of retire loads that experienced\r\ncache line boundary splits.\r\nREHABQ.LOCK\r\nEventSel=03H, UMask=10H\r\nThis event counts the number of retired memory operations with\r\nlock semantics. These are either implicit locked instructions such\r\nas the XCHG instruction or instructions with an explicit LOCK\r\nprefix (0xF0).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/f39dba5f-6c8a-4cb7-ab70-44bc14c880ff.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ccd42961d85b9b2a72811015e8ed0ac2b09e54f0179aac05919b18d886086b8b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 326
      },
      {
        "segments": [
          {
            "segment_id": "52cfc509-b1f1-41b8-8eed-474f7e94a0b3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 287,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n286 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nREHABQ.STA_FULL\r\nEventSel=03H, UMask=20H This event counts the number of retired stores that are delayed\r\nbecause there is not a store address buffer available.\r\nREHABQ.ANY_LD\r\nEventSel=03H, UMask=40H This event counts the number of load uops reissued from\r\nRehabq.\r\nREHABQ.ANY_ST\r\nEventSel=03H, UMask=80H This event counts the number of store uops reissued from\r\nRehabq.\r\nMEM_UOPS_RETIRED.L1_MISS_LOADS\r\nEventSel=04H, UMask=01H This event counts the number of load ops retired that miss in L1\r\nData cache. Note that prefetch misses will not be counted.\r\nMEM_UOPS_RETIRED.L2_HIT_LOADS\r\nEventSel=04H, UMask=02H, Precise This event counts the number of load ops retired that hit in the\r\nL2.\r\nMEM_UOPS_RETIRED.L2_MISS_LOADS\r\nEventSel=04H, UMask=04H, Precise This event counts the number of load ops retired that miss in the\r\nL2.\r\nMEM_UOPS_RETIRED.DTLB_MISS_LOADS\r\nEventSel=04H, UMask=08H, Precise This event counts the number of load ops retired that had DTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.UTLB_MISS\r\nEventSel=04H, UMask=10H This event counts the number of load ops retired that had UTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.HITM\r\nEventSel=04H, UMask=20H, Precise This event counts the number of load ops retired that got data\r\nfrom the other core or from the other module.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=04H, UMask=40H This event counts the number of load ops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=04H, UMask=80H This event counts the number of store ops retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/52cfc509-b1f1-41b8-8eed-474f7e94a0b3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4a3e25a8e5e5828b2efad3be5af46dce97fe779efeb529edebb904cc1cbc005a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 219
      },
      {
        "segments": [
          {
            "segment_id": "5cd4a648-3070-4188-81d1-b75aceaee128",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 288,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n287 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nPAGE_WALKS.D_SIDE_WALKS\r\nEventSel=05H, UMask=01H, EdgeDetect=1\r\nThis event counts when a data (D) page walk is completed or\r\nstarted. Since a page walk implies a TLB miss, the number of TLB\r\nmisses can be counted by counting the number of pagewalks.\r\nPAGE_WALKS.D_SIDE_CYCLES\r\nEventSel=05H, UMask=01H\r\nThis event counts every cycle when a D-side (walks due to a\r\nload) page walk is in progress. Page walk duration divided by\r\nnumber of page walks is the average duration of page-walks.\r\nPAGE_WALKS.I_SIDE_WALKS\r\nEventSel=05H, UMask=02H, EdgeDetect=1\r\nThis event counts when an instruction (I) page walk is completed\r\nor started. Since a page walk implies a TLB miss, the number of\r\nTLB misses can be counted by counting the number of\r\npagewalks.\r\nPAGE_WALKS.I_SIDE_CYCLES\r\nEventSel=05H, UMask=02H\r\nThis event counts every cycle when a I-side (walks due to an\r\ninstruction fetch) page walk is in progress. Page walk duration\r\ndivided by number of page walks is the average duration of\r\npage-walks.\r\nPAGE_WALKS.WALKS\r\nEventSel=05H, UMask=03H, EdgeDetect=1\r\nThis event counts when a data (D) page walk or an instruction (I)\r\npage walk is completed or started. Since a page walk implies a\r\nTLB miss, the number of TLB misses can be counted by counting\r\nthe number of pagewalks.\r\nPAGE_WALKS.CYCLES\r\nEventSel=05H, UMask=03H\r\nThis event counts every cycle when a data (D) page walk or\r\ninstruction (I) page walk is in progress. Since a pagewalk implies a\r\nTLB miss, the approximate cost of a TLB miss can be determined\r\nfrom this event.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural This event counts the total number of L2 cache references and\r\nthe number of L2 cache misses respectively.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural This event counts requests originating from the core that\r\nreferences a cache line in the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5cd4a648-3070-4188-81d1-b75aceaee128.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a67744d87810de8852823fa39f3660d9545832c0e94ac58f333ca66b0bf30575",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 305
      },
      {
        "segments": [
          {
            "segment_id": "8c28a975-43c6-44b8-a010-4ec8e05034ab",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 289,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n288 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_REJECT_XQ.ALL\r\nEventSel=30H, UMask=00H\r\nThis event counts the number of demand and prefetch\r\ntransactions that the L2 XQ rejects due to a full or near full\r\ncondition which likely indicates back pressure from the IDI link.\r\nThe XQ may reject transactions from the L2Q (non-cacheable\r\nrequests), BBS (L2 misses) and WOB (L2 write-back victims) .\r\nCORE_REJECT_L2Q.ALL\r\nEventSel=31H, UMask=00H\r\nCounts the number of (demand and L1 prefetchers) core\r\nrequests rejected by the L2Q due to a full or nearly full w\r\ncondition which likely indicates back pressure from L2Q. It also\r\ncounts requests that would have gone directly to the XQ, but are\r\nrejected due to a full or nearly full condition, indicating back\r\npressure from the IDI link. The L2Q may also reject transactions\r\nfrom a core to insure fairness between cores, or to delay a core’s\r\ndirty eviction when the address conflicts incoming external\r\nsnoops. (Note that L2 prefetcher requests that are dropped are\r\nnot counted by this event.).\r\nCPU_CLK_UNHALTED.CORE_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nThis event counts the number of core cycles while the core is\r\nnot in a halt state. The core enters the halt state when it is\r\nrunning the HLT instruction. In mobile systems the core\r\nfrequency may change from time to time. For this reason this\r\nevent may have a changing ratio with regards to time.\r\nCPU_CLK_UNHALTED.REF\r\nEventSel=3CH, UMask=01H, Architectural\r\nThis event counts the number of bus cycles that the core is not\r\nin a halt state. The core enters the halt state when it is running\r\nthe HLT instruction. In mobile systems the core frequency may\r\nchange from time. This event is not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H This event counts all instruction fetches from the instruction\r\ncache.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nThis event counts all instruction fetches that miss the Instruction\r\ncache or produce memory requests. This includes uncacheable\r\nfetches. An instruction fetch miss is counted only once and not\r\nonce for every cycle it is outstanding.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8c28a975-43c6-44b8-a010-4ec8e05034ab.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6aa1bdd7719a917dd0f0bbe9c186466df8aa984933616cce97af08a9774c8a38",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 363
      },
      {
        "segments": [
          {
            "segment_id": "2fd62071-8d6c-444a-ae4c-c701dcbbd0ca",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 290,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n289 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H\r\nThis event counts all instruction fetches, not including most\r\nuncacheable\r\nfetches.\r\nFETCH_STALL.ITLB_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=02H\r\nCounts cycles that fetch is stalled due to an outstanding ITLB\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ITLB miss. Note:\r\nthis event is not the same as page walk cycles to retrieve an\r\ninstruction translation.\r\nFETCH_STALL.ICACHE_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=04H\r\nCounts cycles that fetch is stalled due to an outstanding ICache\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ICache miss. Note:\r\nthis event is not the same as the total number of cycles spent\r\nretrieving instruction cache lines from the memory hierarchy.\r\nFETCH_STALL.ALL\r\nEventSel=86H, UMask=3FH\r\nCounts cycles that fetch is stalled due to any reason. That is, the\r\ndecoder queue is able to accept bytes, but the fetch unit is\r\nunable to provide bytes. This will include cycles due to an ITLB\r\nmiss, ICache miss and other events. .\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural\r\nThis event counts the number of instructions that retire\r\nexecution. For instructions that consist of multiple micro-ops,\r\nthis event counts the retirement of the last micro-op of the\r\ninstruction. The counter continues counting during hardware\r\ninterrupts, traps, and inside interrupt handlers. .\r\nUOPS_RETIRED.MS\r\nEventSel=C2H, UMask=01H This event counts the number of micro-ops retired that were\r\nsupplied from MSROM.\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=10H\r\nThis event counts the number of micro-ops retired. The\r\nprocessor decodes complex macro instructions into a sequence\r\nof simpler micro-ops. Most instructions are composed of one or\r\ntwo micro-ops. Some instructions are decoded into longer\r\nsequences such as repeat instructions, floating point\r\ntranscendental instructions, and assists. In some cases micro-op\r\nsequences are fused or whole instructions are fused into one\r\nmicro-op. See other UOPS_RETIRED events for differentiating\r\nretired fused and non-fused micro-ops. .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2fd62071-8d6c-444a-ae4c-c701dcbbd0ca.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2b7199054362d3d70c97302aff15d5a13a6c14709966522982be378eec41e49e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 339
      },
      {
        "segments": [
          {
            "segment_id": "9934d2fb-d497-48bb-8772-e47ae9435dca",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 291,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n290 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H\r\nThis event counts the number of times that a program writes to\r\na code section. Self-modifying code causes a severe penalty in all\r\nIntel® architecture processors.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H This event counts the number of times that pipeline was cleared\r\ndue to memory ordering issues.\r\nMACHINE_CLEARS.FP_ASSIST\r\nEventSel=C3H, UMask=04H This event counts the number of times that pipeline stalled due\r\nto FP operations needing assists.\r\nMACHINE_CLEARS.ALL\r\nEventSel=C3H, UMask=08H\r\nMachine clears happen when something happens in the machine\r\nthat causes the hardware to need to take special care to get the\r\nright answer. When such a condition is signaled on an instruction,\r\nthe front end of the machine is notified that it must restart, so\r\nno more instructions will be decoded from the current path. All\r\ninstructions 'older' than this one will be allowed to finish. This\r\ninstruction and all 'younger' instructions must be cleared, since\r\nthey must not be allowed to complete. Essentially, the hardware\r\nwaits until the problematic instruction is the oldest instruction in\r\nthe machine. This means all older instructions are retired, and all\r\npending stores (from older instructions) are completed. Then the\r\nnew path of instructions from the front end are allowed to start\r\ninto the machine. There are many conditions that might cause a\r\nmachine clear (including the receipt of an interrupt, or a trap or a\r\nfault). All those conditions (including but not limited to\r\nMACHINE_CLEARS.MEMORY_ORDERING, MACHINE_CLEARS.SMC,\r\nand MACHINE_CLEARS.FP_ASSIST) are captured in the ANY\r\nevent. In addition, some conditions can be specifically counted\r\n(i.e. SMC, MEMORY_ORDERING, FP_ASSIST). However, the sum of\r\nSMC, MEMORY_ORDERING, and FP_ASSIST machine clears will\r\nnot necessarily equal the number of ANY.\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise\r\nALL_BRANCHES counts the number of any branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/9934d2fb-d497-48bb-8772-e47ae9435dca.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9002d96ea815dbeb8db05b2d0f4f4a68e8527f89aca42137876c3e7916a36ef4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 391
      },
      {
        "segments": [
          {
            "segment_id": "330f280d-e9c9-4b10-afcf-9371f5eee9ea",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 292,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n291 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.JCC\r\nEventSel=C4H, UMask=7EH, Precise\r\nJCC counts the number of conditional branch (JCC) instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.\r\nBR_INST_RETIRED.ALL_TAKEN_BRANCHES\r\nEventSel=C4H, UMask=80H, Precise\r\nALL_TAKEN_BRANCHES counts the number of all taken branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=BFH, Precise\r\nFAR counts the number of far branch instructions retired. Branch\r\nprediction predicts the branch target and enables the processor\r\nto begin executing instructions long before the branch true\r\nexecution path is known. All branches utilize the branch\r\nprediction unit (BPU) for prediction. This unit predicts the target\r\naddress not only based on the EIP of the branch but also based\r\non the execution path through which execution reached this EIP.\r\nThe BPU can efficiently predict the following branch types:\r\nconditional branches, direct calls and jumps, indirect calls and\r\njumps, returns.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/330f280d-e9c9-4b10-afcf-9371f5eee9ea.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b020a830a88777651e129e858eb9ce200b893057733bf2901d51e2aecb06ad9c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 308
      },
      {
        "segments": [
          {
            "segment_id": "c1656e32-f8e2-45d8-83b6-202a17e4e079",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 293,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n292 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.NON_RETURN_IND\r\nEventSel=C4H, UMask=EBH, Precise\r\nNON_RETURN_IND counts the number of near indirect JMP and\r\nnear indirect CALL branch instructions retired. Branch prediction\r\npredicts the branch target and enables the processor to begin\r\nexecuting instructions long before the branch true execution\r\npath is known. All branches utilize the branch prediction unit\r\n(BPU) for prediction. This unit predicts the target address not\r\nonly based on the EIP of the branch but also based on the\r\nexecution path through which execution reached this EIP. The\r\nBPU can efficiently predict the following branch types:\r\nconditional branches, direct calls and jumps, indirect calls and\r\njumps, returns.\r\nBR_INST_RETIRED.RETURN\r\nEventSel=C4H, UMask=F7H, Precise\r\nRETURN counts the number of near RET branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.\r\nBR_INST_RETIRED.CALL\r\nEventSel=C4H, UMask=F9H, Precise\r\nCALL counts the number of near CALL branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/c1656e32-f8e2-45d8-83b6-202a17e4e079.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=4d0de45bfa275024369b5e4c375eb82c33d1b5a9f001fc949acf64097a9958ee",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 314
      },
      {
        "segments": [
          {
            "segment_id": "06ede8a6-5e8e-479c-8545-f7596418e4c9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 294,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n293 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.IND_CALL\r\nEventSel=C4H, UMask=FBH, Precise\r\nIND_CALL counts the number of near indirect CALL branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.REL_CALL\r\nEventSel=C4H, UMask=FDH, Precise\r\nREL_CALL counts the number of near relative CALL branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.TAKEN_JCC\r\nEventSel=C4H, UMask=FEH, Precise\r\nTAKEN_JCC counts the number of taken conditional branch (JCC)\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nALL_BRANCHES counts the number of any mispredicted branch\r\ninstructions retired. This umask is an architecturally defined\r\nevent. This event counts the number of retired branch\r\ninstructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path. .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/06ede8a6-5e8e-479c-8545-f7596418e4c9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=03ccfd3815531408471dd7212825a57ae28b187fcfc2c57db4618052bd059c4d",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 400
      },
      {
        "segments": [
          {
            "segment_id": "3829ff24-de7c-478c-8c13-f360a7ee75de",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 295,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n294 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.JCC\r\nEventSel=C5H, UMask=7EH, Precise\r\nJCC counts the number of mispredicted conditional branches (JCC)\r\ninstructions retired. This event counts the number of retired\r\nbranch instructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path. .\r\nBR_MISP_RETIRED.NON_RETURN_IND\r\nEventSel=C5H, UMask=EBH, Precise\r\nNON_RETURN_IND counts the number of mispredicted near\r\nindirect JMP and near indirect CALL branch instructions retired.\r\nThis event counts the number of retired branch instructions that\r\nwere mispredicted by the processor, categorized by type. A\r\nbranch misprediction occurs when the processor predicts that\r\nthe branch would be taken, but it is not, or vice-versa. When the\r\nmisprediction is discovered, all the instructions executed in the\r\nwrong (speculative) path must be discarded, and the processor\r\nmust start fetching from the correct path. .\r\nBR_MISP_RETIRED.RETURN\r\nEventSel=C5H, UMask=F7H, Precise\r\nRETURN counts the number of mispredicted near RET branch\r\ninstructions retired. This event counts the number of retired\r\nbranch instructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path. .\r\nBR_MISP_RETIRED.IND_CALL\r\nEventSel=C5H, UMask=FBH, Precise\r\nIND_CALL counts the number of mispredicted near indirect CALL\r\nbranch instructions retired. This event counts the number of\r\nretired branch instructions that were mispredicted by the\r\nprocessor, categorized by type. A branch misprediction occurs\r\nwhen the processor predicts that the branch would be taken, but\r\nit is not, or vice-versa. When the misprediction is discovered, all\r\nthe instructions executed in the wrong (speculative) path must\r\nbe discarded, and the processor must start fetching from the\r\ncorrect path. .",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3829ff24-de7c-478c-8c13-f360a7ee75de.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=980581421a16b8f961224b2f05eeb08fccdb3eba7200748fecc0af8850930aae",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 354
      },
      {
        "segments": [
          {
            "segment_id": "7fc9728a-dd4c-4612-a63b-ba2547675f6b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 296,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n295 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.TAKEN_JCC\r\nEventSel=C5H, UMask=FEH, Precise\r\nTAKEN_JCC counts the number of mispredicted taken conditional\r\nbranch (JCC) instructions retired. This event counts the number\r\nof retired branch instructions that were mispredicted by the\r\nprocessor, categorized by type. A branch misprediction occurs\r\nwhen the processor predicts that the branch would be taken, but\r\nit is not, or vice-versa. When the misprediction is discovered, all\r\nthe instructions executed in the wrong (speculative) path must\r\nbe discarded, and the processor must start fetching from the\r\ncorrect path. .\r\nNO_ALLOC_CYCLES.ROB_FULL\r\nEventSel=CAH, UMask=01H Counts the number of cycles when no uops are allocated and the\r\nROB is full (less than 2 entries available).\r\nNO_ALLOC_CYCLES.MISPREDICTS\r\nEventSel=CAH, UMask=04H\r\nCounts the number of cycles when no uops are allocated and the\r\nalloc pipe is stalled waiting for a mispredicted jump to retire.\r\nAfter the misprediction is detected, the front end will start\r\nimmediately but the allocate pipe stalls until the mispredicted .\r\nNO_ALLOC_CYCLES.RAT_STALL\r\nEventSel=CAH, UMask=20H Counts the number of cycles when no uops are allocated and a\r\nRATstall is asserted.\r\nNO_ALLOC_CYCLES.ALL\r\nEventSel=CAH, UMask=3FH\r\nThe NO_ALLOC_CYCLES.ALL event counts the number of cycles\r\nwhen the front-end does not provide any instructions to be\r\nallocated for any reason. This event indicates the cycles where\r\nan allocation stalls occurs, and no UOPS are allocated in that\r\ncycle.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/7fc9728a-dd4c-4612-a63b-ba2547675f6b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ade6ebc00a62adde428bcbcea3f6dd028504c238386f1077e4389808b2b8ea0f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 236
      },
      {
        "segments": [
          {
            "segment_id": "2544c9cf-834d-4a24-b885-e5a4e32b325c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 297,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n296 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nNO_ALLOC_CYCLES.NOT_DELIVERED\r\nEventSel=CAH, UMask=50H\r\nThe NO_ALLOC_CYCLES.NOT_DELIVERED event is used to\r\nmeasure front-end inefficiencies, i.e. when front-end of the\r\nmachine is not delivering micro-ops to the back-end and the\r\nback-end is not stalled. This event can be used to identify if the\r\nmachine is truly front-end bound. When this event occurs, it is an\r\nindication that the front-end of the machine is operating at less\r\nthan its theoretical peak performance. Background: We can think\r\nof the processor pipeline as being divided into 2 broader parts:\r\nFront-end and Back-end. Front-end is responsible for fetching\r\nthe instruction, decoding into micro-ops (uops) in machine\r\nunderstandable format and putting them into a micro-op queue\r\nto be consumed by back end. The back-end then takes these\r\nmicro-ops, allocates the required resources. When all resources\r\nare ready, micro-ops are executed. If the back-end is not ready to\r\naccept micro-ops from the front-end, then we do not want to\r\ncount these as front-end bottlenecks. However, whenever we\r\nhave bottlenecks in the back-end, we will have allocation unit\r\nstalls and eventually forcing the front-end to wait until the back\u0002end is ready to receive more UOPS. This event counts the cycles\r\nonly when back-end is requesting more uops and front-end is not\r\nable to provide them. Some examples of conditions that cause\r\nfront-end efficiencies are: Icache misses, ITLB misses, and\r\ndecoder restrictions that limit the the front-end bandwidth.\r\nRS_FULL_STALL.MEC\r\nEventSel=CBH, UMask=01H\r\nCounts the number of cycles and allocation pipeline is stalled and\r\nis waiting for a free MEC reservation station entry. The cycles\r\nshould be appropriately counted in case of the cracked ops e.g. In\r\ncase of a cracked load-op, the load portion is sent to M.\r\nRS_FULL_STALL.ALL\r\nEventSel=CBH, UMask=1FH\r\nCounts the number of cycles the Alloc pipeline is stalled when\r\nany one of the RSs (IEC, FPC and MEC) is full. This event is a\r\nsuperset of all the individual RS stall event counts.\r\nCYCLES_DIV_BUSY.ALL\r\nEventSel=CDH, UMask=01H\r\nCycles the divider is busy.This event counts the cycles when the\r\ndivide unit is unable to accept a new divide UOP because it is\r\nbusy processing a previously dispatched UOP. The cycles will be\r\ncounted irrespective of whether or not another divide UOP is\r\nwaiting to enter the divide unit (from the RS). This event might\r\ncount cycles while a divide is in progress even if the RS is empty.\r\nThe divide instruction is one of the longest latency instructions\r\nin the machine. Hence, it has a special event associated with it to\r\nhelp determine if divides are delaying the retirement of\r\ninstructions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2544c9cf-834d-4a24-b885-e5a4e32b325c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=608aec463f818b1dd6114ebb2ddb7b2a8619f4f7ca7210c706c063e3238583bc",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 444
      },
      {
        "segments": [
          {
            "segment_id": "113af771-a725-4384-aa84-b9b46c294ca9",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 298,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n297 Document Number:335279-001 Revision 1.0\r\nTable 16: Performance Events of the Processor Core Supported by Airmont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.ALL\r\nEventSel=E6H, UMask=01H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.ANY event\r\ncounts the number of baclears for any type of branch.\r\nBACLEARS.RETURN\r\nEventSel=E6H, UMask=08H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.RETURN\r\nevent counts the number of RETURN baclears.\r\nBACLEARS.COND\r\nEventSel=E6H, UMask=10H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.COND event\r\ncounts the number of JCC (Jump on Condtional Code) baclears.\r\nMS_DECODED.MS_ENTRY\r\nEventSel=E7H, UMask=01H\r\nCounts the number of times the MSROM starts a flow of UOPS. It\r\ndoes not count every time a UOP is read from the microcode\r\nROM. The most common case that this counts is when a micro\u0002coded instruction is encountered by the front end of the\r\nmachine. Other cases include when an instruction encounters a\r\nfault, trap, or microcode assist of any sort. The event will count\r\nMSROM startups for UOPS that are speculative, and\r\nsubsequently cleared by branch mispredict or machine clear.\r\nBackground: UOPS are produced by two mechanisms. Either they\r\nare generated by hardware that decodes instructions into UOPS,\r\nor they are delivered by a ROM (called the MSROM) that holds\r\nUOPS associated with a specific instruction. MSROM UOPS might\r\nalso be delivered in response to some condition such as a fault or\r\nother exceptional condition. This event is an excellent\r\nmechanism for detecting instructions that require the use of\r\nMSROM instructions.\r\nDECODE_RESTRICTION.PREDECODE_WRONG\r\nEventSel=E9H, UMask=01H Counts the number of times a decode restriction reduced the\r\ndecode throughput due to wrong instruction length prediction.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/113af771-a725-4384-aa84-b9b46c294ca9.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=190c7505693e68d883c7304800bb6904af4426a5e2dafeb2f0c98125d5a5f82f",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 357
      },
      {
        "segments": [
          {
            "segment_id": "ba4262fb-9193-4dce-b314-4e2b247b1d99",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 299,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n298 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Silvermont\r\nMicroarchitecture\r\nNext Generation Intel Atom processors based on the Silvermont Microarchitecture support the\r\nperformance-monitoring events listed in the table below.\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed\r\nThis event counts the number of instructions that retire. For\r\ninstructions that consist of multiple micro-ops, this event counts\r\nexactly once, as the last micro-op of the instruction retires. The\r\nevent continues counting while instructions retire, including\r\nduring interrupt service routines caused by hardware interrupts,\r\nfaults or traps. Background: Modern microprocessors employ\r\nextensive pipelining and speculative techniques. Since\r\nsometimes an instruction is started but never completed, the\r\nnotion of \"retirement\" is introduced. A retired instruction is one\r\nthat commits its states. Or stated differently, an instruction\r\nmight be abandoned at some point. No instruction is truly\r\nfinished until it retires. This counter measures the number of\r\ncompleted instructions. The fixed event is INST_RETIRED.ANY\r\nand the programmable event is INST_RETIRED.ANY_P.\r\nCPU_CLK_UNHALTED.CORE\r\nArchitectural, Fixed\r\nCounts the number of core cycles while the core is not in a halt\r\nstate. The core enters the halt state when it is running the HLT\r\ninstruction. This event is a component in many key event ratios.\r\nThe core frequency may change from time to time. For this\r\nreason this event may have a changing ratio with regards to\r\ntime. In systems with a constant core frequency, this event can\r\ngive you a measurement of the elapsed time while the core was\r\nnot in halt state by dividing the event count by the core\r\nfrequency. This event is architecturally defined and is a\r\ndesignated fixed counter. CPU_CLK_UNHALTED.CORE and\r\nCPU_CLK_UNHALTED.CORE_P use the core frequency which may\r\nchange from time to time. CPU_CLK_UNHALTE.REF_TSC and\r\nCPU_CLK_UNHALTED.REF are not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. The fixed events are\r\nCPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC\r\nand the programmable events are CPU_CLK_UNHALTED.CORE_P\r\nand CPU_CLK_UNHALTED.REF.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/ba4262fb-9193-4dce-b314-4e2b247b1d99.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a903b160d1fa8f00f59ca896c7843f2318d60fd1f1c0cb177009c72ca472502c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 336
      },
      {
        "segments": [
          {
            "segment_id": "86933430-0f55-4ee8-b51b-fbd24f8f923d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 300,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n299 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nCPU_CLK_UNHALTED.REF_TSC\r\nArchitectural, Fixed\r\nCounts the number of reference cycles while the core is not in a\r\nhalt state. The core enters the halt state when it is running the\r\nHLT instruction. This event is a component in many key event\r\nratios. The core frequency may change from time. This event is\r\nnot affected by core frequency changes but counts as if the core\r\nis running at the maximum frequency all the time. Divide this\r\nevent count by core frequency to determine the elapsed time\r\nwhile the core was not in halt state. Divide this event count by\r\ncore frequency to determine the elapsed time while the core\r\nwas not in halt state. This event is architecturally defined and is\r\na designated fixed counter. CPU_CLK_UNHALTED.CORE and\r\nCPU_CLK_UNHALTED.CORE_P use the core frequency which may\r\nchange from time to time. CPU_CLK_UNHALTE.REF_TSC and\r\nCPU_CLK_UNHALTED.REF are not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time. The fixed events are\r\nCPU_CLK_UNHALTED.CORE and CPU_CLK_UNHALTED.REF_TSC\r\nand the programmable events are CPU_CLK_UNHALTED.CORE_P\r\nand CPU_CLK_UNHALTED.REF.\r\nREHABQ.LD_BLOCK_ST_FORWARD\r\nEventSel=03H, UMask=01H, Precise\r\nThis event counts the number of retired loads that were\r\nprohibited from receiving forwarded data from the store\r\nbecause of address mismatch.\r\nREHABQ.LD_BLOCK_STD_NOTREADY\r\nEventSel=03H, UMask=02H\r\nThis event counts the cases where a forward was technically\r\npossible, but did not occur because the store data was not\r\navailable at the right time.\r\nREHABQ.ST_SPLITS\r\nEventSel=03H, UMask=04H This event counts the number of retire stores that experienced\r\ncache line boundary splits.\r\nREHABQ.LD_SPLITS\r\nEventSel=03H, UMask=08H, Precise This event counts the number of retire loads that experienced\r\ncache line boundary splits.\r\nREHABQ.LOCK\r\nEventSel=03H, UMask=10H\r\nThis event counts the number of retired memory operations with\r\nlock semantics. These are either implicit locked instructions such\r\nas the XCHG instruction or instructions with an explicit LOCK\r\nprefix (0xF0).",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/86933430-0f55-4ee8-b51b-fbd24f8f923d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d28b7b6b94b1b9374258f0c06c8333ff9d9637dee1dd41983ae757fd1eda5550",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 325
      },
      {
        "segments": [
          {
            "segment_id": "45adbdc9-69be-4ccf-9bc1-37601a847eaf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 301,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n300 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nREHABQ.STA_FULL\r\nEventSel=03H, UMask=20H This event counts the number of retired stores that are delayed\r\nbecause there is not a store address buffer available.\r\nREHABQ.ANY_LD\r\nEventSel=03H, UMask=40H This event counts the number of load uops reissued from\r\nRehabq.\r\nREHABQ.ANY_ST\r\nEventSel=03H, UMask=80H This event counts the number of store uops reissued from\r\nRehabq.\r\nMEM_UOPS_RETIRED.L1_MISS_LOADS\r\nEventSel=04H, UMask=01H This event counts the number of load ops retired that miss in L1\r\nData cache. Note that prefetch misses will not be counted.\r\nMEM_UOPS_RETIRED.L2_HIT_LOADS\r\nEventSel=04H, UMask=02H, Precise This event counts the number of load ops retired that hit in the\r\nL2.\r\nMEM_UOPS_RETIRED.L2_MISS_LOADS\r\nEventSel=04H, UMask=04H, Precise This event counts the number of load ops retired that miss in the\r\nL2.\r\nMEM_UOPS_RETIRED.DTLB_MISS_LOADS\r\nEventSel=04H, UMask=08H, Precise This event counts the number of load ops retired that had DTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.UTLB_MISS\r\nEventSel=04H, UMask=10H This event counts the number of load ops retired that had UTLB\r\nmiss.\r\nMEM_UOPS_RETIRED.HITM\r\nEventSel=04H, UMask=20H, Precise This event counts the number of load ops retired that got data\r\nfrom the other core or from the other module.\r\nMEM_UOPS_RETIRED.ALL_LOADS\r\nEventSel=04H, UMask=40H This event counts the number of load ops retired.\r\nMEM_UOPS_RETIRED.ALL_STORES\r\nEventSel=04H, UMask=80H This event counts the number of store ops retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/45adbdc9-69be-4ccf-9bc1-37601a847eaf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1ef152cf6a78415561aac19e042632722fdf001c790613bd6f2a455dbe71fc6b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 219
      },
      {
        "segments": [
          {
            "segment_id": "08cc3fa5-aead-40c0-8705-0b8fff079648",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 302,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n301 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nPAGE_WALKS.D_SIDE_WALKS\r\nEventSel=05H, UMask=01H, EdgeDetect=1\r\nThis event counts when a data (D) page walk is completed or\r\nstarted. Since a page walk implies a TLB miss, the number of TLB\r\nmisses can be counted by counting the number of pagewalks.\r\nPAGE_WALKS.D_SIDE_CYCLES\r\nEventSel=05H, UMask=01H\r\nThis event counts every cycle when a D-side (walks due to a\r\nload) page walk is in progress. Page walk duration divided by\r\nnumber of page walks is the average duration of page-walks.\r\nPAGE_WALKS.I_SIDE_WALKS\r\nEventSel=05H, UMask=02H, EdgeDetect=1\r\nThis event counts when an instruction (I) page walk is completed\r\nor started. Since a page walk implies a TLB miss, the number of\r\nTLB misses can be counted by counting the number of\r\npagewalks.\r\nPAGE_WALKS.I_SIDE_CYCLES\r\nEventSel=05H, UMask=02H\r\nThis event counts every cycle when a I-side (walks due to an\r\ninstruction fetch) page walk is in progress. Page walk duration\r\ndivided by number of page walks is the average duration of\r\npage-walks.\r\nPAGE_WALKS.WALKS\r\nEventSel=05H, UMask=03H, EdgeDetect=1\r\nThis event counts when a data (D) page walk or an instruction (I)\r\npage walk is completed or started. Since a page walk implies a\r\nTLB miss, the number of TLB misses can be counted by counting\r\nthe number of pagewalks.\r\nPAGE_WALKS.CYCLES\r\nEventSel=05H, UMask=03H\r\nThis event counts every cycle when a data (D) page walk or\r\ninstruction (I) page walk is in progress. Since a pagewalk implies a\r\nTLB miss, the approximate cost of a TLB miss can be determined\r\nfrom this event.\r\nLONGEST_LAT_CACHE.MISS\r\nEventSel=2EH, UMask=41H, Architectural This event counts the total number of L2 cache references and\r\nthe number of L2 cache misses respectively.\r\nLONGEST_LAT_CACHE.REFERENCE\r\nEventSel=2EH, UMask=4FH, Architectural This event counts requests originating from the core that\r\nreferences a cache line in the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/08cc3fa5-aead-40c0-8705-0b8fff079648.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6e07295c331971264bd95ecd0e44431fcc600e8d6b576036ad2898c27fedec6c",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 305
      },
      {
        "segments": [
          {
            "segment_id": "bcce71de-6063-4d90-a3d6-8ddcda11bceb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 303,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n302 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_REJECT_XQ.ALL\r\nEventSel=30H, UMask=00H\r\nThis event counts the number of demand and prefetch\r\ntransactions that the L2 XQ rejects due to a full or near full\r\ncondition which likely indicates back pressure from the IDI link.\r\nThe XQ may reject transactions from the L2Q (non-cacheable\r\nrequests), BBS (L2 misses) and WOB (L2 write-back victims).\r\nCORE_REJECT_L2Q.ALL\r\nEventSel=31H, UMask=00H\r\nCounts the number of (demand and L1 prefetchers) core\r\nrequests rejected by the L2Q due to a full or nearly full w\r\ncondition which likely indicates back pressure from L2Q. It also\r\ncounts requests that would have gone directly to the XQ, but are\r\nrejected due to a full or nearly full condition, indicating back\r\npressure from the IDI link. The L2Q may also reject transactions\r\nfrom a core to insure fairness between cores, or to delay a core’s\r\ndirty eviction when the address conflicts incoming external\r\nsnoops. (Note that L2 prefetcher requests that are dropped are\r\nnot counted by this event.).\r\nCPU_CLK_UNHALTED.CORE_P\r\nEventSel=3CH, UMask=00H, Architectural\r\nThis event counts the number of core cycles while the core is\r\nnot in a halt state. The core enters the halt state when it is\r\nrunning the HLT instruction. In mobile systems the core\r\nfrequency may change from time to time. For this reason this\r\nevent may have a changing ratio with regards to time.\r\nCPU_CLK_UNHALTED.REF\r\nEventSel=3CH, UMask=01H, Architectural\r\nThis event counts the number of bus cycles that the core is not\r\nin a halt state. The core enters the halt state when it is running\r\nthe HLT instruction. In mobile systems the core frequency may\r\nchange from time. This event is not affected by core frequency\r\nchanges but counts as if the core is running at the maximum\r\nfrequency all the time.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H This event counts all instruction fetches from the instruction\r\ncache.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H\r\nThis event counts all instruction fetches that miss the Instruction\r\ncache or produce memory requests. This includes uncacheable\r\nfetches. An instruction fetch miss is counted only once and not\r\nonce for every cycle it is outstanding.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/bcce71de-6063-4d90-a3d6-8ddcda11bceb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=da5d0ae7fd60ac90b32f73b95db1f7897a19bbf28f9de8d8e9296f65ca82dae6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 362
      },
      {
        "segments": [
          {
            "segment_id": "e2924817-88de-4aa8-8eda-a355f51fabb0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 304,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n303 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H\r\nThis event counts all instruction fetches, not including most\r\nuncacheable\r\nfetches.\r\nFETCH_STALL.ITLB_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=02H\r\nCounts cycles that fetch is stalled due to an outstanding ITLB\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ITLB miss. Note:\r\nthis event is not the same as page walk cycles to retrieve an\r\ninstruction translation.\r\nFETCH_STALL.ICACHE_FILL_PENDING_CYCLES\r\nEventSel=86H, UMask=04H\r\nCounts cycles that fetch is stalled due to an outstanding ICache\r\nmiss. That is, the decoder queue is able to accept bytes, but the\r\nfetch unit is unable to provide bytes due to an ICache miss. Note:\r\nthis event is not the same as the total number of cycles spent\r\nretrieving instruction cache lines from the memory hierarchy.\r\nCounts cycles that fetch is stalled due to any reason. That is, the\r\ndecoder queue is able to accept bytes, but the fetch unit is\r\nunable to provide bytes. This will include cycles due to an ITLB\r\nmiss, ICache miss and other events.\r\n.\r\nFETCH_STALL.ALL\r\nEventSel=86H, UMask=3FH\r\nCounts cycles that fetch is stalled due to any reason. That is, the\r\ndecoder queue is able to accept bytes, but the fetch unit is\r\nunable to provide bytes. This will include cycles due to an ITLB\r\nmiss, ICache miss and other events. .\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Architectural\r\nThis event counts the number of instructions that retire\r\nexecution. For instructions that consist of multiple micro-ops,\r\nthis event counts the retirement of the last micro-op of the\r\ninstruction. The counter continues counting during hardware\r\ninterrupts, traps, and inside interrupt handlers.\r\nUOPS_RETIRED.MS\r\nEventSel=C2H, UMask=01H This event counts the number of micro-ops retired that were\r\nsupplied from MSROM.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e2924817-88de-4aa8-8eda-a355f51fabb0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0ce0f011cc944b2207c9aeef29e21f3aff4c8f4e73b6e5ad02fefe2e0be0425e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 306
      },
      {
        "segments": [
          {
            "segment_id": "2c0e98e5-b860-4a1f-8b06-755b3dad2b19",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 305,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n304 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS_RETIRED.ALL\r\nEventSel=C2H, UMask=10H\r\nThis event counts the number of micro-ops retired. The\r\nprocessor decodes complex macro instructions into a sequence\r\nof simpler micro-ops. Most instructions are composed of one or\r\ntwo micro-ops. Some instructions are decoded into longer\r\nsequences such as repeat instructions, floating point\r\ntranscendental instructions, and assists. In some cases micro-op\r\nsequences are fused or whole instructions are fused into one\r\nmicro-op. See other UOPS_RETIRED events for differentiating\r\nretired fused and non-fused micro-ops.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H\r\nThis event counts the number of times that a program writes to\r\na code section. Self-modifying code causes a severe penalty in all\r\nIntel® architecture processors.\r\nMACHINE_CLEARS.MEMORY_ORDERING\r\nEventSel=C3H, UMask=02H This event counts the number of times that pipeline was cleared\r\ndue to memory ordering issues.\r\nMACHINE_CLEARS.FP_ASSIST\r\nEventSel=C3H, UMask=04H This event counts the number of times that pipeline stalled due\r\nto FP operations needing assists.\r\nMACHINE_CLEARS.ALL\r\nEventSel=C3H, UMask=08H\r\nMachine clears happen when something happens in the machine\r\nthat causes the hardware to need to take special care to get the\r\nright answer. When such a condition is signaled on an instruction,\r\nthe front end of the machine is notified that it must restart, so\r\nno more instructions will be decoded from the current path. All\r\ninstructions \"older\" than this one will be allowed to finish. This\r\ninstruction and all \"younger\" instructions must be cleared, since\r\nthey must not be allowed to complete. Essentially, the hardware\r\nwaits until the problematic instruction is the oldest instruction in\r\nthe machine. This means all older instructions are retired, and all\r\npending stores (from older instructions) are completed. Then the\r\nnew path of instructions from the front end are allowed to start\r\ninto the machine. There are many conditions that might cause a\r\nmachine clear (including the receipt of an interrupt, or a trap or a\r\nfault). All those conditions (including but not limited to\r\nMACHINE_CLEARS.MEMORY_ORDERING, MACHINE_CLEARS.SMC,\r\nand MACHINE_CLEARS.FP_ASSIST) are captured in the ANY\r\nevent. In addition, some conditions can be specifically counted\r\n(i.e. SMC, MEMORY_ORDERING, FP_ASSIST). However, the sum of\r\nSMC, MEMORY_ORDERING, and FP_ASSIST machine clears will\r\nnot necessarily equal the number of ANY.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/2c0e98e5-b860-4a1f-8b06-755b3dad2b19.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cb5af1556483db240fbf2300c37acd4ed7fdcf9fa4ad3130383a174385dfb5c9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 371
      },
      {
        "segments": [
          {
            "segment_id": "24f41347-713c-4158-ad60-df06e69a9d09",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 306,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n305 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.ALL_BRANCHES\r\nEventSel=C4H, UMask=00H, Architectural,\r\nPrecise\r\nALL_BRANCHES counts the number of any branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.\r\nBR_INST_RETIRED.JCC\r\nEventSel=C4H, UMask=7EH, Precise\r\nJCC counts the number of conditional branch (JCC) instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.\r\nBR_INST_RETIRED.ALL_TAKEN_BRANCHES\r\nEventSel=C4H, UMask=80H, Precise\r\nALL_TAKEN_BRANCHES counts the number of all taken branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.FAR_BRANCH\r\nEventSel=C4H, UMask=BFH, Precise\r\nFAR counts the number of far branch instructions retired. Branch\r\nprediction predicts the branch target and enables the processor\r\nto begin executing instructions long before the branch true\r\nexecution path is known. All branches utilize the branch\r\nprediction unit (BPU) for prediction. This unit predicts the target\r\naddress not only based on the EIP of the branch but also based\r\non the execution path through which execution reached this EIP.\r\nThe BPU can efficiently predict the following branch types:\r\nconditional branches, direct calls and jumps, indirect calls and\r\njumps, returns.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/24f41347-713c-4158-ad60-df06e69a9d09.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e9530926190c13bcca48d5a8d6cf375914cb22caec11601d6b9cd4e8698d5f97",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 403
      },
      {
        "segments": [
          {
            "segment_id": "92331a8e-5d14-470a-9459-ec5714812743",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 307,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n306 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.NON_RETURN_IND\r\nEventSel=C4H, UMask=EBH, Precise\r\nNON_RETURN_IND counts the number of near indirect JMP and\r\nnear indirect CALL branch instructions retired. Branch prediction\r\npredicts the branch target and enables the processor to begin\r\nexecuting instructions long before the branch true execution\r\npath is known. All branches utilize the branch prediction unit\r\n(BPU) for prediction. This unit predicts the target address not\r\nonly based on the EIP of the branch but also based on the\r\nexecution path through which execution reached this EIP. The\r\nBPU can efficiently predict the following branch types:\r\nconditional branches, direct calls and jumps, indirect calls and\r\njumps, returns.\r\nBR_INST_RETIRED.RETURN\r\nEventSel=C4H, UMask=F7H, Precise\r\nRETURN counts the number of near RET branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.\r\nBR_INST_RETIRED.CALL\r\nEventSel=C4H, UMask=F9H, Precise\r\nCALL counts the number of near CALL branch instructions\r\nretired. Branch prediction predicts the branch target and enables\r\nthe processor to begin executing instructions long before the\r\nbranch true execution path is known. All branches utilize the\r\nbranch prediction unit (BPU) for prediction. This unit predicts the\r\ntarget address not only based on the EIP of the branch but also\r\nbased on the execution path through which execution reached\r\nthis EIP. The BPU can efficiently predict the following branch\r\ntypes: conditional branches, direct calls and jumps, indirect calls\r\nand jumps, returns.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/92331a8e-5d14-470a-9459-ec5714812743.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e6d4f9f9f7c3c77ce80184d16795bc112395ff571d2f8cf79c766e00f26a87e8",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 314
      },
      {
        "segments": [
          {
            "segment_id": "038b11de-52b8-49c8-b13d-fedad9bd2d05",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 308,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n307 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.IND_CALL\r\nEventSel=C4H, UMask=FBH, Precise\r\nIND_CALL counts the number of near indirect CALL branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.REL_CALL\r\nEventSel=C4H, UMask=FDH, Precise\r\nREL_CALL counts the number of near relative CALL branch\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_INST_RETIRED.TAKEN_JCC\r\nEventSel=C4H, UMask=FEH, Precise\r\nTAKEN_JCC counts the number of taken conditional branch (JCC)\r\ninstructions retired. Branch prediction predicts the branch target\r\nand enables the processor to begin executing instructions long\r\nbefore the branch true execution path is known. All branches\r\nutilize the branch prediction unit (BPU) for prediction. This unit\r\npredicts the target address not only based on the EIP of the\r\nbranch but also based on the execution path through which\r\nexecution reached this EIP. The BPU can efficiently predict the\r\nfollowing branch types: conditional branches, direct calls and\r\njumps, indirect calls and jumps, returns.\r\nBR_MISP_RETIRED.ALL_BRANCHES\r\nEventSel=C5H, UMask=00H, Architectural,\r\nPrecise\r\nALL_BRANCHES counts the number of any mispredicted branch\r\ninstructions retired. This umask is an architecturally defined\r\nevent. This event counts the number of retired branch\r\ninstructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/038b11de-52b8-49c8-b13d-fedad9bd2d05.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d1c8048d2a79c024444218a4ae59d5533a678b9a78f7436436c0a2522e919248",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 399
      },
      {
        "segments": [
          {
            "segment_id": "e5b2b678-d20f-439e-a84f-00e0e348a385",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 309,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n308 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.JCC\r\nEventSel=C5H, UMask=7EH, Precise\r\nJCC counts the number of mispredicted conditional branches (JCC)\r\ninstructions retired. This event counts the number of retired\r\nbranch instructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path.\r\nBR_MISP_RETIRED.NON_RETURN_IND\r\nEventSel=C5H, UMask=EBH, Precise\r\nNON_RETURN_IND counts the number of mispredicted near\r\nindirect JMP and near indirect CALL branch instructions retired.\r\nThis event counts the number of retired branch instructions that\r\nwere mispredicted by the processor, categorized by type. A\r\nbranch misprediction occurs when the processor predicts that\r\nthe branch would be taken, but it is not, or vice-versa. When the\r\nmisprediction is discovered, all the instructions executed in the\r\nwrong (speculative) path must be discarded, and the processor\r\nmust start fetching from the correct path.\r\nBR_MISP_RETIRED.RETURN\r\nEventSel=C5H, UMask=F7H, Precise\r\nRETURN counts the number of mispredicted near RET branch\r\ninstructions retired. This event counts the number of retired\r\nbranch instructions that were mispredicted by the processor,\r\ncategorized by type. A branch misprediction occurs when the\r\nprocessor predicts that the branch would be taken, but it is not,\r\nor vice-versa. When the misprediction is discovered, all the\r\ninstructions executed in the wrong (speculative) path must be\r\ndiscarded, and the processor must start fetching from the\r\ncorrect path.\r\nBR_MISP_RETIRED.IND_CALL\r\nEventSel=C5H, UMask=FBH, Precise\r\nIND_CALL counts the number of mispredicted near indirect CALL\r\nbranch instructions retired. This event counts the number of\r\nretired branch instructions that were mispredicted by the\r\nprocessor, categorized by type. A branch misprediction occurs\r\nwhen the processor predicts that the branch would be taken, but\r\nit is not, or vice-versa. When the misprediction is discovered, all\r\nthe instructions executed in the wrong (speculative) path must\r\nbe discarded, and the processor must start fetching from the\r\ncorrect path.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e5b2b678-d20f-439e-a84f-00e0e348a385.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ecacac47fbe799f294ed3b224f929d13ecbfd740b9ac218011dd3edc6550f721",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 350
      },
      {
        "segments": [
          {
            "segment_id": "4c7c92ee-57e7-4114-b64c-023c53e66e87",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 310,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n309 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_MISP_RETIRED.TAKEN_JCC\r\nEventSel=C5H, UMask=FEH, Precise\r\nTAKEN_JCC counts the number of mispredicted taken conditional\r\nbranch (JCC) instructions retired. This event counts the number\r\nof retired branch instructions that were mispredicted by the\r\nprocessor, categorized by type. A branch misprediction occurs\r\nwhen the processor predicts that the branch would be taken, but\r\nit is not, or vice-versa. When the misprediction is discovered, all\r\nthe instructions executed in the wrong (speculative) path must\r\nbe discarded, and the processor must start fetching from the\r\ncorrect path.\r\nNO_ALLOC_CYCLES.ROB_FULL\r\nEventSel=CAH, UMask=01H Counts the number of cycles when no uops are allocated and the\r\nROB is full (less than 2 entries available).\r\nNO_ALLOC_CYCLES.MISPREDICTS\r\nEventSel=CAH, UMask=04H\r\nCounts the number of cycles when no uops are allocated and the\r\nalloc pipe is stalled waiting for a mispredicted jump to retire.\r\nAfter the misprediction is detected, the front end will start\r\nimmediately but the allocate pipe stalls until the mispredicted.\r\nNO_ALLOC_CYCLES.RAT_STALL\r\nEventSel=CAH, UMask=20H Counts the number of cycles when no uops are allocated and a\r\nRATstall is asserted.\r\nNO_ALLOC_CYCLES.ALL\r\nEventSel=CAH, UMask=3FH\r\nThe NO_ALLOC_CYCLES.ALL event counts the number of cycles\r\nwhen the front-end does not provide any instructions to be\r\nallocated for any reason. This event indicates the cycles where\r\nan allocation stalls occurs, and no UOPS are allocated in that\r\ncycle.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/4c7c92ee-57e7-4114-b64c-023c53e66e87.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=75146f3cbeafcf68387ea435b22c448aeea957be227d39a727038465430c53cb",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 234
      },
      {
        "segments": [
          {
            "segment_id": "d00c28a2-6ad5-4ae0-aec6-a1ed5c6ce494",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 311,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n310 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nNO_ALLOC_CYCLES.NOT_DELIVERED\r\nEventSel=CAH, UMask=50H\r\nThe NO_ALLOC_CYCLES.NOT_DELIVERED event is used to\r\nmeasure front-end inefficiencies, i.e. when front-end of the\r\nmachine is not delivering micro-ops to the back-end and the\r\nback-end is not stalled. This event can be used to identify if the\r\nmachine is truly front-end bound. When this event occurs, it is an\r\nindication that the front-end of the machine is operating at less\r\nthan its theoretical peak performance. Background: We can think\r\nof the processor pipeline as being divided into 2 broader parts:\r\nFront-end and Back-end. Front-end is responsible for fetching\r\nthe instruction, decoding into micro-ops (uops) in machine\r\nunderstandable format and putting them into a micro-op queue\r\nto be consumed by back end. The back-end then takes these\r\nmicro-ops, allocates the required resources. When all resources\r\nare ready, micro-ops are executed. If the back-end is not ready to\r\naccept micro-ops from the front-end, then we do not want to\r\ncount these as front-end bottlenecks. However, whenever we\r\nhave bottlenecks in the back-end, we will have allocation unit\r\nstalls and eventually forcing the front-end to wait until the back\u0002end is ready to receive more UOPS. This event counts the cycles\r\nonly when back-end is requesting more uops and front-end is not\r\nable to provide them. Some examples of conditions that cause\r\nfront-end efficiencies are: Icache misses, ITLB misses, and\r\ndecoder restrictions that limit the the front-end bandwidth.\r\nRS_FULL_STALL.MEC\r\nEventSel=CBH, UMask=01H\r\nCounts the number of cycles and allocation pipeline is stalled and\r\nis waiting for a free MEC reservation station entry. The cycles\r\nshould be appropriately counted in case of the cracked ops e.g. In\r\ncase of a cracked load-op, the load portion is sent to M.\r\nRS_FULL_STALL.ALL\r\nEventSel=CBH, UMask=1FH\r\nCounts the number of cycles the Alloc pipeline is stalled when\r\nany one of the RSs (IEC, FPC and MEC) is full. This event is a\r\nsuperset of all the individual RS stall event counts.\r\nCYCLES_DIV_BUSY.ALL\r\nEventSel=CDH, UMask=01H\r\nCycles the divider is busy.This event counts the cycles when the\r\ndivide unit is unable to accept a new divide UOP because it is\r\nbusy processing a previously dispatched UOP. The cycles will be\r\ncounted irrespective of whether or not another divide UOP is\r\nwaiting to enter the divide unit (from the RS). This event might\r\ncount cycles while a divide is in progress even if the RS is empty.\r\nThe divide instruction is one of the longest latency instructions\r\nin the machine. Hence, it has a special event associated with it to\r\nhelp determine if divides are delaying the retirement of\r\ninstructions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d00c28a2-6ad5-4ae0-aec6-a1ed5c6ce494.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5c1f2c6909df9f99f714ff1c8af8d121618bd2d9344c80a90d561d98f5fa5894",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 444
      },
      {
        "segments": [
          {
            "segment_id": "8feb4301-f1c7-45fe-8681-1a8142b0524d",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 312,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n311 Document Number:335279-001 Revision 1.0\r\nTable 17: Performance Events of the Processor Core Supported by Silvermont Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBACLEARS.ALL\r\nEventSel=E6H, UMask=01H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.ANY event\r\ncounts the number of baclears for any type of branch.\r\nBACLEARS.RETURN\r\nEventSel=E6H, UMask=08H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.RETURN\r\nevent counts the number of RETURN baclears.\r\nBACLEARS.COND\r\nEventSel=E6H, UMask=10H\r\nThe BACLEARS event counts the number of times the front end\r\nis resteered, mainly when the Branch Prediction Unit cannot\r\nprovide a correct prediction and this is corrected by the Branch\r\nAddress Calculator at the front end. The BACLEARS.COND event\r\ncounts the number of JCC (Jump on Condtional Code) baclears.\r\nMS_DECODED.MS_ENTRY\r\nEventSel=E7H, UMask=01H\r\nCounts the number of times the MSROM starts a flow of UOPS. It\r\ndoes not count every time a UOP is read from the microcode\r\nROM. The most common case that this counts is when a micro\u0002coded instruction is encountered by the front end of the\r\nmachine. Other cases include when an instruction encounters a\r\nfault, trap, or microcode assist of any sort. The event will count\r\nMSROM startups for UOPS that are speculative, and\r\nsubsequently cleared by branch mispredict or machine clear.\r\nBackground: UOPS are produced by two mechanisms. Either they\r\nare generated by hardware that decodes instructions into UOPS,\r\nor they are delivered by a ROM (called the MSROM) that holds\r\nUOPS associated with a specific instruction. MSROM UOPS might\r\nalso be delivered in response to some condition such as a fault or\r\nother exceptional condition. This event is an excellent\r\nmechanism for detecting instructions that require the use of\r\nMSROM instructions.\r\nDECODE_RESTRICTION.PREDECODE_WRONG\r\nEventSel=E9H, UMask=01H Counts the number of times a decode restriction reduced the\r\ndecode throughput due to wrong instruction length prediction.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8feb4301-f1c7-45fe-8681-1a8142b0524d.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=68833c6df925f5029316ca3fe39d6f774849158dd70e4c581f8faf6dc476c0ee",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "74d5ed90-4316-4eaa-9cbb-5de17a41325a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 313,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n312 Document Number:335279-001 Revision 1.0\r\nPerformance Monitoring Events based on Bonnell\r\nMicroarchitecture\r\nNext Generation Intel Atom processors based on the Bonnell Microarchitecture support the performance\u0002monitoring events listed in the table below.\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nSTORE_FORWARDS.GOOD\r\nEventSel=02H, UMask=81H Good store forwards.\r\nREISSUE.OVERLAP_STORE\r\nEventSel=03H, UMask=01H Micro-op reissues on a store-load collision.\r\nREISSUE.ANY\r\nEventSel=03H, UMask=7FH Micro-op reissues for any cause.\r\nREISSUE.OVERLAP_STORE.AR\r\nEventSel=03H, UMask=81H Micro-op reissues on a store-load collision (At Retirement).\r\nREISSUE.ANY.AR\r\nEventSel=03H, UMask=FFH Micro-op reissues for any cause (At Retirement).\r\nMISALIGN_MEM_REF.LD_SPLIT\r\nEventSel=05H, UMask=09H Load splits.\r\nMISALIGN_MEM_REF.ST_SPLIT\r\nEventSel=05H, UMask=0AH Store splits.\r\nMISALIGN_MEM_REF.SPLIT\r\nEventSel=05H, UMask=0FH Memory references that cross an 8-byte boundary.\r\nMISALIGN_MEM_REF.LD_SPLIT.AR\r\nEventSel=05H, UMask=89H Load splits (At Retirement).\r\nMISALIGN_MEM_REF.ST_SPLIT.AR\r\nEventSel=05H, UMask=8AH Store splits (Ar Retirement).\r\nMISALIGN_MEM_REF.RMW_SPLIT\r\nEventSel=05H, UMask=8CH ld-op-st splits.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/74d5ed90-4316-4eaa-9cbb-5de17a41325a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=394932f3315644fad0677b1477aba527fd4302fd101081f2f364475e62dfec8e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 490
      },
      {
        "segments": [
          {
            "segment_id": "372eb7a0-7d87-45b6-956f-61d8746aa26b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 314,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n313 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nMISALIGN_MEM_REF.SPLIT.AR\r\nEventSel=05H, UMask=8FH Memory references that cross an 8-byte boundary (At\r\nRetirement).\r\nMISALIGN_MEM_REF.LD_BUBBLE\r\nEventSel=05H, UMask=91H Nonzero segbase load 1 bubble.\r\nMISALIGN_MEM_REF.ST_BUBBLE\r\nEventSel=05H, UMask=92H Nonzero segbase store 1 bubble.\r\nMISALIGN_MEM_REF.RMW_BUBBLE\r\nEventSel=05H, UMask=94H Nonzero segbase ld-op-st 1 bubble.\r\nMISALIGN_MEM_REF.BUBBLE\r\nEventSel=05H, UMask=97H Nonzero segbase 1 bubble.\r\nSEGMENT_REG_LOADS.ANY\r\nEventSel=06H, UMask=80H Number of segment register loads.\r\nPREFETCH.SOFTWARE_PREFETCH\r\nEventSel=07H, UMask=0FH Any Software prefetch.\r\nPREFETCH.HW_PREFETCH\r\nEventSel=07H, UMask=10H L1 hardware prefetch request.\r\nPREFETCH.PREFETCHT0\r\nEventSel=07H, UMask=81H Streaming SIMD Extensions (SSE) PrefetchT0 instructions\r\nexecuted.\r\nPREFETCH.PREFETCHT1\r\nEventSel=07H, UMask=82H Streaming SIMD Extensions (SSE) PrefetchT1 instructions\r\nexecuted.\r\nPREFETCH.PREFETCHT2\r\nEventSel=07H, UMask=84H Streaming SIMD Extensions (SSE) PrefetchT2 instructions\r\nexecuted.\r\nPREFETCH.SW_L2\r\nEventSel=07H, UMask=86H Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2\r\ninstructions executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/372eb7a0-7d87-45b6-956f-61d8746aa26b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=45873ccdd7eb51213c66ab7c7d177faba5146935b6d319e864d5e87126f6c852",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "77af3821-7913-431a-a865-43adce3c1dc6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 315,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n314 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nPREFETCH.PREFETCHNTA\r\nEventSel=07H, UMask=88H Streaming SIMD Extensions (SSE) Prefetch NTA instructions\r\nexecuted.\r\nPREFETCH.SOFTWARE_PREFETCH.AR\r\nEventSel=07H, UMask=8FH Any Software prefetch.\r\nDATA_TLB_MISSES.DTLB_MISS_LD\r\nEventSel=08H, UMask=05H DTLB misses due to load operations.\r\nDATA_TLB_MISSES.DTLB_MISS_ST\r\nEventSel=08H, UMask=06H DTLB misses due to store operations.\r\nDATA_TLB_MISSES.DTLB_MISS\r\nEventSel=08H, UMask=07H Memory accesses that missed the DTLB.\r\nDATA_TLB_MISSES.L0_DTLB_MISS_LD\r\nEventSel=08H, UMask=09H L0 DTLB misses due to load operations.\r\nDATA_TLB_MISSES.L0_DTLB_MISS_ST\r\nEventSel=08H, UMask=0AH L0 DTLB misses due to store operations.\r\nDISPATCH_BLOCKED.ANY\r\nEventSel=09H, UMask=20H Memory cluster signals to block micro-op dispatch for any reason.\r\nCPU_CLK_UNHALTED.CORE\r\nArchitectural, Fixed Core cycles when core is not halted.\r\nCPU_CLK_UNHALTED.REF\r\nArchitectural, Fixed Reference cycles when core is not halted.\r\nINST_RETIRED.ANY\r\nArchitectural, Fixed Instructions retired.\r\nPAGE_WALKS.D_SIDE_WALKS\r\nEventSel=0CH, UMask=01H Number of D-side only page walks.\r\nPAGE_WALKS.D_SIDE_CYCLES\r\nEventSel=0CH, UMask=01H Duration of D-side only page walks.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/77af3821-7913-431a-a865-43adce3c1dc6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f9a2a2ad6688a6342206e4a7b9e7b5b542b3e1f52b9714b6bff82777d5b6a4f6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "21a7dfc9-c154-467e-81aa-98f76c7fc81a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 316,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n315 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nPAGE_WALKS.I_SIDE_WALKS\r\nEventSel=0CH, UMask=02H Number of I-Side page walks.\r\nPAGE_WALKS.I_SIDE_CYCLES\r\nEventSel=0CH, UMask=02H Duration of I-Side page walks.\r\nPAGE_WALKS.WALKS\r\nEventSel=0CH, UMask=03H Number of page-walks executed.\r\nPAGE_WALKS.CYCLES\r\nEventSel=0CH, UMask=03H Duration of page-walks in core cycles.\r\nX87_COMP_OPS_EXE.ANY.S\r\nEventSel=10H, UMask=01H Floating point computational micro-ops executed.\r\nX87_COMP_OPS_EXE.FXCH.S\r\nEventSel=10H, UMask=02H FXCH uops executed.\r\nX87_COMP_OPS_EXE.ANY.AR\r\nEventSel=10H, UMask=81H, Precise Floating point computational micro-ops retired.\r\nX87_COMP_OPS_EXE.FXCH.AR\r\nEventSel=10H, UMask=82H, Precise FXCH uops retired.\r\nFP_ASSIST.S\r\nEventSel=11H, UMask=01H Floating point assists.\r\nFP_ASSIST.AR\r\nEventSel=11H, UMask=81H Floating point assists for retired operations.\r\nMUL.S\r\nEventSel=12H, UMask=01H Multiply operations executed.\r\nMUL.AR\r\nEventSel=12H, UMask=81H Multiply operations retired.\r\nDIV.S\r\nEventSel=13H, UMask=01H Divide operations executed.\r\nDIV.AR\r\nEventSel=13H, UMask=81H Divide operations retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/21a7dfc9-c154-467e-81aa-98f76c7fc81a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=f1c836ce51c848a707fc6c05dad302344999ef1e3822d4337a33b99e25f04da6",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 399
      },
      {
        "segments": [
          {
            "segment_id": "eba64423-98ea-4d0b-bc8f-2ff14074548e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 317,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n316 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nCYCLES_DIV_BUSY\r\nEventSel=14H, UMask=01H Cycles the divider is busy.\r\nL2_ADS.SELF\r\nEventSel=21H, UMask=40H Cycles L2 address bus is in use.\r\nL2_DBUS_BUSY.SELF\r\nEventSel=22H, UMask=40H Cycles the L2 cache data bus is busy.\r\nL2_DBUS_BUSY_RD.SELF\r\nEventSel=23H, UMask=40H Cycles the L2 transfers data to the core.\r\nL2_LINES_IN.SELF.DEMAND\r\nEventSel=24H, UMask=40H L2 cache misses.\r\nL2_LINES_IN.SELF.PREFETCH\r\nEventSel=24H, UMask=50H L2 cache misses.\r\nL2_LINES_IN.SELF.ANY\r\nEventSel=24H, UMask=70H L2 cache misses.\r\nL2_M_LINES_IN.SELF\r\nEventSel=25H, UMask=40H L2 cache line modifications.\r\nL2_LINES_OUT.SELF.DEMAND\r\nEventSel=26H, UMask=40H L2 cache lines evicted.\r\nL2_LINES_OUT.SELF.PREFETCH\r\nEventSel=26H, UMask=50H L2 cache lines evicted.\r\nL2_LINES_OUT.SELF.ANY\r\nEventSel=26H, UMask=70H L2 cache lines evicted.\r\nL2_M_LINES_OUT.SELF.DEMAND\r\nEventSel=27H, UMask=40H Modified lines evicted from the L2 cache.\r\nL2_M_LINES_OUT.SELF.PREFETCH\r\nEventSel=27H, UMask=50H Modified lines evicted from the L2 cache.\r\nL2_M_LINES_OUT.SELF.ANY\r\nEventSel=27H, UMask=70H Modified lines evicted from the L2 cache.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/eba64423-98ea-4d0b-bc8f-2ff14074548e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=917133650d4a9939feaebb0b35779a2063424dd7fe59396f90c66bbd38559ec7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3a143a04-923e-4a4f-b723-a089747cdbb6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 318,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n317 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_IFETCH.SELF.I_STATE\r\nEventSel=28H, UMask=41H L2 cacheable instruction fetch requests.\r\nL2_IFETCH.SELF.S_STATE\r\nEventSel=28H, UMask=42H L2 cacheable instruction fetch requests.\r\nL2_IFETCH.SELF.E_STATE\r\nEventSel=28H, UMask=44H L2 cacheable instruction fetch requests.\r\nL2_IFETCH.SELF.M_STATE\r\nEventSel=28H, UMask=48H L2 cacheable instruction fetch requests.\r\nL2_IFETCH.SELF.MESI\r\nEventSel=28H, UMask=4FH L2 cacheable instruction fetch requests.\r\nL2_LD.SELF.DEMAND.I_STATE\r\nEventSel=29H, UMask=41H L2 cache reads.\r\nL2_LD.SELF.DEMAND.S_STATE\r\nEventSel=29H, UMask=42H L2 cache reads.\r\nL2_LD.SELF.DEMAND.E_STATE\r\nEventSel=29H, UMask=44H L2 cache reads.\r\nL2_LD.SELF.DEMAND.M_STATE\r\nEventSel=29H, UMask=48H L2 cache reads.\r\nL2_LD.SELF.DEMAND.MESI\r\nEventSel=29H, UMask=4FH L2 cache reads.\r\nL2_LD.SELF.PREFETCH.I_STATE\r\nEventSel=29H, UMask=51H L2 cache reads.\r\nL2_LD.SELF.PREFETCH.S_STATE\r\nEventSel=29H, UMask=52H L2 cache reads.\r\nL2_LD.SELF.PREFETCH.E_STATE\r\nEventSel=29H, UMask=54H L2 cache reads.\r\nL2_LD.SELF.PREFETCH.M_STATE\r\nEventSel=29H, UMask=58H L2 cache reads.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/3a143a04-923e-4a4f-b723-a089747cdbb6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d7b374895ba96f7d09c794b5f676ad4bc6bfc518868bec5c1d97f6a564701206",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "69a6b6b3-d4ea-428d-828f-0f7ea02efaf8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 319,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n318 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_LD.SELF.PREFETCH.MESI\r\nEventSel=29H, UMask=5FH L2 cache reads.\r\nL2_LD.SELF.ANY.I_STATE\r\nEventSel=29H, UMask=71H L2 cache reads.\r\nL2_LD.SELF.ANY.S_STATE\r\nEventSel=29H, UMask=72H L2 cache reads.\r\nL2_LD.SELF.ANY.E_STATE\r\nEventSel=29H, UMask=74H L2 cache reads.\r\nL2_LD.SELF.ANY.M_STATE\r\nEventSel=29H, UMask=78H L2 cache reads.\r\nL2_LD.SELF.ANY.MESI\r\nEventSel=29H, UMask=7FH L2 cache reads.\r\nL2_ST.SELF.I_STATE\r\nEventSel=2AH, UMask=41H L2 store requests.\r\nL2_ST.SELF.S_STATE\r\nEventSel=2AH, UMask=42H L2 store requests.\r\nL2_ST.SELF.E_STATE\r\nEventSel=2AH, UMask=44H L2 store requests.\r\nL2_ST.SELF.M_STATE\r\nEventSel=2AH, UMask=48H L2 store requests.\r\nL2_ST.SELF.MESI\r\nEventSel=2AH, UMask=4FH L2 store requests.\r\nL2_LOCK.SELF.I_STATE\r\nEventSel=2BH, UMask=41H L2 locked accesses.\r\nL2_LOCK.SELF.S_STATE\r\nEventSel=2BH, UMask=42H L2 locked accesses.\r\nL2_LOCK.SELF.E_STATE\r\nEventSel=2BH, UMask=44H L2 locked accesses.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/69a6b6b3-d4ea-428d-828f-0f7ea02efaf8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9c59e2ec8337bcff21f7f3eb7e4cf076c277bf5ff19c9dcc2d9b77b1b8891e94",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 366
      },
      {
        "segments": [
          {
            "segment_id": "827ca015-a464-42fe-8490-396df395c030",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 320,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n319 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_LOCK.SELF.M_STATE\r\nEventSel=2BH, UMask=48H L2 locked accesses.\r\nL2_LOCK.SELF.MESI\r\nEventSel=2BH, UMask=4FH L2 locked accesses.\r\nL2_DATA_RQSTS.SELF.I_STATE\r\nEventSel=2CH, UMask=41H All data requests from the L1 data cache.\r\nL2_DATA_RQSTS.SELF.S_STATE\r\nEventSel=2CH, UMask=42H All data requests from the L1 data cache.\r\nL2_DATA_RQSTS.SELF.E_STATE\r\nEventSel=2CH, UMask=44H All data requests from the L1 data cache.\r\nL2_DATA_RQSTS.SELF.M_STATE\r\nEventSel=2CH, UMask=48H All data requests from the L1 data cache.\r\nL2_DATA_RQSTS.SELF.MESI\r\nEventSel=2CH, UMask=4FH All data requests from the L1 data cache.\r\nL2_LD_IFETCH.SELF.I_STATE\r\nEventSel=2DH, UMask=41H All read requests from L1 instruction and data caches.\r\nL2_LD_IFETCH.SELF.S_STATE\r\nEventSel=2DH, UMask=42H All read requests from L1 instruction and data caches.\r\nL2_LD_IFETCH.SELF.E_STATE\r\nEventSel=2DH, UMask=44H All read requests from L1 instruction and data caches.\r\nL2_LD_IFETCH.SELF.M_STATE\r\nEventSel=2DH, UMask=48H All read requests from L1 instruction and data caches.\r\nL2_LD_IFETCH.SELF.MESI\r\nEventSel=2DH, UMask=4FH All read requests from L1 instruction and data caches.\r\nL2_RQSTS.SELF.DEMAND.I_STATE\r\nEventSel=2EH, UMask=41H, Architectural L2 cache demand requests from this core that missed the L2.\r\nL2_RQSTS.SELF.DEMAND.S_STATE\r\nEventSel=2EH, UMask=42H L2 cache requests.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/827ca015-a464-42fe-8490-396df395c030.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=cda4638d130e067311b1921e37379d7027be1961f1bc9f2bc9915b8440ffe856",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "695f841f-9240-447e-a0f3-48194080def1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 321,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n320 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_RQSTS.SELF.DEMAND.E_STATE\r\nEventSel=2EH, UMask=44H L2 cache requests.\r\nL2_RQSTS.SELF.DEMAND.M_STATE\r\nEventSel=2EH, UMask=48H L2 cache requests.\r\nL2_RQSTS.SELF.DEMAND.MESI\r\nEventSel=2EH, UMask=4FH, Architectural L2 cache demand requests from this core.\r\nL2_RQSTS.SELF.PREFETCH.I_STATE\r\nEventSel=2EH, UMask=51H L2 cache requests.\r\nL2_RQSTS.SELF.PREFETCH.S_STATE\r\nEventSel=2EH, UMask=52H L2 cache requests.\r\nL2_RQSTS.SELF.PREFETCH.E_STATE\r\nEventSel=2EH, UMask=54H L2 cache requests.\r\nL2_RQSTS.SELF.PREFETCH.M_STATE\r\nEventSel=2EH, UMask=58H L2 cache requests.\r\nL2_RQSTS.SELF.PREFETCH.MESI\r\nEventSel=2EH, UMask=5FH L2 cache requests.\r\nL2_RQSTS.SELF.ANY.I_STATE\r\nEventSel=2EH, UMask=71H L2 cache requests.\r\nL2_RQSTS.SELF.ANY.S_STATE\r\nEventSel=2EH, UMask=72H L2 cache requests.\r\nL2_RQSTS.SELF.ANY.E_STATE\r\nEventSel=2EH, UMask=74H L2 cache requests.\r\nL2_RQSTS.SELF.ANY.M_STATE\r\nEventSel=2EH, UMask=78H L2 cache requests.\r\nL2_RQSTS.SELF.ANY.MESI\r\nEventSel=2EH, UMask=7FH L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.DEMAND.I_STATE\r\nEventSel=30H, UMask=41H Rejected L2 cache requests.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/695f841f-9240-447e-a0f3-48194080def1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=80fa972a1baecfb6ca869986d3f1226526a8bc08c15180c9d0bd15eca9674409",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "aa667c0a-a5ec-4098-8bdd-9df2a059e266",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 322,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n321 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_REJECT_BUSQ.SELF.DEMAND.S_STATE\r\nEventSel=30H, UMask=42H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.DEMAND.E_STATE\r\nEventSel=30H, UMask=44H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.DEMAND.M_STATE\r\nEventSel=30H, UMask=48H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.DEMAND.MESI\r\nEventSel=30H, UMask=4FH Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.PREFETCH.I_STATE\r\nEventSel=30H, UMask=51H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.PREFETCH.S_STATE\r\nEventSel=30H, UMask=52H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.PREFETCH.E_STATE\r\nEventSel=30H, UMask=54H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.PREFETCH.M_STATE\r\nEventSel=30H, UMask=58H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.PREFETCH.MESI\r\nEventSel=30H, UMask=5FH Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.ANY.I_STATE\r\nEventSel=30H, UMask=71H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.ANY.S_STATE\r\nEventSel=30H, UMask=72H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.ANY.E_STATE\r\nEventSel=30H, UMask=74H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.ANY.M_STATE\r\nEventSel=30H, UMask=78H Rejected L2 cache requests.\r\nL2_REJECT_BUSQ.SELF.ANY.MESI\r\nEventSel=30H, UMask=7FH Rejected L2 cache requests.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/aa667c0a-a5ec-4098-8bdd-9df2a059e266.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=14593594ba4b5a8a3fece2fdb19c8937fc7e1ee40afebd7ddbd903bfc4fe01e9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 408
      },
      {
        "segments": [
          {
            "segment_id": "31dad2b0-8efb-4f67-8921-d6cccf5dbb8b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 323,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n322 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nL2_NO_REQ.SELF\r\nEventSel=32H, UMask=40H Cycles no L2 cache requests are pending.\r\nEIST_TRANS\r\nEventSel=3AH, UMask=00H Number of Enhanced Intel SpeedStep(R) Technology (EIST)\r\ntransitions.\r\nTHERMAL_TRIP\r\nEventSel=3BH, UMask=C0H Number of thermal trips.\r\nCPU_CLK_UNHALTED.CORE_P\r\nEventSel=3CH, UMask=00H, Architectural Core cycles when core is not halted.\r\nCPU_CLK_UNHALTED.BUS\r\nEventSel=3CH, UMask=01H, Architectural Bus cycles when core is not halted.\r\nL1D_CACHE.REPL\r\nEventSel=40H, UMask=08H L1 Data line replacements.\r\nL1D_CACHE.EVICT\r\nEventSel=40H, UMask=10H Modified cache lines evicted from the L1 data cache.\r\nL1D_CACHE.REPLM\r\nEventSel=40H, UMask=48H Modified cache lines allocated in the L1 data cache.\r\nL1D_CACHE.ALL_REF\r\nEventSel=40H, UMask=83H L1 Data reads and writes.\r\nL1D_CACHE.LD\r\nEventSel=40H, UMask=A1H L1 Cacheable Data Reads.\r\nL1D_CACHE.ST\r\nEventSel=40H, UMask=A2H L1 Cacheable Data Writes.\r\nL1D_CACHE.ALL_CACHE_REF\r\nEventSel=40H, UMask=A3H L1 Data Cacheable reads and writes.\r\nBUS_REQUEST_OUTSTANDING.SELF\r\nEventSel=60H, UMask=40H Outstanding cacheable data read bus requests duration.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/31dad2b0-8efb-4f67-8921-d6cccf5dbb8b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=05622e9b44d7776545a7e674db8b0e03d550ec85303adfebb755f6ff4be7d9c0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "e09f705f-cfe2-490e-bcb6-148d148ca390",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 324,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n323 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBUS_REQUEST_OUTSTANDING.ALL_AGENTS\r\nEventSel=60H, UMask=E0H Outstanding cacheable data read bus requests duration.\r\nBUS_BNR_DRV.THIS_AGENT\r\nEventSel=61H, UMask=00H Number of Bus Not Ready signals asserted.\r\nBUS_BNR_DRV.ALL_AGENTS\r\nEventSel=61H, UMask=20H Number of Bus Not Ready signals asserted.\r\nBUS_DRDY_CLOCKS.THIS_AGENT\r\nEventSel=62H, UMask=00H Bus cycles when data is sent on the bus.\r\nBUS_DRDY_CLOCKS.ALL_AGENTS\r\nEventSel=62H, UMask=20H Bus cycles when data is sent on the bus.\r\nBUS_LOCK_CLOCKS.SELF\r\nEventSel=63H, UMask=40H Bus cycles when a LOCK signal is asserted.\r\nBUS_LOCK_CLOCKS.ALL_AGENTS\r\nEventSel=63H, UMask=E0H Bus cycles when a LOCK signal is asserted.\r\nBUS_DATA_RCV.SELF\r\nEventSel=64H, UMask=40H Bus cycles while processor receives data.\r\nBUS_TRANS_BRD.SELF\r\nEventSel=65H, UMask=40H Burst read bus transactions.\r\nBUS_TRANS_BRD.ALL_AGENTS\r\nEventSel=65H, UMask=E0H Burst read bus transactions.\r\nBUS_TRANS_RFO.SELF\r\nEventSel=66H, UMask=40H RFO bus transactions.\r\nBUS_TRANS_RFO.ALL_AGENTS\r\nEventSel=66H, UMask=E0H RFO bus transactions.\r\nBUS_TRANS_WB.SELF\r\nEventSel=67H, UMask=40H Explicit writeback bus transactions.\r\nBUS_TRANS_WB.ALL_AGENTS\r\nEventSel=67H, UMask=E0H Explicit writeback bus transactions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/e09f705f-cfe2-490e-bcb6-148d148ca390.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=322cee8468b18dafc7868d0c175c124f38101dbe7607644a7a98500b205e9bc0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8375bdd7-f4a3-4aa4-8d35-9f0e1facaaa0",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 325,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n324 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBUS_TRANS_IFETCH.SELF\r\nEventSel=68H, UMask=40H Instruction-fetch bus transactions.\r\nBUS_TRANS_IFETCH.ALL_AGENTS\r\nEventSel=68H, UMask=E0H Instruction-fetch bus transactions.\r\nBUS_TRANS_INVAL.SELF\r\nEventSel=69H, UMask=40H Invalidate bus transactions.\r\nBUS_TRANS_INVAL.ALL_AGENTS\r\nEventSel=69H, UMask=E0H Invalidate bus transactions.\r\nBUS_TRANS_PWR.SELF\r\nEventSel=6AH, UMask=40H Partial write bus transaction.\r\nBUS_TRANS_PWR.ALL_AGENTS\r\nEventSel=6AH, UMask=E0H Partial write bus transaction.\r\nBUS_TRANS_P.SELF\r\nEventSel=6BH, UMask=40H Partial bus transactions.\r\nBUS_TRANS_P.ALL_AGENTS\r\nEventSel=6BH, UMask=E0H Partial bus transactions.\r\nBUS_TRANS_IO.SELF\r\nEventSel=6CH, UMask=40H IO bus transactions.\r\nBUS_TRANS_IO.ALL_AGENTS\r\nEventSel=6CH, UMask=E0H IO bus transactions.\r\nBUS_TRANS_DEF.SELF\r\nEventSel=6DH, UMask=40H Deferred bus transactions.\r\nBUS_TRANS_DEF.ALL_AGENTS\r\nEventSel=6DH, UMask=E0H Deferred bus transactions.\r\nBUS_TRANS_BURST.SELF\r\nEventSel=6EH, UMask=40H Burst (full cache-line) bus transactions.\r\nBUS_TRANS_BURST.ALL_AGENTS\r\nEventSel=6EH, UMask=E0H Burst (full cache-line) bus transactions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8375bdd7-f4a3-4aa4-8d35-9f0e1facaaa0.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=75e7be06ecd7b51f9a6443837a4a9af3acc3606ac61a62e04fe20738d726ef60",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "8f4c63e1-da23-4f14-a317-10880ff4ec9a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 326,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n325 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBUS_TRANS_MEM.SELF\r\nEventSel=6FH, UMask=40H Memory bus transactions.\r\nBUS_TRANS_MEM.ALL_AGENTS\r\nEventSel=6FH, UMask=E0H Memory bus transactions.\r\nBUS_TRANS_ANY.SELF\r\nEventSel=70H, UMask=40H All bus transactions.\r\nBUS_TRANS_ANY.ALL_AGENTS\r\nEventSel=70H, UMask=E0H All bus transactions.\r\nEXT_SNOOP.THIS_AGENT.CLEAN\r\nEventSel=77H, UMask=01H External snoops.\r\nEXT_SNOOP.THIS_AGENT.HIT\r\nEventSel=77H, UMask=02H External snoops.\r\nEXT_SNOOP.THIS_AGENT.HITM\r\nEventSel=77H, UMask=08H External snoops.\r\nEXT_SNOOP.THIS_AGENT.ANY\r\nEventSel=77H, UMask=0BH External snoops.\r\nEXT_SNOOP.ALL_AGENTS.CLEAN\r\nEventSel=77H, UMask=21H External snoops.\r\nEXT_SNOOP.ALL_AGENTS.HIT\r\nEventSel=77H, UMask=22H External snoops.\r\nEXT_SNOOP.ALL_AGENTS.HITM\r\nEventSel=77H, UMask=28H External snoops.\r\nEXT_SNOOP.ALL_AGENTS.ANY\r\nEventSel=77H, UMask=2BH External snoops.\r\nBUS_HIT_DRV.THIS_AGENT\r\nEventSel=7AH, UMask=00H HIT signal asserted.\r\nBUS_HIT_DRV.ALL_AGENTS\r\nEventSel=7AH, UMask=20H HIT signal asserted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/8f4c63e1-da23-4f14-a317-10880ff4ec9a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=aa1239b15663fed25447b5022a5a9d4f1ef643fdcaac9ea7adf87093ad7092e4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 509
      },
      {
        "segments": [
          {
            "segment_id": "d4e4d31e-9929-4d12-a0f3-4f059637d847",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 327,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n326 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBUS_HITM_DRV.THIS_AGENT\r\nEventSel=7BH, UMask=00H HITM signal asserted.\r\nBUS_HITM_DRV.ALL_AGENTS\r\nEventSel=7BH, UMask=20H HITM signal asserted.\r\nBUSQ_EMPTY.SELF\r\nEventSel=7DH, UMask=40H Bus queue is empty.\r\nSNOOP_STALL_DRV.SELF\r\nEventSel=7EH, UMask=40H Bus stalled for snoops.\r\nSNOOP_STALL_DRV.ALL_AGENTS\r\nEventSel=7EH, UMask=E0H Bus stalled for snoops.\r\nBUS_IO_WAIT.SELF\r\nEventSel=7FH, UMask=40H IO requests waiting in the bus queue.\r\nICACHE.HIT\r\nEventSel=80H, UMask=01H Icache hit.\r\nICACHE.MISSES\r\nEventSel=80H, UMask=02H Icache miss.\r\nICACHE.ACCESSES\r\nEventSel=80H, UMask=03H Instruction fetches.\r\nITLB.HIT\r\nEventSel=82H, UMask=01H ITLB hits.\r\nITLB.MISSES\r\nEventSel=82H, UMask=02H, Precise ITLB misses.\r\nITLB.FLUSH\r\nEventSel=82H, UMask=04H ITLB flushes.\r\nCYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED\r\nEventSel=86H, UMask=01H Cycles during which instruction fetches are stalled.\r\nDECODE_STALL.PFB_EMPTY\r\nEventSel=87H, UMask=01H Decode stall due to PFB empty.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/d4e4d31e-9929-4d12-a0f3-4f059637d847.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5713ab247076cf485630db09b9fd8b7827cf834e3bc46cfe9d3ae46c4b75c45b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b8256343-ff21-4cc2-aeac-f395098d106c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 328,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n327 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nDECODE_STALL.IQ_FULL\r\nEventSel=87H, UMask=02H Decode stall due to IQ full.\r\nBR_INST_TYPE_RETIRED.COND\r\nEventSel=88H, UMask=01H All macro conditional branch instructions.\r\nBR_INST_TYPE_RETIRED.UNCOND\r\nEventSel=88H, UMask=02H All macro unconditional branch instructions, excluding calls and\r\nindirects.\r\nBR_INST_TYPE_RETIRED.IND\r\nEventSel=88H, UMask=04H All indirect branches that are not calls.\r\nBR_INST_TYPE_RETIRED.RET\r\nEventSel=88H, UMask=08H All indirect branches that have a return mnemonic.\r\nBR_INST_TYPE_RETIRED.DIR_CALL\r\nEventSel=88H, UMask=10H All non-indirect calls.\r\nBR_INST_TYPE_RETIRED.IND_CALL\r\nEventSel=88H, UMask=20H All indirect calls, including both register and memory indirect.\r\nBR_INST_TYPE_RETIRED.COND_TAKEN\r\nEventSel=88H, UMask=41H Only taken macro conditional branch instructions.\r\nBR_MISSP_TYPE_RETIRED.COND\r\nEventSel=89H, UMask=01H Mispredicted cond branch instructions retired.\r\nBR_MISSP_TYPE_RETIRED.IND\r\nEventSel=89H, UMask=02H Mispredicted ind branches that are not calls.\r\nBR_MISSP_TYPE_RETIRED.RETURN\r\nEventSel=89H, UMask=04H Mispredicted return branches.\r\nBR_MISSP_TYPE_RETIRED.IND_CALL\r\nEventSel=89H, UMask=08H Mispredicted indirect calls, including both register and memory\r\nindirect. .\r\nBR_MISSP_TYPE_RETIRED.COND_TAKEN\r\nEventSel=89H, UMask=11H Mispredicted and taken cond branch instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/b8256343-ff21-4cc2-aeac-f395098d106c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=eb1b9841dd540e03d3fe2279b590926ee443b76170991a9d6ffbe621ccf38458",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "23129420-dd23-432c-8633-548ee14abf9a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 329,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n328 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nUOPS.MS_CYCLES\r\nEventSel=A9H, UMask=01H, CMask=1\r\nThis event counts the cycles where 1 or more uops are issued by\r\nthe micro-sequencer (MS), including microcode assists and\r\ninserted flows, and written to the IQ. .\r\nMACRO_INSTS.NON_CISC_DECODED\r\nEventSel=AAH, UMask=01H Non-CISC nacro instructions decoded.\r\nMACRO_INSTS.CISC_DECODED\r\nEventSel=AAH, UMask=02H CISC macro instructions decoded.\r\nMACRO_INSTS.ALL_DECODED\r\nEventSel=AAH, UMask=03H All Instructions decoded.\r\nSIMD_UOPS_EXEC.S\r\nEventSel=B0H, UMask=00H SIMD micro-ops executed (excluding stores).\r\nSIMD_UOPS_EXEC.AR\r\nEventSel=B0H, UMask=80H, Precise SIMD micro-ops retired (excluding stores).\r\nSIMD_SAT_UOP_EXEC.S\r\nEventSel=B1H, UMask=00H SIMD saturated arithmetic micro-ops executed.\r\nSIMD_SAT_UOP_EXEC.AR\r\nEventSel=B1H, UMask=80H SIMD saturated arithmetic micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.MUL.S\r\nEventSel=B3H, UMask=01H SIMD packed multiply micro-ops executed.\r\nSIMD_UOP_TYPE_EXEC.SHIFT.S\r\nEventSel=B3H, UMask=02H SIMD packed shift micro-ops executed.\r\nSIMD_UOP_TYPE_EXEC.PACK.S\r\nEventSel=B3H, UMask=04H SIMD packed micro-ops executed.\r\nSIMD_UOP_TYPE_EXEC.UNPACK.S\r\nEventSel=B3H, UMask=08H SIMD unpacked micro-ops executed.\r\nSIMD_UOP_TYPE_EXEC.LOGICAL.S\r\nEventSel=B3H, UMask=10H SIMD packed logical micro-ops executed.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/23129420-dd23-432c-8633-548ee14abf9a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=fa4c24b89f839c0e1020e59b2c53fe99a1581615337a5fa2d2de683fca5290ad",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 412
      },
      {
        "segments": [
          {
            "segment_id": "5a4fd352-58a1-48b2-9130-6fb4e1f89d43",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 330,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n329 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nSIMD_UOP_TYPE_EXEC.ARITHMETIC.S\r\nEventSel=B3H, UMask=20H SIMD packed arithmetic micro-ops executed.\r\nSIMD_UOP_TYPE_EXEC.MUL.AR\r\nEventSel=B3H, UMask=81H SIMD packed multiply micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.SHIFT.AR\r\nEventSel=B3H, UMask=82H SIMD packed shift micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.PACK.AR\r\nEventSel=B3H, UMask=84H SIMD packed micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.UNPACK.AR\r\nEventSel=B3H, UMask=88H SIMD unpacked micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.LOGICAL.AR\r\nEventSel=B3H, UMask=90H SIMD packed logical micro-ops retired.\r\nSIMD_UOP_TYPE_EXEC.ARITHMETIC.AR\r\nEventSel=B3H, UMask=A0H SIMD packed arithmetic micro-ops retired.\r\nINST_RETIRED.ANY_P\r\nEventSel=C0H, UMask=00H, Precise Instructions retired (precise event).\r\nUOPS_RETIRED.ANY\r\nEventSel=C2H, UMask=10H Micro-ops retired.\r\nUOPS_RETIRED.STALLED_CYCLES\r\nEventSel=C2H, UMask=10H Cycles no micro-ops retired.\r\nUOPS_RETIRED.STALLS\r\nEventSel=C2H, UMask=10H Periods no micro-ops retired.\r\nMACHINE_CLEARS.SMC\r\nEventSel=C3H, UMask=01H Self-Modifying Code detected.\r\nBR_INST_RETIRED.ANY\r\nEventSel=C4H, UMask=00H, Architectural Retired branch instructions.\r\nBR_INST_RETIRED.PRED_NOT_TAKEN\r\nEventSel=C4H, UMask=01H Retired branch instructions that were predicted not-taken.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/5a4fd352-58a1-48b2-9130-6fb4e1f89d43.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=69db7598aa2f1005afd1be99de61c55372d58cf2ebce1ce0d4839ecbf62735e9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "745b095b-6af9-4b2d-8dbe-de3936048cfa",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 331,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n330 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nBR_INST_RETIRED.MISPRED_NOT_TAKEN\r\nEventSel=C4H, UMask=02H Retired branch instructions that were mispredicted not-taken.\r\nBR_INST_RETIRED.PRED_TAKEN\r\nEventSel=C4H, UMask=04H Retired branch instructions that were predicted taken.\r\nBR_INST_RETIRED.MISPRED_TAKEN\r\nEventSel=C4H, UMask=08H Retired branch instructions that were mispredicted taken.\r\nBR_INST_RETIRED.TAKEN\r\nEventSel=C4H, UMask=0CH Retired taken branch instructions.\r\nBR_INST_RETIRED.ANY1\r\nEventSel=C4H, UMask=0FH Retired branch instructions.\r\nBR_INST_RETIRED.MISPRED.PS\r\nEventSel=C5H, UMask=00H, Precise Retired mispredicted branch instructions.\r\nBR_INST_RETIRED.MISPRED\r\nEventSel=C5H, UMask=00H, Architectural Retired mispredicted branch instructions (precise event).\r\nCYCLES_INT_MASKED.CYCLES_INT_MASKED\r\nEventSel=C6H, UMask=01H Cycles during which interrupts are disabled.\r\nCYCLES_INT_MASKED.CYCLES_INT_PENDING_AND_MASKED\r\nEventSel=C6H, UMask=02H Cycles during which interrupts are pending and disabled.\r\nSIMD_INST_RETIRED.PACKED_SINGLE\r\nEventSel=C7H, UMask=01H Retired Streaming SIMD Extensions (SSE) packed-single\r\ninstructions.\r\nSIMD_INST_RETIRED.SCALAR_SINGLE\r\nEventSel=C7H, UMask=02H Retired Streaming SIMD Extensions (SSE) scalar-single\r\ninstructions.\r\nSIMD_INST_RETIRED.SCALAR_DOUBLE\r\nEventSel=C7H, UMask=08H Retired Streaming SIMD Extensions 2 (SSE2) scalar-double\r\ninstructions.\r\nSIMD_INST_RETIRED.VECTOR\r\nEventSel=C7H, UMask=10H Retired Streaming SIMD Extensions 2 (SSE2) vector instructions.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/745b095b-6af9-4b2d-8dbe-de3936048cfa.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7a2875507bb111baea42fa814893ac1e7d1295ed599ff1b2ea8c7c1d45a93ace",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "29b71350-afa0-4b23-8ad2-9c2e89d3ff33",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 332,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n331 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nHW_INT_RCV\r\nEventSel=C8H, UMask=00H Hardware interrupts received.\r\nSIMD_COMP_INST_RETIRED.PACKED_SINGLE\r\nEventSel=CAH, UMask=01H Retired computational Streaming SIMD Extensions (SSE) packed\u0002single instructions.\r\nSIMD_COMP_INST_RETIRED.SCALAR_SINGLE\r\nEventSel=CAH, UMask=02H Retired computational Streaming SIMD Extensions (SSE) scalar\u0002single instructions.\r\nSIMD_COMP_INST_RETIRED.SCALAR_DOUBLE\r\nEventSel=CAH, UMask=08H Retired computational Streaming SIMD Extensions 2 (SSE2)\r\nscalar-double instructions.\r\nMEM_LOAD_RETIRED.L2_HIT\r\nEventSel=CBH, UMask=01H Retired loads that hit the L2 cache (precise event).\r\nMEM_LOAD_RETIRED.L2_MISS\r\nEventSel=CBH, UMask=02H Retired loads that miss the L2 cache.\r\nMEM_LOAD_RETIRED.DTLB_MISS\r\nEventSel=CBH, UMask=04H Retired loads that miss the DTLB (precise event).\r\nMEM_LOAD_RETIRED.DTLB_MISS.PS\r\nEventSel=CBH, UMask=04H, Precise Retired loads that miss the DTLB (precise event).\r\nMEM_LOAD_RETIRED.L2_HIT.PS\r\nEventSel=CBH, UMask=81H, Precise Retired loads that hit the L2 cache (precise event).\r\nMEM_LOAD_RETIRED.L2_MISS.PS\r\nEventSel=CBH, UMask=82H, Precise Retired loads that miss the L2 cache (precise event).\r\nSIMD_ASSIST\r\nEventSel=CDH, UMask=00H SIMD assists invoked.\r\nSIMD_INSTR_RETIRED\r\nEventSel=CEH, UMask=00H SIMD Instructions retired.\r\nSIMD_SAT_INSTR_RETIRED\r\nEventSel=CFH, UMask=00H Saturated arithmetic instructions retired.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/29b71350-afa0-4b23-8ad2-9c2e89d3ff33.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d1b53065df818144936f672e5b801c992c693610e17f2d24bbcc045c2374356d",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0c27ba5f-1abd-49a6-9f5f-be3e601b3641",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 595.276,
              "height": 841.89
            },
            "page_number": 333,
            "page_width": 595.276,
            "page_height": 841.89,
            "content": "Performance Monitoring Events\r\n332 Document Number:335279-001 Revision 1.0\r\nTable 18: Performance Events of the Processor Core Supported by Bonnell Microarchitecture\r\nEvent Name\r\nConfiguration Description\r\nRESOURCE_STALLS.DIV_BUSY\r\nEventSel=DCH, UMask=02H Cycles issue is stalled due to div busy.\r\nBR_INST_DECODED\r\nEventSel=E0H, UMask=01H Branch instructions decoded.\r\nBOGUS_BR\r\nEventSel=E4H, UMask=01H Bogus branches.\r\nBACLEARS.ANY\r\nEventSel=E6H, UMask=01H BACLEARS asserted.",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/b5cafb24-4d65-46f3-8627-2158f3d72cd1/images/0c27ba5f-1abd-49a6-9f5f-be3e601b3641.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T041714Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b335fdc0442102e49d644662fb338be540be80f5b8beb8dc6bced42b300459e9",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 480
      }
    ],
    "extracted_json": {
      "title": "Document Metadata",
      "schema_type": "object",
      "extracted_fields": [
        {
          "name": "title",
          "field_type": "string",
          "value": "\"Intel® 64 and IA32 Architectures Performance Monitoring Events\"\n"
        },
        {
          "name": "author",
          "field_type": "string",
          "value": "Intel Corporation\n"
        },
        {
          "name": "date_published",
          "field_type": "string",
          "value": "```json\n{\"date_published\": \"2017 December\"}\n```"
        },
        {
          "name": "location",
          "field_type": "string",
          "value": "```json\n{\"location\": null}\n```\n"
        }
      ]
    }
  }
}