// Seed: 1174733674
module module_0 ();
  logic id_1 = -1;
  wire  id_2;
  assign id_1 = -1'b0;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    input uwire id_0,
    input tri1 _id_1,
    output wire id_2,
    inout tri0 id_3,
    input supply1 id_4,
    output tri0 id_5
);
  assign id_5 = -1'b0;
  assign id_5 = 1;
  module_0 modCall_1 ();
  tri0 id_7;
  assign id_7 = -1;
  assign id_7 = id_7++ | 1 == "" - 1;
  wire [-1 : id_1] id_8;
  assign id_2 = id_8;
endmodule
