#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 30 09:44:00 2023
# Process ID: 24752
# Current directory: /home/nakashim/proj-arm64/fpga/VMK180-step4000
# Command line: vivado -stack 10000 VMK180_32st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/VMK180-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/VMK180-step4000/vivado.jou
# Running On: cad105.naist.jp, OS: Linux, CPU Frequency: 4906.640 MHz, CPU Physical cores: 8, Host memory: 135004 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project VMK180_32st.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/VMK180-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_emax6_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 10183.410 ; gain = 93.168 ; free physical = 97565 ; free virtual = 123063
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv comparch:user:emax6:1.0 [get_ips  design_1_emax6_0_0] -log ip_upgrade.log
Reading block design file </home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- comparch:user:emax6:1.0 - emax6_0
Adding component instance block -- xilinx.com:ip:versal_cips:3.1 - versal_cips_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:clk_wizard:1.0 - clk_wizard_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Successfully read diagram <design_1> from block design file </home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_emax6_0_0 to use current project options
Wrote  : </home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nakashim/proj-arm64/fpga/VMK180-step4000/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 13496.633 ; gain = 1587.637 ; free physical = 94478 ; free virtual = 120027
export_ip_user_files -of_objects [get_ips design_1_emax6_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: SmartConnect design_1_smartconnect_0_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /emax6_0/axi_s(0) and /smartconnect_0/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /emax6_0/axi_s(0) and /smartconnect_0/M00_AXI(16)
Wrote  : </home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block emax6_0 .
Exporting to file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0.hwh
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/design_1_versal_cips_0_0.hwdef
Exporting to file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
Exporting to file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 15259.566 ; gain = 0.000 ; free physical = 93712 ; free virtual = 119244
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.cache/compile_simlib/questa} {xcelium=/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_device_image -jobs 16
[Thu Mar 30 09:45:04 2023] Launched synth_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/runme.log
[Thu Mar 30 09:45:04 2023] Launched impl_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 14:58:03 2023...
