> # 0 å…³äº

æ¬¢è¿åˆ°æˆ‘çš„åšå®¢æ–‡ç« æŸ¥çœ‹æ›´å¤šå†…å®¹ğŸ˜„ï¼š
[https://septemus.github.io/computer_organization_exp1/
](https://septemus.github.io/computer_organization_exp1/)
> # 1 å®éªŒå†…å®¹

è®¾è®¡å››ä½åŠ æ³•å™¨

> # 2 ä»£ç /åŸç†å›¾

> ## 2.1 é¡¶å±‚æ–‡ä»¶

<img src="/images/exp1block.png" width="70%">

> ## 2.2 å…¨åŠ å™¨

```Verilog
module full_adder(a,b,c0,s,c1);
	input a,b,c0;
	output wire s,c1;
	wire tmp1,tmp2,tmp3;
	half_adder ha1(a,b,tmp1,tmp2);
	half_adder ha2(tmp1,c0,s,tmp3);
	assign c1=tmp2|tmp3;
endmodule
```

> ## 2.3 åŠåŠ å™¨

```Verilog
module half_adder(a,b,s,c);
	input a,b;
	output wire s,c;
	assign s=a^b;
	assign c=a&b;
endmodule
```

> ## 2.4 7æ®µæ•°ç ç®¡è¯‘ç å™¨

```Verilog
module segment_displays(num,seg);
	input [3:0] num;
	output reg [7:0] seg;
	always@(num)
	begin
		case(num)
			4'b0000:seg<=8'b00111111;	//"0"
			4'b0001:seg<=8'b00000110;	//"1"
			4'b0010:seg<=8'b01011011;	//"2"
			4'b0011:seg<=8'b01001111;	//"3â€
			4'b0100:seg<=8'b01100110;	//"4"
			4'b0101:seg<=8'b01101101;	//"5"
			4'b0110:seg<=8'b01111101;	//"6"
			4'b0111:seg<=8'b00000111;	//"8"
			4'b1000:seg<=8'b01111111;	//"8"
			4'b1001:seg<=8'b01101111;	//"9"
			4'b1010:seg<=8'b01110111;	//"A"
			4'b1011:seg<=8'b01111100;	//"b"
			4'b1100:seg<=8'b00111001;	//"c"
			4'b1101:seg<=8'b01011110;	//"d"
			4'b1110:seg<=8'b01111001;	//"E"
			4'b1111:seg<=8'b01110001;	//"F"
			default:seg<=8'b00111111;	//"0"
		endcase
	end
endmodule
```
> # 3 å¼•è„šåˆ†é…

<img src="/images/pin1.png" width="80%">

> # 4 ä»¿çœŸæ³¢å½¢

<img src="/images/wvf1.png" width="80%">
