<stg><name>hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %xl = alloca i32 1

]]></Node>
<StgValue><ssdm name="xl"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %x_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i2 0, i2 %l

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %x_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %xl

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body3.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body3.i.i.i:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body3.i.i.i:1 %icmp_ln22 = icmp_eq  i4 %indvar_flatten_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body3.i.i.i:2 %add_ln22_4 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln22_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3.i.i.i:3 %br_ln22 = br i1 %icmp_ln22, void %for.inc31.i.i.i, void %_Z20hls_snn_process_stepPjRN3hls6streamINS0_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEES7_S7_S7_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:1 %xl_load = load i3 %xl

]]></Node>
<StgValue><ssdm name="xl_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:3 %l_load = load i2 %l

]]></Node>
<StgValue><ssdm name="l_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31.i.i.i:4 %add_ln22 = add i2 %l_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31.i.i.i:8 %icmp_ln22_1 = icmp_eq  i3 %xl_load, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc31.i.i.i:9 %select_ln22 = select i1 %icmp_ln22_1, i3 0, i3 %xl_load

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc31.i.i.i:11 %select_ln22_2 = select i1 %icmp_ln22_1, i2 %add_ln22, i2 %l_load

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2">
<![CDATA[
for.inc31.i.i.i:12 %trunc_ln25 = trunc i2 %select_ln22_2

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc31.i.i.i:13 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln25, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
for.inc31.i.i.i:14 %tmp_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln22_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
for.inc31.i.i.i:15 %zext_ln25 = zext i3 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc31.i.i.i:16 %sub_ln25 = sub i4 %tmp_s, i4 %zext_ln25

]]></Node>
<StgValue><ssdm name="sub_ln25"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31.i.i.i:17 %cmp6_i_i_i_mid1 = icmp_eq  i2 %add_ln22, i2 0

]]></Node>
<StgValue><ssdm name="cmp6_i_i_i_mid1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="3">
<![CDATA[
for.inc31.i.i.i:24 %zext_ln25_1 = zext i3 %select_ln22

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc31.i.i.i:25 %add_ln25 = add i4 %sub_ln25, i4 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:26 %zext_ln25_2 = zext i4 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.i.i.i:27 %synapse_s_mem_addr = getelementptr i32 %synapse_s_mem, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="synapse_s_mem_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:31 %synapse_value = load i4 %synapse_s_mem_addr

]]></Node>
<StgValue><ssdm name="synapse_value"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31.i.i.i:55 %add_ln22_2 = add i3 %select_ln22, i3 1

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.i.i.i:57 %store_ln22 = store i4 %add_ln22_4, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.i.i.i:58 %store_ln22 = store i2 %select_ln22_2, i2 %l

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.i.i.i:60 %store_ln22 = store i3 %add_ln22_2, i3 %xl

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:31 %synapse_value = load i4 %synapse_s_mem_addr

]]></Node>
<StgValue><ssdm name="synapse_value"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.i.i.i:32 %new_synapse = fmul i32 %synapse_value, i32 0.9

]]></Node>
<StgValue><ssdm name="new_synapse"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:0 %x_load = load i4 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:2 %x_1_load = load i4 %x_1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc31.i.i.i:5 %add_ln22_1 = add i4 %x_1_load, i4 6

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc31.i.i.i:10 %select_ln22_1 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_load

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc31.i.i.i:22 %select_ln22_5 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_1_load

]]></Node>
<StgValue><ssdm name="select_ln22_5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:23 %zext_ln22 = zext i4 %select_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:28 %trunc_ln22 = trunc i4 %select_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.i.i.i:32 %new_synapse = fmul i32 %synapse_value, i32 0.9

]]></Node>
<StgValue><ssdm name="new_synapse"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.i.i.i:33 %v_mem_addr = getelementptr i32 %v_mem, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="v_mem_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:34 %v_mem_load = load i4 %v_mem_addr

]]></Node>
<StgValue><ssdm name="v_mem_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc31.i.i.i:56 %add_ln22_3 = add i4 %select_ln22_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.i.i.i:59 %store_ln22 = store i4 %select_ln22_5, i4 %x_1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31.i.i.i:61 %store_ln22 = store i4 %add_ln22_3, i4 %x

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31.i.i.i:18 %cmp6_i_i_i5 = icmp_eq  i2 %l_load, i2 0

]]></Node>
<StgValue><ssdm name="cmp6_i_i_i5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc31.i.i.i:19 %select_ln22_3 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i_mid1, i1 %cmp6_i_i_i5

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31.i.i.i:20 %cmp14_i_i_i3 = icmp_eq  i2 %l_load, i2 1

]]></Node>
<StgValue><ssdm name="cmp14_i_i_i3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
for.inc31.i.i.i:34 %v_mem_load = load i4 %v_mem_addr

]]></Node>
<StgValue><ssdm name="v_mem_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc31.i.i.i:35 %bitcast_ln28 = bitcast i32 %v_mem_load

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc31.i.i.i:36 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="32">
<![CDATA[
for.inc31.i.i.i:37 %trunc_ln28 = trunc i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc31.i.i.i:38 %icmp_ln28 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc31.i.i.i:39 %icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:40 %or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.i.i.i:41 %tmp_9 = fcmp_oge  i32 %v_mem_load, i32 35

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:42 %and_ln28 = and i1 %or_ln28, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.i.i.i:43 %add_i_i_i = fadd i32 %new_synapse, i32 1

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31.i.i.i:44 %add_ln30 = add i3 %trunc_ln22, i3 2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="3">
<![CDATA[
for.inc31.i.i.i:45 %zext_ln30 = zext i3 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31.i.i.i:46 %p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="p_mem_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3">
<![CDATA[
for.inc31.i.i.i:47 %p_mem_load = load i3 %p_mem_addr

]]></Node>
<StgValue><ssdm name="p_mem_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:48 %and_ln28_1 = and i1 %select_ln22_3, i1 %and_ln28

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
_Z20hls_snn_process_stepPjRN3hls6streamINS0_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEES7_S7_S7_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @synapses_layer_updates_VITIS_LOOP_22_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc31.i.i.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc31.i.i.i:21 %select_ln22_4 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i5, i1 %cmp14_i_i_i3

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc31.i.i.i:29 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.i.i.i:30 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.i.i.i:43 %add_i_i_i = fadd i32 %new_synapse, i32 1

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3">
<![CDATA[
for.inc31.i.i.i:47 %p_mem_load = load i3 %p_mem_addr

]]></Node>
<StgValue><ssdm name="p_mem_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31.i.i.i:49 %select_ln28 = select i1 %and_ln28_1, i32 %add_i_i_i, i32 %new_synapse

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:50 %xor_ln28 = xor i1 %and_ln28_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:51 %and_ln28_2 = and i1 %select_ln22_4, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="and_ln28_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.i.i.i:52 %and_ln28_3 = and i1 %and_ln28_2, i1 %p_mem_load

]]></Node>
<StgValue><ssdm name="and_ln28_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31.i.i.i:53 %select_ln28_1 = select i1 %and_ln28_3, i32 %add_i_i_i, i32 %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc31.i.i.i:54 %store_ln29 = store i32 %select_ln28_1, i4 %synapse_s_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.inc31.i.i.i:62 %br_ln22 = br void %for.body3.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="synapse_s_mem" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="synapse_s_mem"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="v_mem" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="p_mem" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="StgValue_110" to="x" fromId="110" toId="8">
</dataflow>
<dataflow id="112" from="StgValue_110" to="xl" fromId="110" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_110" to="x_1" fromId="110" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_110" to="l" fromId="110" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_110" to="indvar_flatten" fromId="110" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="118" from="indvar_flatten" to="store_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="l" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_116" to="store_ln0" fromId="116" toId="15">
</dataflow>
<dataflow id="123" from="x_1" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln0" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="xl" to="store_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_116" to="store_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="128" from="x" to="store_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="129" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="19">
</dataflow>
<dataflow id="130" from="indvar_flatten_load" to="icmp_ln22" fromId="19" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="icmp_ln22" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="indvar_flatten_load" to="add_ln22_4" fromId="19" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_134" to="add_ln22_4" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="icmp_ln22" to="br_ln22" fromId="20" toId="22">
</dataflow>
<dataflow id="137" from="xl" to="xl_load" fromId="9" toId="23">
</dataflow>
<dataflow id="138" from="l" to="l_load" fromId="11" toId="24">
</dataflow>
<dataflow id="139" from="l_load" to="add_ln22" fromId="24" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln22" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="xl_load" to="icmp_ln22_1" fromId="23" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_143" to="icmp_ln22_1" fromId="143" toId="26">
</dataflow>
<dataflow id="145" from="icmp_ln22_1" to="select_ln22" fromId="26" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_124" to="select_ln22" fromId="124" toId="27">
</dataflow>
<dataflow id="147" from="xl_load" to="select_ln22" fromId="23" toId="27">
</dataflow>
<dataflow id="148" from="icmp_ln22_1" to="select_ln22_2" fromId="26" toId="28">
</dataflow>
<dataflow id="149" from="add_ln22" to="select_ln22_2" fromId="25" toId="28">
</dataflow>
<dataflow id="150" from="l_load" to="select_ln22_2" fromId="24" toId="28">
</dataflow>
<dataflow id="151" from="select_ln22_2" to="trunc_ln25" fromId="28" toId="29">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_s" fromId="152" toId="30">
</dataflow>
<dataflow id="154" from="trunc_ln25" to="tmp_s" fromId="29" toId="30">
</dataflow>
<dataflow id="155" from="StgValue_124" to="tmp_s" fromId="124" toId="30">
</dataflow>
<dataflow id="157" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_1" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="select_ln22_2" to="tmp_1" fromId="28" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_1" fromId="159" toId="31">
</dataflow>
<dataflow id="161" from="tmp_1" to="zext_ln25" fromId="31" toId="32">
</dataflow>
<dataflow id="162" from="tmp_s" to="sub_ln25" fromId="30" toId="33">
</dataflow>
<dataflow id="163" from="zext_ln25" to="sub_ln25" fromId="32" toId="33">
</dataflow>
<dataflow id="164" from="add_ln22" to="cmp6_i_i_i_mid1" fromId="25" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_119" to="cmp6_i_i_i_mid1" fromId="119" toId="34">
</dataflow>
<dataflow id="166" from="select_ln22" to="zext_ln25_1" fromId="27" toId="35">
</dataflow>
<dataflow id="167" from="sub_ln25" to="add_ln25" fromId="33" toId="36">
</dataflow>
<dataflow id="168" from="zext_ln25_1" to="add_ln25" fromId="35" toId="36">
</dataflow>
<dataflow id="169" from="add_ln25" to="zext_ln25_2" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="synapse_s_mem" to="synapse_s_mem_addr" fromId="107" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_171" to="synapse_s_mem_addr" fromId="171" toId="38">
</dataflow>
<dataflow id="173" from="zext_ln25_2" to="synapse_s_mem_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="synapse_s_mem_addr" to="synapse_value" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="select_ln22" to="add_ln22_2" fromId="27" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_176" to="add_ln22_2" fromId="176" toId="40">
</dataflow>
<dataflow id="178" from="add_ln22_4" to="store_ln22" fromId="21" toId="41">
</dataflow>
<dataflow id="179" from="indvar_flatten" to="store_ln22" fromId="12" toId="41">
</dataflow>
<dataflow id="180" from="select_ln22_2" to="store_ln22" fromId="28" toId="42">
</dataflow>
<dataflow id="181" from="l" to="store_ln22" fromId="11" toId="42">
</dataflow>
<dataflow id="182" from="add_ln22_2" to="store_ln22" fromId="40" toId="43">
</dataflow>
<dataflow id="183" from="xl" to="store_ln22" fromId="9" toId="43">
</dataflow>
<dataflow id="184" from="synapse_s_mem_addr" to="synapse_value" fromId="38" toId="44">
</dataflow>
<dataflow id="185" from="synapse_value" to="new_synapse" fromId="44" toId="45">
</dataflow>
<dataflow id="187" from="StgValue_186" to="new_synapse" fromId="186" toId="45">
</dataflow>
<dataflow id="188" from="x" to="x_load" fromId="8" toId="46">
</dataflow>
<dataflow id="189" from="x_1" to="x_1_load" fromId="10" toId="47">
</dataflow>
<dataflow id="190" from="x_1_load" to="add_ln22_1" fromId="47" toId="48">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln22_1" fromId="191" toId="48">
</dataflow>
<dataflow id="193" from="icmp_ln22_1" to="select_ln22_1" fromId="26" toId="49">
</dataflow>
<dataflow id="194" from="add_ln22_1" to="select_ln22_1" fromId="48" toId="49">
</dataflow>
<dataflow id="195" from="x_load" to="select_ln22_1" fromId="46" toId="49">
</dataflow>
<dataflow id="196" from="icmp_ln22_1" to="select_ln22_5" fromId="26" toId="50">
</dataflow>
<dataflow id="197" from="add_ln22_1" to="select_ln22_5" fromId="48" toId="50">
</dataflow>
<dataflow id="198" from="x_1_load" to="select_ln22_5" fromId="47" toId="50">
</dataflow>
<dataflow id="199" from="select_ln22_1" to="zext_ln22" fromId="49" toId="51">
</dataflow>
<dataflow id="200" from="select_ln22_1" to="trunc_ln22" fromId="49" toId="52">
</dataflow>
<dataflow id="201" from="synapse_value" to="new_synapse" fromId="44" toId="53">
</dataflow>
<dataflow id="202" from="StgValue_186" to="new_synapse" fromId="186" toId="53">
</dataflow>
<dataflow id="203" from="v_mem" to="v_mem_addr" fromId="108" toId="54">
</dataflow>
<dataflow id="204" from="StgValue_171" to="v_mem_addr" fromId="171" toId="54">
</dataflow>
<dataflow id="205" from="zext_ln22" to="v_mem_addr" fromId="51" toId="54">
</dataflow>
<dataflow id="206" from="v_mem_addr" to="v_mem_load" fromId="54" toId="55">
</dataflow>
<dataflow id="207" from="select_ln22_1" to="add_ln22_3" fromId="49" toId="56">
</dataflow>
<dataflow id="208" from="StgValue_134" to="add_ln22_3" fromId="134" toId="56">
</dataflow>
<dataflow id="209" from="select_ln22_5" to="store_ln22" fromId="50" toId="57">
</dataflow>
<dataflow id="210" from="x_1" to="store_ln22" fromId="10" toId="57">
</dataflow>
<dataflow id="211" from="add_ln22_3" to="store_ln22" fromId="56" toId="58">
</dataflow>
<dataflow id="212" from="x" to="store_ln22" fromId="8" toId="58">
</dataflow>
<dataflow id="213" from="l_load" to="cmp6_i_i_i5" fromId="24" toId="59">
</dataflow>
<dataflow id="214" from="StgValue_119" to="cmp6_i_i_i5" fromId="119" toId="59">
</dataflow>
<dataflow id="215" from="icmp_ln22_1" to="select_ln22_3" fromId="26" toId="60">
</dataflow>
<dataflow id="216" from="cmp6_i_i_i_mid1" to="select_ln22_3" fromId="34" toId="60">
</dataflow>
<dataflow id="217" from="cmp6_i_i_i5" to="select_ln22_3" fromId="59" toId="60">
</dataflow>
<dataflow id="218" from="l_load" to="cmp14_i_i_i3" fromId="24" toId="61">
</dataflow>
<dataflow id="219" from="StgValue_140" to="cmp14_i_i_i3" fromId="140" toId="61">
</dataflow>
<dataflow id="220" from="v_mem_addr" to="v_mem_load" fromId="54" toId="62">
</dataflow>
<dataflow id="221" from="v_mem_load" to="bitcast_ln28" fromId="62" toId="63">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_8" fromId="222" toId="64">
</dataflow>
<dataflow id="224" from="bitcast_ln28" to="tmp_8" fromId="63" toId="64">
</dataflow>
<dataflow id="226" from="StgValue_225" to="tmp_8" fromId="225" toId="64">
</dataflow>
<dataflow id="228" from="StgValue_227" to="tmp_8" fromId="227" toId="64">
</dataflow>
<dataflow id="229" from="bitcast_ln28" to="trunc_ln28" fromId="63" toId="65">
</dataflow>
<dataflow id="230" from="tmp_8" to="icmp_ln28" fromId="64" toId="66">
</dataflow>
<dataflow id="232" from="StgValue_231" to="icmp_ln28" fromId="231" toId="66">
</dataflow>
<dataflow id="233" from="trunc_ln28" to="icmp_ln28_1" fromId="65" toId="67">
</dataflow>
<dataflow id="235" from="StgValue_234" to="icmp_ln28_1" fromId="234" toId="67">
</dataflow>
<dataflow id="236" from="icmp_ln28_1" to="or_ln28" fromId="67" toId="68">
</dataflow>
<dataflow id="237" from="icmp_ln28" to="or_ln28" fromId="66" toId="68">
</dataflow>
<dataflow id="238" from="v_mem_load" to="tmp_9" fromId="62" toId="69">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp_9" fromId="239" toId="69">
</dataflow>
<dataflow id="241" from="or_ln28" to="and_ln28" fromId="68" toId="70">
</dataflow>
<dataflow id="242" from="tmp_9" to="and_ln28" fromId="69" toId="70">
</dataflow>
<dataflow id="243" from="new_synapse" to="add_i_i_i" fromId="53" toId="71">
</dataflow>
<dataflow id="245" from="StgValue_244" to="add_i_i_i" fromId="244" toId="71">
</dataflow>
<dataflow id="246" from="trunc_ln22" to="add_ln30" fromId="52" toId="72">
</dataflow>
<dataflow id="248" from="StgValue_247" to="add_ln30" fromId="247" toId="72">
</dataflow>
<dataflow id="249" from="add_ln30" to="zext_ln30" fromId="72" toId="73">
</dataflow>
<dataflow id="250" from="p_mem" to="p_mem_addr" fromId="109" toId="74">
</dataflow>
<dataflow id="251" from="StgValue_171" to="p_mem_addr" fromId="171" toId="74">
</dataflow>
<dataflow id="252" from="zext_ln30" to="p_mem_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="253" from="p_mem_addr" to="p_mem_load" fromId="74" toId="75">
</dataflow>
<dataflow id="254" from="select_ln22_3" to="and_ln28_1" fromId="60" toId="76">
</dataflow>
<dataflow id="255" from="and_ln28" to="and_ln28_1" fromId="70" toId="76">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="256" toId="77">
</dataflow>
<dataflow id="259" from="synapses_layer_updates_VITIS_LOOP_22_1_str" to="specloopname_ln0" fromId="258" toId="77">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="260" toId="78">
</dataflow>
<dataflow id="263" from="StgValue_262" to="speclooptripcount_ln0" fromId="262" toId="78">
</dataflow>
<dataflow id="264" from="StgValue_262" to="speclooptripcount_ln0" fromId="262" toId="78">
</dataflow>
<dataflow id="265" from="StgValue_262" to="speclooptripcount_ln0" fromId="262" toId="78">
</dataflow>
<dataflow id="266" from="icmp_ln22_1" to="select_ln22_4" fromId="26" toId="79">
</dataflow>
<dataflow id="267" from="cmp6_i_i_i5" to="select_ln22_4" fromId="59" toId="79">
</dataflow>
<dataflow id="268" from="cmp14_i_i_i3" to="select_ln22_4" fromId="61" toId="79">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="269" toId="80">
</dataflow>
<dataflow id="271" from="StgValue_110" to="specpipeline_ln23" fromId="110" toId="80">
</dataflow>
<dataflow id="273" from="StgValue_272" to="specpipeline_ln23" fromId="272" toId="80">
</dataflow>
<dataflow id="274" from="StgValue_272" to="specpipeline_ln23" fromId="272" toId="80">
</dataflow>
<dataflow id="275" from="StgValue_272" to="specpipeline_ln23" fromId="272" toId="80">
</dataflow>
<dataflow id="277" from="empty_22" to="specpipeline_ln23" fromId="276" toId="80">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="256" toId="81">
</dataflow>
<dataflow id="280" from="empty" to="specloopname_ln22" fromId="279" toId="81">
</dataflow>
<dataflow id="281" from="new_synapse" to="add_i_i_i" fromId="53" toId="82">
</dataflow>
<dataflow id="282" from="StgValue_244" to="add_i_i_i" fromId="244" toId="82">
</dataflow>
<dataflow id="283" from="p_mem_addr" to="p_mem_load" fromId="74" toId="83">
</dataflow>
<dataflow id="284" from="and_ln28_1" to="select_ln28" fromId="76" toId="84">
</dataflow>
<dataflow id="285" from="add_i_i_i" to="select_ln28" fromId="82" toId="84">
</dataflow>
<dataflow id="286" from="new_synapse" to="select_ln28" fromId="53" toId="84">
</dataflow>
<dataflow id="287" from="and_ln28_1" to="xor_ln28" fromId="76" toId="85">
</dataflow>
<dataflow id="289" from="StgValue_288" to="xor_ln28" fromId="288" toId="85">
</dataflow>
<dataflow id="290" from="select_ln22_4" to="and_ln28_2" fromId="79" toId="86">
</dataflow>
<dataflow id="291" from="xor_ln28" to="and_ln28_2" fromId="85" toId="86">
</dataflow>
<dataflow id="292" from="and_ln28_2" to="and_ln28_3" fromId="86" toId="87">
</dataflow>
<dataflow id="293" from="p_mem_load" to="and_ln28_3" fromId="83" toId="87">
</dataflow>
<dataflow id="294" from="and_ln28_3" to="select_ln28_1" fromId="87" toId="88">
</dataflow>
<dataflow id="295" from="add_i_i_i" to="select_ln28_1" fromId="82" toId="88">
</dataflow>
<dataflow id="296" from="select_ln28" to="select_ln28_1" fromId="84" toId="88">
</dataflow>
<dataflow id="297" from="select_ln28_1" to="store_ln29" fromId="88" toId="89">
</dataflow>
<dataflow id="298" from="synapse_s_mem_addr" to="store_ln29" fromId="38" toId="89">
</dataflow>
<dataflow id="299" from="icmp_ln22" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="300" from="icmp_ln22_1" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="301" from="icmp_ln22_1" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="302" from="icmp_ln22" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
