Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 12 19:38:34 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  176         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (176)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (176)
--------------------------
 There are 176 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1117          inf        0.000                      0                 1117           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1117 Endpoints
Min Delay          1117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.997ns  (logic 6.823ns (35.916%)  route 12.174ns (64.084%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.446 r  register_bank/result_OBUFT[31]_inst_i_1/O[3]
                         net (fo=2, routed)           2.834    15.280    result_OBUF[31]
    B19                  OBUFT (Prop_obuft_I_O)       3.717    18.997 r  result_OBUFT[31]_inst/O
                         net (fo=0)                   0.000    18.997    result[31]
    B19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.496ns  (logic 6.852ns (37.047%)  route 11.644ns (62.953%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.467 r  register_bank/result_OBUFT[31]_inst_i_1/O[1]
                         net (fo=2, routed)           2.304    14.771    result_OBUF[29]
    L16                  OBUFT (Prop_obuft_I_O)       3.725    18.496 r  result_OBUFT[29]_inst/O
                         net (fo=0)                   0.000    18.496    result[29]
    L16                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.332ns  (logic 6.718ns (36.644%)  route 11.614ns (63.356%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.332 r  register_bank/result_OBUFT[27]_inst_i_1/O[3]
                         net (fo=2, routed)           2.275    14.606    result_OBUF[27]
    K18                  OBUFT (Prop_obuft_I_O)       3.726    18.332 r  result_OBUFT[27]_inst/O
                         net (fo=0)                   0.000    18.332    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.329ns  (logic 6.847ns (37.356%)  route 11.482ns (62.644%))
  Logic Levels:           15  (CARRY4=7 FDRE=1 LUT2=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.247 r  register_bank/result_OBUFT[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.247    ctrl_unit/CO[0]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.469 r  ctrl_unit/result_OBUF[32]_inst_i_1/O[0]
                         net (fo=1, routed)           2.142    14.611    result_OBUF[32]
    K19                  OBUF (Prop_obuf_I_O)         3.718    18.329 r  result_OBUF[32]_inst/O
                         net (fo=0)                   0.000    18.329    result[32]
    K19                                                               r  result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.263ns  (logic 6.756ns (36.992%)  route 11.507ns (63.008%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.372 r  register_bank/result_OBUFT[31]_inst_i_1/O[2]
                         net (fo=2, routed)           2.167    14.539    result_OBUF[30]
    J19                  OBUFT (Prop_obuft_I_O)       3.724    18.263 r  result_OBUFT[30]_inst/O
                         net (fo=0)                   0.000    18.263    result[30]
    J19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.242ns  (logic 6.739ns (36.943%)  route 11.503ns (63.057%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.133 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.133    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.355 r  register_bank/result_OBUFT[31]_inst_i_1/O[0]
                         net (fo=2, routed)           2.163    14.518    result_OBUF[28]
    L17                  OBUFT (Prop_obuft_I_O)       3.724    18.242 r  result_OBUFT[28]_inst/O
                         net (fo=0)                   0.000    18.242    result[28]
    L17                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.123ns  (logic 6.600ns (36.417%)  route 11.523ns (63.583%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.239 r  register_bank/result_OBUFT[23]_inst_i_1/O[1]
                         net (fo=2, routed)           2.183    14.422    result_OBUF[21]
    F20                  OBUFT (Prop_obuft_I_O)       3.701    18.123 r  result_OBUFT[21]_inst/O
                         net (fo=0)                   0.000    18.123    result[21]
    F20                                                               r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.114ns  (logic 6.705ns (37.017%)  route 11.409ns (62.983%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  register_bank/result_OBUFT[27]_inst_i_1/O[1]
                         net (fo=2, routed)           2.069    14.422    result_OBUF[25]
    H17                  OBUFT (Prop_obuft_I_O)       3.692    18.114 r  result_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    18.114    result[25]
    H17                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.039ns  (logic 6.608ns (36.632%)  route 11.431ns (63.368%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.019 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.019    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.258 r  register_bank/result_OBUFT[27]_inst_i_1/O[2]
                         net (fo=2, routed)           2.092    14.349    result_OBUF[26]
    H16                  OBUFT (Prop_obuft_I_O)       3.690    18.039 r  result_OBUFT[26]_inst/O
                         net (fo=0)                   0.000    18.039    result[26]
    H16                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.025ns  (logic 6.504ns (36.084%)  route 11.521ns (63.916%))
  Logic Levels:           12  (CARRY4=4 FDRE=1 LUT2=2 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         2.436     2.892    ctrl_unit/state[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.016 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          2.377     5.393    register_bank/i__carry__6_i_5
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.517 r  register_bank/i__carry__2_i_11/O
                         net (fo=6, routed)           1.571     7.088    ctrl_unit/operand2[13]
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  ctrl_unit/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.212    arith_logic_unit/result_OBUFT[15]_inst_i_33[1]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.762 r  arith_logic_unit/result3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    arith_logic_unit/result3_inferred__0/i__carry__2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.001 r  arith_logic_unit/result3_inferred__0/i__carry__3/O[2]
                         net (fo=2, routed)           1.083     9.083    ctrl_unit/data1[18]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.302     9.385 r  ctrl_unit/result_OBUFT[19]_inst_i_27/O
                         net (fo=1, routed)           0.867    10.252    ctrl_unit/result_OBUFT[19]_inst_i_27_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  ctrl_unit/result_OBUFT[19]_inst_i_14/O
                         net (fo=1, routed)           1.006    11.383    ctrl_unit/result_OBUFT[19]_inst_i_14_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  ctrl_unit/result_OBUFT[19]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.507    register_bank/result[19][2]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.905 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.905    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.144 r  register_bank/result_OBUFT[23]_inst_i_1/O[2]
                         net (fo=2, routed)           2.181    14.325    result_OBUF[22]
    F19                  OBUFT (Prop_obuft_I_O)       3.700    18.025 r  result_OBUFT[22]_inst/O
                         net (fo=0)                   0.000    18.025    result[22]
    F19                                                               r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction_Register/IR_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl_unit/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.369%)  route 0.097ns (33.631%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[27]/C
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[27]/Q
                         net (fo=2, routed)           0.097     0.243    ctrl_unit/IR[17]
    SLICE_X27Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  ctrl_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.288    ctrl_unit/next_state[0]
    SLICE_X27Y56         FDSE                                         r  ctrl_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl_unit/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.390%)  route 0.120ns (38.610%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[29]/C
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[29]/Q
                         net (fo=2, routed)           0.120     0.266    ctrl_unit/IR[19]
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.311 r  ctrl_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    ctrl_unit/next_state[2]
    SLICE_X27Y57         FDRE                                         r  ctrl_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ctrl_unit/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.469%)  route 0.168ns (47.531%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y57         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  ctrl_unit/state_reg[4]/Q
                         net (fo=185, routed)         0.168     0.309    ctrl_unit/state[4]
    SLICE_X27Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  ctrl_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ctrl_unit/next_state[3]
    SLICE_X27Y57         FDRE                                         r  ctrl_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Program_Counter/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.261ns (72.171%)  route 0.101ns (27.829%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[0]/C
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[0]/Q
                         net (fo=7, routed)           0.101     0.247    ctrl_unit/IR[0]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.292 r  ctrl_unit/PC[0]_i_10/O
                         net (fo=1, routed)           0.000     0.292    ctrl_unit/PC[0]_i_10_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.362 r  ctrl_unit/PC_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.362    Program_Counter/O[0]
    SLICE_X28Y55         FDRE                                         r  Program_Counter/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl_unit/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.555%)  route 0.182ns (49.445%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[2]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl_unit/state_reg[2]/Q
                         net (fo=159, routed)         0.182     0.323    ctrl_unit/state[2]
    SLICE_X27Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  ctrl_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    ctrl_unit/next_state[1]
    SLICE_X27Y57         FDRE                                         r  ctrl_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Program_Counter/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.255ns (67.691%)  route 0.122ns (32.309%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[3]/C
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[3]/Q
                         net (fo=7, routed)           0.122     0.268    ctrl_unit/IR[3]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  ctrl_unit/PC[0]_i_7/O
                         net (fo=1, routed)           0.000     0.313    ctrl_unit/PC[0]_i_7_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.377 r  ctrl_unit/PC_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.377    Program_Counter/O[3]
    SLICE_X28Y55         FDRE                                         r  Program_Counter/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl_unit/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.247%)  route 0.192ns (50.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  ctrl_unit/state_reg[1]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl_unit/state_reg[1]/Q
                         net (fo=159, routed)         0.192     0.333    ctrl_unit/state[1]
    SLICE_X27Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.378 r  ctrl_unit/state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.378    ctrl_unit/next_state[4]
    SLICE_X27Y57         FDSE                                         r  ctrl_unit/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Instruction_Register/IR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.204ns (52.585%)  route 0.184ns (47.415%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.184     0.388    Instruction_Register/douta_0[5]
    SLICE_X26Y56         FDRE                                         r  Instruction_Register/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Instruction_Register/IR_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.204ns (52.450%)  route 0.185ns (47.550%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.185     0.389    Instruction_Register/douta_0[19]
    SLICE_X26Y55         FDRE                                         r  Instruction_Register/IR_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            register_bank/pc_reg_val0__4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.204ns (52.056%)  route 0.188ns (47.944%))
  Logic Levels:           1  (RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     0.204 r  memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.188     0.392    register_bank/douta_0[4]
    SLICE_X26Y56         FDRE                                         r  register_bank/pc_reg_val0__4/D
  -------------------------------------------------------------------    -------------------





