
vlib work



vlog H:/AllProject/Tang/work-ritter_soc0.4/simulation/tb.v
vlog H:/AllProject/Tang/work-ritter_soc0.4/simulation/tb1.v

vlog H:/AllProject/Tang/work-ritter_soc0.4/project/al_ip/div_signed_gate.v
vlog H:/AllProject/Tang/work-ritter_soc0.4/project/al_ip/div_unsigned_gate.v
vlog H:/AllProject/Tang/work-ritter_soc0.4/RTL/core/*
vlog H:/AllProject/Tang/work-ritter_soc0.4/RTL/soc_top/*


vlog H:/AllProject/Tang/work-ritter_soc0.4/RTL/periph/*
vlog E:/IDE/TD5.0.5/sim_release/common/*
vlog H:/AllProject/Tang/work-ritter_soc0.4/project/al_ip/*
vlog H:/AllProject/Tang/work-ritter_soc0.4/project/al_ip/usart_gate.v

vsim -L  -gui -novopt work.TEST_TOP
