

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3'
================================================================
* Date:           Tue Oct  8 21:19:27 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  2.900 us|  2.900 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1130_3  |      288|      288|         1|          1|          1|   288|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bit7 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 5 'alloca' 'bit7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bit9 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 6 'alloca' 'bit9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bit8 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 7 'alloca' 'bit8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Code, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Code_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 48, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 12 'store' 'store_ln1128' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln1129 = store i15 400, i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 13 'store' 'store_ln1129' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln1127 = store i15 0, i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 14 'store' 'store_ln1127' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln1130 = store i9 0, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 15 'store' 'store_ln1130' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body299"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 17 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln1130 = icmp_eq  i9 %i_3, i9 288" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 18 'icmp' 'icmp_ln1130' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln1130 = add i9 %i_3, i9 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 19 'add' 'add_ln1130' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1130 = br i1 %icmp_ln1130, void %for.body299.split, void %for.end396.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 20 'br' 'br_ln1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%codeOffsets_addr_1 = getelementptr i16 %codeOffsets, i64 0, i64 4"   --->   Operation 21 'getelementptr' 'codeOffsets_addr_1' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_1 = getelementptr i16 %codeOffsets_1, i64 0, i64 4"   --->   Operation 22 'getelementptr' 'codeOffsets_1_addr_1' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%codeOffsets_addr_2 = getelementptr i16 %codeOffsets, i64 0, i64 6"   --->   Operation 23 'getelementptr' 'codeOffsets_addr_2' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_2 = getelementptr i16 %codeOffsets_1, i64 0, i64 6"   --->   Operation 24 'getelementptr' 'codeOffsets_1_addr_2' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%codeOffsets_addr_3 = getelementptr i16 %codeOffsets, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'codeOffsets_addr_3' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_3 = getelementptr i16 %codeOffsets_1, i64 0, i64 7"   --->   Operation 26 'getelementptr' 'codeOffsets_1_addr_3' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%codeOffsets_addr_4 = getelementptr i16 %codeOffsets, i64 0, i64 8"   --->   Operation 27 'getelementptr' 'codeOffsets_addr_4' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr_4 = getelementptr i16 %codeOffsets_1, i64 0, i64 8"   --->   Operation 28 'getelementptr' 'codeOffsets_1_addr_4' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1130 = zext i9 %i_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 29 'zext' 'zext_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln1131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1131]   --->   Operation 30 'specpipeline' 'specpipeline_ln1131' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln1127' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln1130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 32 'specloopname' 'specloopname_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.90ns)   --->   "%switch_ln1133 = switch i9 %i_3, void %if.else343, i9 4, void %if.then301, i9 6, void %if.then312, i9 7, void %if.then323, i9 8, void %if.then334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1133]   --->   Operation 33 'switch' 'switch_ln1133' <Predicate = (!icmp_ln1130)> <Delay = 0.90>
ST_2 : Operation 34 [1/1] (0.73ns)   --->   "%store_ln1143 = store i16 400, i4 %codeOffsets_addr_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1143]   --->   Operation 34 'store' 'store_ln1143' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%store_ln1144 = store i16 65535, i4 %codeOffsets_1_addr_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1144]   --->   Operation 35 'store' 'store_ln1144' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1145 = br void %if.end355" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 36 'br' 'br_ln1145' <Predicate = (!icmp_ln1130 & i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%store_ln1140 = store i16 48, i4 %codeOffsets_addr_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1140]   --->   Operation 37 'store' 'store_ln1140' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%store_ln1141 = store i16 65535, i4 %codeOffsets_1_addr_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1141]   --->   Operation 38 'store' 'store_ln1141' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1142 = br void %if.end356" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1142]   --->   Operation 39 'br' 'br_ln1142' <Predicate = (!icmp_ln1130 & i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%store_ln1137 = store i16 0, i4 %codeOffsets_addr_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1137]   --->   Operation 40 'store' 'store_ln1137' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 41 [1/1] (0.73ns)   --->   "%store_ln1138 = store i16 65535, i4 %codeOffsets_1_addr_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1138]   --->   Operation 41 'store' 'store_ln1138' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1139 = br void %if.end357" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1139]   --->   Operation 42 'br' 'br_ln1139' <Predicate = (!icmp_ln1130 & i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%store_ln1134 = store i16 65535, i4 %codeOffsets_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1134]   --->   Operation 43 'store' 'store_ln1134' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 44 [1/1] (0.73ns)   --->   "%store_ln1135 = store i16 0, i4 %codeOffsets_1_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1135]   --->   Operation 44 'store' 'store_ln1135' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1136 = br void %if.end358" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1136]   --->   Operation 45 'br' 'br_ln1136' <Predicate = (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%icmp_ln1145 = icmp_ult  i9 %i_3, i9 15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 46 'icmp' 'icmp_ln1145' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1145 = br i1 %icmp_ln1145, void %if.end354, void %if.then345" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1145]   --->   Operation 47 'br' 'br_ln1145' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 48 'getelementptr' 'codeOffsets_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%codeOffsets_1_addr = getelementptr i16 %codeOffsets_1, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 49 'getelementptr' 'codeOffsets_1_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln1146 = store i16 65535, i4 %codeOffsets_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1146]   --->   Operation 50 'store' 'store_ln1146' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 51 [1/1] (0.73ns)   --->   "%store_ln1147 = store i16 65535, i4 %codeOffsets_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1147]   --->   Operation 51 'store' 'store_ln1147' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1148 = br void %if.end354" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1148]   --->   Operation 52 'br' 'br_ln1148' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & icmp_ln1145)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end355"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end356"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end357"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end358"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %i_3, i32 5, i32 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%icmp_ln1151 = icmp_eq  i4 %tmp, i4 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 58 'icmp' 'icmp_ln1151' <Predicate = (!icmp_ln1130)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1151 = br i1 %icmp_ln1151, void %if.end364, void %if.then360" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1151]   --->   Operation 59 'br' 'br_ln1151' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bl5Code_1_addr = getelementptr i9 %bl5Code_1, i64 0, i64 %zext_ln1130" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1152]   --->   Operation 60 'getelementptr' 'bl5Code_1_addr' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln1152 = store i9 %i_3, i5 %bl5Code_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1152]   --->   Operation 61 'store' 'store_ln1152' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1153 = br void %if.end364" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1153]   --->   Operation 62 'br' 'br_ln1153' <Predicate = (!icmp_ln1130 & icmp_ln1151)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.90ns)   --->   "%icmp_ln1154 = icmp_ult  i9 %i_3, i9 144" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1154]   --->   Operation 63 'icmp' 'icmp_ln1154' <Predicate = (!icmp_ln1130)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1154 = br i1 %icmp_ln1154, void %if.else371, void %if.then366" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1154]   --->   Operation 64 'br' 'br_ln1154' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_3, i32 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 65 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1157 = br i1 %tmp_2, void %if.then373, void %if.else379" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 66 'br' 'br_ln1157' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%bit9_load = load i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 67 'load' 'bit9_load' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1158 = trunc i15 %bit9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 68 'trunc' 'trunc_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i8 %trunc_ln1158" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 69 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%bl9Code_addr = getelementptr i9 %bl9Code, i64 0, i64 %zext_ln1158" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 70 'getelementptr' 'bl9Code_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.73ns)   --->   "%store_ln1158 = store i9 %i_3, i8 %bl9Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1158]   --->   Operation 71 'store' 'store_ln1158' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (1.08ns)   --->   "%bit9_1 = add i15 %bit9_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1159]   --->   Operation 72 'add' 'bit9_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln1129 = store i15 %bit9_1, i15 %bit9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1129]   --->   Operation 73 'store' 'store_ln1129' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.46>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1160 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 74 'br' 'br_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.90ns)   --->   "%icmp_ln1160 = icmp_ult  i9 %i_3, i9 280" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 75 'icmp' 'icmp_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1160 = br i1 %icmp_ln1160, void %if.else386, void %if.then381" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1160]   --->   Operation 76 'br' 'br_ln1160' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%bit8_load_1 = load i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165]   --->   Operation 77 'load' 'bit8_load_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1164 = zext i15 %bit8_load_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 78 'zext' 'zext_ln1164' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bl8Code_addr_1 = getelementptr i9 %bl8Code, i64 0, i64 %zext_ln1164" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 79 'getelementptr' 'bl8Code_addr_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.73ns)   --->   "%store_ln1164 = store i9 %i_3, i8 %bl8Code_addr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1164]   --->   Operation 80 'store' 'store_ln1164' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/1] (1.08ns)   --->   "%bit8_2 = add i15 %bit8_load_1, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1165]   --->   Operation 81 'add' 'bit8_2' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 %bit8_2, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 82 'store' 'store_ln1128' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.50>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc394"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & !icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%bit7_load = load i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162]   --->   Operation 84 'load' 'bit7_load' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1161 = zext i15 %bit7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 85 'zext' 'zext_ln1161' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bl7Code_addr = getelementptr i9 %bl7Code, i64 0, i64 %zext_ln1161" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 86 'getelementptr' 'bl7Code_addr' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.73ns)   --->   "%store_ln1161 = store i9 %i_3, i7 %bl7Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1161]   --->   Operation 87 'store' 'store_ln1161' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 88 [1/1] (1.08ns)   --->   "%bit7_1 = add i15 %bit7_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1162]   --->   Operation 88 'add' 'bit7_1' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln1127 = store i15 %bit7_1, i15 %bit7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1127]   --->   Operation 89 'store' 'store_ln1127' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.46>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1163 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1163]   --->   Operation 90 'br' 'br_ln1163' <Predicate = (!icmp_ln1130 & i_3 != 4 & i_3 != 6 & i_3 != 7 & i_3 != 8 & !icmp_ln1145 & !icmp_ln1154 & tmp_2 & icmp_ln1160)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%bit8_load = load i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156]   --->   Operation 91 'load' 'bit8_load' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1155 = zext i15 %bit8_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 92 'zext' 'zext_ln1155' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bl8Code_addr = getelementptr i9 %bl8Code, i64 0, i64 %zext_ln1155" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 93 'getelementptr' 'bl8Code_addr' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.73ns)   --->   "%store_ln1155 = store i9 %i_3, i8 %bl8Code_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1155]   --->   Operation 94 'store' 'store_ln1155' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/1] (1.08ns)   --->   "%bit8_1 = add i15 %bit8_load, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1156]   --->   Operation 95 'add' 'bit8_1' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.50ns)   --->   "%store_ln1128 = store i15 %bit8_1, i15 %bit8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1128]   --->   Operation 96 'store' 'store_ln1128' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.50>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1157 = br void %for.inc394" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1157]   --->   Operation 97 'br' 'br_ln1157' <Predicate = (!icmp_ln1130 & icmp_ln1154) | (!icmp_ln1130 & icmp_ln1145) | (!icmp_ln1130 & i_3 == 8) | (!icmp_ln1130 & i_3 == 7) | (!icmp_ln1130 & i_3 == 6) | (!icmp_ln1130 & i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln1130 = store i9 %add_ln1130, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 98 'store' 'store_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.46>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln1130 = br void %for.body299" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1130]   --->   Operation 99 'br' 'br_ln1130' <Predicate = (!icmp_ln1130)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln1130)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bl8Code]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ codeOffsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ codeOffsets_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bl9Code]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bl7Code]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bl5Code_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 011]
bit7                     (alloca           ) [ 011]
bit9                     (alloca           ) [ 011]
bit8                     (alloca           ) [ 011]
specmemcore_ln0          (specmemcore      ) [ 000]
specmemcore_ln0          (specmemcore      ) [ 000]
specmemcore_ln0          (specmemcore      ) [ 000]
specmemcore_ln0          (specmemcore      ) [ 000]
store_ln1128             (store            ) [ 000]
store_ln1129             (store            ) [ 000]
store_ln1127             (store            ) [ 000]
store_ln1130             (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_3                      (load             ) [ 011]
icmp_ln1130              (icmp             ) [ 011]
add_ln1130               (add              ) [ 000]
br_ln1130                (br               ) [ 000]
codeOffsets_addr_1       (getelementptr    ) [ 000]
codeOffsets_1_addr_1     (getelementptr    ) [ 000]
codeOffsets_addr_2       (getelementptr    ) [ 000]
codeOffsets_1_addr_2     (getelementptr    ) [ 000]
codeOffsets_addr_3       (getelementptr    ) [ 000]
codeOffsets_1_addr_3     (getelementptr    ) [ 000]
codeOffsets_addr_4       (getelementptr    ) [ 000]
codeOffsets_1_addr_4     (getelementptr    ) [ 000]
zext_ln1130              (zext             ) [ 000]
specpipeline_ln1131      (specpipeline     ) [ 000]
speclooptripcount_ln1127 (speclooptripcount) [ 000]
specloopname_ln1130      (specloopname     ) [ 000]
switch_ln1133            (switch           ) [ 000]
store_ln1143             (store            ) [ 000]
store_ln1144             (store            ) [ 000]
br_ln1145                (br               ) [ 000]
store_ln1140             (store            ) [ 000]
store_ln1141             (store            ) [ 000]
br_ln1142                (br               ) [ 000]
store_ln1137             (store            ) [ 000]
store_ln1138             (store            ) [ 000]
br_ln1139                (br               ) [ 000]
store_ln1134             (store            ) [ 000]
store_ln1135             (store            ) [ 000]
br_ln1136                (br               ) [ 000]
icmp_ln1145              (icmp             ) [ 011]
br_ln1145                (br               ) [ 000]
codeOffsets_addr         (getelementptr    ) [ 000]
codeOffsets_1_addr       (getelementptr    ) [ 000]
store_ln1146             (store            ) [ 000]
store_ln1147             (store            ) [ 000]
br_ln1148                (br               ) [ 000]
br_ln0                   (br               ) [ 000]
br_ln0                   (br               ) [ 000]
br_ln0                   (br               ) [ 000]
br_ln0                   (br               ) [ 000]
tmp                      (partselect       ) [ 000]
icmp_ln1151              (icmp             ) [ 011]
br_ln1151                (br               ) [ 000]
bl5Code_1_addr           (getelementptr    ) [ 000]
store_ln1152             (store            ) [ 000]
br_ln1153                (br               ) [ 000]
icmp_ln1154              (icmp             ) [ 011]
br_ln1154                (br               ) [ 000]
tmp_2                    (bitselect        ) [ 011]
br_ln1157                (br               ) [ 000]
bit9_load                (load             ) [ 000]
trunc_ln1158             (trunc            ) [ 000]
zext_ln1158              (zext             ) [ 000]
bl9Code_addr             (getelementptr    ) [ 000]
store_ln1158             (store            ) [ 000]
bit9_1                   (add              ) [ 000]
store_ln1129             (store            ) [ 000]
br_ln1160                (br               ) [ 000]
icmp_ln1160              (icmp             ) [ 011]
br_ln1160                (br               ) [ 000]
bit8_load_1              (load             ) [ 000]
zext_ln1164              (zext             ) [ 000]
bl8Code_addr_1           (getelementptr    ) [ 000]
store_ln1164             (store            ) [ 000]
bit8_2                   (add              ) [ 000]
store_ln1128             (store            ) [ 000]
br_ln0                   (br               ) [ 000]
bit7_load                (load             ) [ 000]
zext_ln1161              (zext             ) [ 000]
bl7Code_addr             (getelementptr    ) [ 000]
store_ln1161             (store            ) [ 000]
bit7_1                   (add              ) [ 000]
store_ln1127             (store            ) [ 000]
br_ln1163                (br               ) [ 000]
bit8_load                (load             ) [ 000]
zext_ln1155              (zext             ) [ 000]
bl8Code_addr             (getelementptr    ) [ 000]
store_ln1155             (store            ) [ 000]
bit8_1                   (add              ) [ 000]
store_ln1128             (store            ) [ 000]
br_ln1157                (br               ) [ 000]
store_ln1130             (store            ) [ 000]
br_ln1130                (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bl8Code">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl8Code"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="codeOffsets">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeOffsets"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="codeOffsets_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeOffsets_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bl9Code">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl9Code"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bl7Code">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl7Code"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bl5Code_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bl5Code_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bit7_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bit7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="bit9_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bit9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bit8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bit8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="codeOffsets_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="codeOffsets_1_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_1_addr_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="codeOffsets_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="codeOffsets_1_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_1_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="codeOffsets_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_3/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="codeOffsets_1_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_1_addr_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="codeOffsets_addr_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr_4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="codeOffsets_1_addr_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_1_addr_4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1143/2 store_ln1140/2 store_ln1137/2 store_ln1134/2 store_ln1146/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1144/2 store_ln1141/2 store_ln1138/2 store_ln1135/2 store_ln1147/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="codeOffsets_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="codeOffsets_1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeOffsets_1_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bl5Code_1_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bl5Code_1_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln1152_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1152/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bl9Code_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bl9Code_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln1158_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1158/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bl8Code_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="15" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bl8Code_addr_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/2 store_ln1155/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bl7Code_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="15" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bl7Code_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln1161_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="9" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1161/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bl8Code_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="15" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bl8Code_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="1"/>
<pin id="274" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit8_load_1/2 bit8_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit8_2/2 bit8_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln1128_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="15" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1128/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln1129_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="15" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1129/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln1127_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="15" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1127/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln1130_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1130/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_3_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="1"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln1130_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1130/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln1130_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1130/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln1130_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1130/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1145_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1145/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="0" index="3" bw="5" slack="0"/>
<pin id="338" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln1151_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1151/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1154_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1154/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="bit9_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="1"/>
<pin id="365" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit9_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln1158_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1158/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln1158_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1158/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bit9_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit9_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln1129_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="15" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1129/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln1160_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1160/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln1164_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1164/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln1128_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="0" index="1" bw="15" slack="1"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1128/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bit7_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="1"/>
<pin id="404" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit7_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln1161_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="15" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1161/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="bit7_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit7_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln1127_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="15" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1127/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln1155_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1155/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln1128_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="0" index="1" bw="15" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1128/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln1130_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1130/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="bit7_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="bit7 "/>
</bind>
</comp>

<comp id="450" class="1005" name="bit9_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="0"/>
<pin id="452" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="bit9 "/>
</bind>
</comp>

<comp id="457" class="1005" name="bit8_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="15" slack="0"/>
<pin id="459" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="bit8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="156" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="164" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="140" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="188"><net_src comp="148" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="190"><net_src comp="124" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="132" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="108" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="116" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="312"><net_src comp="301" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="301" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="331"><net_src comp="301" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="301" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="78" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="333" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="301" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="86" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="301" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="301" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="90" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="272" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="401"><net_src comp="275" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="272" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="430"><net_src comp="275" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="314" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="92" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="446"><net_src comp="96" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="453"><net_src comp="100" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="460"><net_src comp="104" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="426" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bl8Code | {2 }
	Port: codeOffsets | {2 }
	Port: codeOffsets_1 | {2 }
	Port: bl9Code | {2 }
	Port: bl7Code | {2 }
	Port: bl5Code_1 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln1128 : 1
		store_ln1129 : 1
		store_ln1127 : 1
		store_ln1130 : 1
	State 2
		icmp_ln1130 : 1
		add_ln1130 : 1
		br_ln1130 : 2
		zext_ln1130 : 1
		switch_ln1133 : 1
		store_ln1143 : 1
		store_ln1144 : 1
		store_ln1140 : 1
		store_ln1141 : 1
		store_ln1137 : 1
		store_ln1138 : 1
		store_ln1134 : 1
		store_ln1135 : 1
		icmp_ln1145 : 1
		br_ln1145 : 2
		codeOffsets_addr : 2
		codeOffsets_1_addr : 2
		store_ln1146 : 3
		store_ln1147 : 3
		tmp : 1
		icmp_ln1151 : 2
		br_ln1151 : 3
		bl5Code_1_addr : 2
		store_ln1152 : 3
		icmp_ln1154 : 1
		br_ln1154 : 2
		tmp_2 : 1
		br_ln1157 : 2
		trunc_ln1158 : 1
		zext_ln1158 : 2
		bl9Code_addr : 3
		store_ln1158 : 4
		bit9_1 : 1
		store_ln1129 : 2
		icmp_ln1160 : 1
		br_ln1160 : 2
		zext_ln1164 : 1
		bl8Code_addr_1 : 2
		store_ln1164 : 3
		bit8_2 : 1
		store_ln1128 : 2
		zext_ln1161 : 1
		bl7Code_addr : 2
		store_ln1161 : 3
		bit7_1 : 1
		store_ln1127 : 2
		zext_ln1155 : 1
		bl8Code_addr : 2
		store_ln1155 : 3
		bit8_1 : 1
		store_ln1128 : 2
		store_ln1130 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      grp_fu_275     |    0    |    22   |
|    add   |  add_ln1130_fu_314  |    0    |    16   |
|          |    bit9_1_fu_375    |    0    |    22   |
|          |    bit7_1_fu_410    |    0    |    22   |
|----------|---------------------|---------|---------|
|          |  icmp_ln1130_fu_308 |    0    |    16   |
|          |  icmp_ln1145_fu_327 |    0    |    16   |
|   icmp   |  icmp_ln1151_fu_343 |    0    |    12   |
|          |  icmp_ln1154_fu_349 |    0    |    16   |
|          |  icmp_ln1160_fu_386 |    0    |    16   |
|----------|---------------------|---------|---------|
|          |  zext_ln1130_fu_320 |    0    |    0    |
|          |  zext_ln1158_fu_370 |    0    |    0    |
|   zext   |  zext_ln1164_fu_392 |    0    |    0    |
|          |  zext_ln1161_fu_405 |    0    |    0    |
|          |  zext_ln1155_fu_421 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_333     |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_2_fu_355    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  | trunc_ln1158_fu_366 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   158   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|bit7_reg_443|   15   |
|bit8_reg_457|   15   |
|bit9_reg_450|   15   |
|  i_reg_436 |    9   |
+------------+--------+
|    Total   |   54   |
+------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   5  |   4  |   20   ||    26   |
| grp_access_fu_172 |  p1  |   4  |  16  |   64   ||    9    |
| grp_access_fu_179 |  p0  |   5  |   4  |   20   ||    26   |
| grp_access_fu_179 |  p1  |   2  |  16  |   32   |
| grp_access_fu_245 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  || 2.63714 ||    70   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   70   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   54   |   228  |
+-----------+--------+--------+--------+
