$date
	Sun Dec 29 04:03:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ flush [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$var integer 32 ' stall [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$scope module ALU $end
$var wire 32 ( b_i [31:0] $end
$var wire 4 ) aluctr_i [3:0] $end
$var wire 32 * a_i [31:0] $end
$var reg 32 + result_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 7 , funct7_i [6:0] $end
$var wire 3 - funct3_i [2:0] $end
$var wire 2 . aluop_i [1:0] $end
$var reg 4 / aluctr_o [3:0] $end
$upscope $end
$scope module Control $end
$var wire 6 0 part_opcode_i [5:0] $end
$var wire 1 1 no_op_i $end
$var reg 2 2 aluop_o [1:0] $end
$var reg 1 3 alusrc_o $end
$var reg 1 4 branch_o $end
$var reg 1 5 memread_o $end
$var reg 1 6 memtoreg_o $end
$var reg 1 7 memwrite_o $end
$var reg 1 8 regwrite_o $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 9 data_o [31:0] $end
$var wire 32 : data_i [31:0] $end
$var wire 32 ; addr_i [31:0] $end
$var wire 1 < MemWrite_i $end
$var wire 1 = MemRead_i $end
$upscope $end
$scope module Flush $end
$var wire 1 4 branch_i $end
$var wire 1 " rst_i $end
$var wire 32 > rs2_data_i [31:0] $end
$var wire 32 ? rs1_data_i [31:0] $end
$var reg 1 @ flush_o $end
$upscope $end
$scope module Forwarding $end
$var wire 1 A mem_valid_regwrite $end
$var wire 1 B wb_valid_regwrite $end
$var wire 1 C wb_regwrite_i $end
$var wire 5 D wb_rd_addr_i [4:0] $end
$var wire 1 E mem_regwrite_i $end
$var wire 5 F mem_rd_addr_i [4:0] $end
$var wire 5 G ex_rs2_addr_i [4:0] $end
$var wire 5 H ex_rs1_addr_i [4:0] $end
$var reg 2 I forward_a_o [1:0] $end
$var reg 2 J forward_b_o [1:0] $end
$upscope $end
$scope module Hazard_Detection $end
$var wire 5 K rs2_addr_i [4:0] $end
$var wire 5 L rs1_addr_i [4:0] $end
$var wire 5 M ex_rd_addr_i [4:0] $end
$var wire 1 N ex_memread_i $end
$var reg 1 1 no_op_o $end
$var reg 1 O pcwrite_o $end
$var reg 1 P stall_o $end
$upscope $end
$scope module Imm_Gen $end
$var wire 32 Q instr_i [31:0] $end
$var wire 32 R immext_o [31:0] $end
$var reg 12 S imm [11:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 T instr_o [31:0] $end
$var wire 32 U addr_i [31:0] $end
$upscope $end
$scope module MUX_ALUsrc $end
$var wire 32 V y_o [31:0] $end
$var wire 1 W sel_i $end
$var wire 32 X b_i [31:0] $end
$var wire 32 Y a_i [31:0] $end
$upscope $end
$scope module MUX_ForwardA $end
$var wire 32 Z d_i [31:0] $end
$var wire 2 [ sel_i [1:0] $end
$var wire 32 \ y_o [31:0] $end
$var wire 32 ] c_i [31:0] $end
$var wire 32 ^ b_i [31:0] $end
$var wire 32 _ a_i [31:0] $end
$scope module MUX1 $end
$var wire 1 ` sel_i $end
$var wire 32 a y_o [31:0] $end
$var wire 32 b b_i [31:0] $end
$var wire 32 c a_i [31:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 32 d b_i [31:0] $end
$var wire 1 e sel_i $end
$var wire 32 f y_o [31:0] $end
$var wire 32 g a_i [31:0] $end
$upscope $end
$scope module MUXFinal $end
$var wire 32 h a_i [31:0] $end
$var wire 32 i b_i [31:0] $end
$var wire 1 j sel_i $end
$var wire 32 k y_o [31:0] $end
$upscope $end
$upscope $end
$scope module MUX_ForwardB $end
$var wire 32 l d_i [31:0] $end
$var wire 2 m sel_i [1:0] $end
$var wire 32 n y_o [31:0] $end
$var wire 32 o c_i [31:0] $end
$var wire 32 p b_i [31:0] $end
$var wire 32 q a_i [31:0] $end
$scope module MUX1 $end
$var wire 1 r sel_i $end
$var wire 32 s y_o [31:0] $end
$var wire 32 t b_i [31:0] $end
$var wire 32 u a_i [31:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 32 v b_i [31:0] $end
$var wire 1 w sel_i $end
$var wire 32 x y_o [31:0] $end
$var wire 32 y a_i [31:0] $end
$upscope $end
$scope module MUXFinal $end
$var wire 32 z a_i [31:0] $end
$var wire 32 { b_i [31:0] $end
$var wire 1 | sel_i $end
$var wire 32 } y_o [31:0] $end
$upscope $end
$upscope $end
$scope module MUX_MemtoReg $end
$var wire 32 ~ y_o [31:0] $end
$var wire 1 !" sel_i $end
$var wire 32 "" b_i [31:0] $end
$var wire 32 #" a_i [31:0] $end
$upscope $end
$scope module MUX_PCSrc $end
$var wire 1 @ sel_i $end
$var wire 32 $" y_o [31:0] $end
$var wire 32 %" b_i [31:0] $end
$var wire 32 &" a_i [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 O PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 '" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 (" pc_o [31:0] $end
$upscope $end
$scope module Reg_EXMEM $end
$var wire 32 )" alu_result_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 *" rs2_data_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 +" regwrite_i $end
$var wire 5 ," rd_addr_i [4:0] $end
$var wire 1 -" memwrite_i $end
$var wire 1 ." memtoreg_i $end
$var wire 1 N memread_i $end
$var reg 32 /" alu_result_o [31:0] $end
$var reg 1 = memread_o $end
$var reg 1 0" memtoreg_o $end
$var reg 1 < memwrite_o $end
$var reg 5 1" rd_addr_o [4:0] $end
$var reg 1 E regwrite_o $end
$var reg 32 2" rs2_data_o [31:0] $end
$upscope $end
$scope module Reg_IDEX $end
$var wire 2 3" aluop_i [1:0] $end
$var wire 1 3 alusrc_i $end
$var wire 1 ! clk_i $end
$var wire 32 4" immext_i [31:0] $end
$var wire 1 5 memread_i $end
$var wire 1 6 memtoreg_i $end
$var wire 1 7 memwrite_i $end
$var wire 1 8 regwrite_i $end
$var wire 1 " rst_i $end
$var wire 32 5" rs2_data_i [31:0] $end
$var wire 5 6" rs2_addr_i [4:0] $end
$var wire 32 7" rs1_data_i [31:0] $end
$var wire 5 8" rs1_addr_i [4:0] $end
$var wire 5 9" rd_addr_i [4:0] $end
$var wire 7 :" funct7_i [6:0] $end
$var wire 3 ;" funct3_i [2:0] $end
$var reg 2 <" aluop_o [1:0] $end
$var reg 1 W alusrc_o $end
$var reg 3 =" funct3_o [2:0] $end
$var reg 7 >" funct7_o [6:0] $end
$var reg 32 ?" immext_o [31:0] $end
$var reg 1 N memread_o $end
$var reg 1 ." memtoreg_o $end
$var reg 1 -" memwrite_o $end
$var reg 5 @" rd_addr_o [4:0] $end
$var reg 1 +" regwrite_o $end
$var reg 5 A" rs1_addr_o [4:0] $end
$var reg 32 B" rs1_data_o [31:0] $end
$var reg 5 C" rs2_addr_o [4:0] $end
$var reg 32 D" rs2_data_o [31:0] $end
$upscope $end
$scope module Reg_IFID $end
$var wire 1 ! clk_i $end
$var wire 1 @ flush_i $end
$var wire 32 E" instr_addr_i [31:0] $end
$var wire 32 F" instr_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 P stall_i $end
$var reg 32 G" instr_addr_o [31:0] $end
$var reg 32 H" instr_o [31:0] $end
$upscope $end
$scope module Reg_MEMWB $end
$var wire 32 I" alu_result_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 J" memdata_i [31:0] $end
$var wire 1 0" memtoreg_i $end
$var wire 5 K" rd_addr_i [4:0] $end
$var wire 1 E regwrite_i $end
$var wire 1 " rst_i $end
$var reg 32 L" alu_result_o [31:0] $end
$var reg 32 M" memdata_o [31:0] $end
$var reg 1 !" memtoreg_o $end
$var reg 5 N" rd_addr_o [4:0] $end
$var reg 1 C regwrite_o $end
$upscope $end
$scope module Registers $end
$var wire 5 O" RDaddr_i [4:0] $end
$var wire 32 P" RDdata_i [31:0] $end
$var wire 5 Q" RS1addr_i [4:0] $end
$var wire 5 R" RS2addr_i [4:0] $end
$var wire 1 C RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 S" RS2data_o [31:0] $end
$var wire 32 T" RS1data_o [31:0] $end
$var integer 32 U" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
x."
x-"
bx ,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
x!"
bx ~
bx }
x|
bx {
bx z
bx y
bx x
xw
b0 v
bx u
bx t
bx s
xr
bx q
bx p
bx o
bx n
bx m
b0 l
bx k
xj
bx i
bx h
bx g
bx f
xe
b0 d
bx c
bx b
bx a
x`
bx _
bx ^
bx ]
bx \
bx [
b0 Z
bx Y
bx X
xW
bx V
bx U
bx T
bx S
bx R
bx Q
xP
xO
xN
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
xE
bx D
xC
xB
xA
x@
bx ?
bx >
x=
x<
bx ;
bx :
bx 9
x8
x7
x6
x5
x4
x3
bx 2
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
b0 '
b11 &
b100000 %
b0 $
b0 #
1"
0!
$end
#6
b0 +
b0 )"
b0 %"
b0 (
b0 V
04
03
b0 2
b0 3"
07
05
06
08
b0 Y
b0 n
b0 }
b0 *"
b0 *
b0 \
b0 k
0r
0w
0|
0`
0e
0j
b0 ?
b0 7"
b0 T"
b0 >
b0 5"
b0 S"
b100 $"
b100 '"
b101000000000001000010011 T
b101000000000001000010011 F"
b0 L
b0 K
b0 0
b0 Q"
b0 R"
b0 :"
b0 ;"
b0 8"
b0 6"
b0 9"
b0 R
b0 4"
b0 S
b0 s
b0 z
b0 a
b0 h
b0 )
b0 /
1O
01
0P
b0 x
b0 {
b0 f
b0 i
b0 9
b0 J"
0A
b0 J
b0 m
b0 I
b0 [
b0 ^
b0 b
b0 p
b0 t
b0 ~
b0 P"
0B
b100 &"
b0 U
b0 ("
b0 E"
b0 Q
b0 H"
b0 G"
b0 M
b0 ,"
b0 @"
b0 G
b0 C"
b0 H
b0 A"
b0 -
b0 ="
b0 ,
b0 >"
b0 X
b0 ?"
b0 q
b0 u
b0 D"
b0 _
b0 c
b0 B"
0W
b0 .
b0 <"
0-"
0N
0."
0+"
b0 F
b0 1"
b0 K"
b0 :
b0 2"
b0 ;
b0 ]
b0 g
b0 o
b0 y
b0 /"
b0 I"
0<
0=
00"
0E
b0 D
b0 N"
b0 O"
b0 ""
b0 M"
b0 #"
b0 L"
0!"
0C
0@
b100000 U"
0"
#12
1"
#25
13
18
b10100 %"
b1010 K
b1001 0
b1010 R"
b1010 6"
b100 9"
b1010 R
b1010 4"
b1010 S
b1000 $"
b1000 '"
b110000000000001010010011 T
b110000000000001010010011 F"
b101000000000001000010011 Q
b101000000000001000010011 H"
b1000 &"
b100 U
b100 ("
b100 E"
b1 #
1!
#50
0!
#75
b1010 +
b1010 )"
b1100 $"
b1100 '"
b11111111001100000000001100010011 T
b11111111001100000000001100010011 F"
b1100 K
b1100 R"
b1100 6"
b101 9"
b1100 R
b1100 4"
b1100 S
b1010 (
b1010 V
b1100 &"
b1000 U
b1000 ("
b1000 E"
b110000000000001010010011 Q
b110000000000001010010011 H"
b11100 %"
b100 G"
b100 M
b100 ,"
b100 @"
b1010 G
b1010 C"
b1010 X
b1010 ?"
1W
1+"
b10 #
1!
#100
0!
#125
b1100 +
b1100 )"
b1010 x
b1010 {
b1010 f
b1010 i
1A
b1100 (
b1100 V
b10011 K
b10011 R"
b1111111 :"
b10011 6"
b110 9"
b11111111111111111111111111110011 R
b11111111111111111111111111110011 4"
b111111110011 S
b10000 $"
b10000 '"
b1000000000000001110010011 T
b1000000000000001110010011 F"
b100 F
b100 1"
b100 K"
b1010 ;
b1010 ]
b1010 g
b1010 o
b1010 y
b1010 /"
b1010 I"
1E
b101 M
b101 ,"
b101 @"
b1100 G
b1100 C"
b1100 X
b1100 ?"
b11111111001100000000001100010011 Q
b11111111001100000000001100010011 H"
b11111111111111111111111111101110 %"
b1000 G"
b10000 &"
b1100 U
b1100 ("
b1100 E"
b11 #
1!
#150
0!
#175
b11111111111111111111111111110011 +
b11111111111111111111111111110011 )"
b10100 $"
b10100 '"
b10010000000011 T
b10010000000011 F"
b10000 K
b10000 R"
b0 :"
b10000 6"
b111 9"
b10000 R
b10000 4"
b10000 S
b11111111111111111111111111110011 (
b11111111111111111111111111110011 V
b1100 x
b1100 {
b1100 f
b1100 i
b1010 ^
b1010 b
b1010 p
b1010 t
b1010 ~
b1010 P"
1B
b10100 &"
b10000 U
b10000 ("
b10000 E"
b1000000000000001110010011 Q
b1000000000000001110010011 H"
b101100 %"
b1100 G"
b110 M
b110 ,"
b110 @"
b10011 G
b10011 C"
b1111111 ,
b1111111 >"
b11111111111111111111111111110011 X
b11111111111111111111111111110011 ?"
b101 F
b101 1"
b101 K"
b1100 ;
b1100 ]
b1100 g
b1100 o
b1100 y
b1100 /"
b1100 I"
b100 D
b100 N"
b100 O"
b1010 #"
b1010 L"
1C
b100 #
1!
#200
0!
#225
b10000 +
b10000 )"
15
16
b1100 ^
b1100 b
b1100 p
b1100 t
b1100 ~
b1100 P"
b11111111111111111111111111110011 x
b11111111111111111111111111110011 {
b11111111111111111111111111110011 f
b11111111111111111111111111110011 i
b10000 (
b10000 V
b0 K
b1 0
b0 R"
b10 ;"
b0 6"
b1000 9"
b0 R
b0 4"
b0 S
b11000 $"
b11000 '"
b10000000010010010000011 T
b10000000010010010000011 F"
b101 D
b101 N"
b101 O"
b1100 #"
b1100 L"
b110 F
b110 1"
b110 K"
b11111111111111111111111111110011 ;
b11111111111111111111111111110011 ]
b11111111111111111111111111110011 g
b11111111111111111111111111110011 o
b11111111111111111111111111110011 y
b11111111111111111111111111110011 /"
b11111111111111111111111111110011 I"
b111 M
b111 ,"
b111 @"
b10000 G
b10000 C"
b0 ,
b0 >"
b10000 X
b10000 ?"
b10010000000011 Q
b10010000000011 H"
b10000 %"
b10000 G"
b11000 &"
b10100 U
b10100 ("
b10100 E"
b101 #
1!
#250
0!
#275
b1010 >
b1010 5"
b1010 S"
b0 +
b0 )"
b11100 $"
b11100 '"
b100000000010010100000011 T
b100000000010010100000011 F"
b100 K
b100 R"
b100 6"
b1001 9"
b100 R
b100 4"
b100 S
b0 (
b0 V
b10000 x
b10000 {
b10000 f
b10000 i
b11111111111111111111111111110011 ^
b11111111111111111111111111110011 b
b11111111111111111111111111110011 p
b11111111111111111111111111110011 t
b11111111111111111111111111110011 ~
b11111111111111111111111111110011 P"
b11100 &"
b11000 U
b11000 ("
b11000 E"
b10000000010010010000011 Q
b10000000010010010000011 H"
b11100 %"
b10100 G"
b1000 M
b1000 ,"
b1000 @"
b0 G
b0 C"
b10 -
b10 ="
b0 X
b0 ?"
1N
1."
b111 F
b111 1"
b111 K"
b10000 ;
b10000 ]
b10000 g
b10000 o
b10000 y
b10000 /"
b10000 I"
b110 D
b110 N"
b110 O"
b11111111111111111111111111110011 #"
b11111111111111111111111111110011 L"
b110 #
1!
#300
0!
#325
b100 +
b100 )"
b1010 Y
b1010 n
b1010 }
b1010 *"
b0 >
b0 5"
b0 S"
b10000 ^
b10000 b
b10000 p
b10000 t
b10000 ~
b10000 P"
b0 x
b0 {
b0 f
b0 i
b101 9
b101 J"
b100 (
b100 V
b1010 s
b1010 z
b1000 K
b1000 R"
b1000 6"
b1010 9"
b1000 R
b1000 4"
b1000 S
b100000 $"
b100000 '"
b11000101010000000100011 T
b11000101010000000100011 F"
b111 D
b111 N"
b111 O"
b10000 #"
b10000 L"
b1000 F
b1000 1"
b1000 K"
b0 ;
b0 ]
b0 g
b0 o
b0 y
b0 /"
b0 I"
1=
10"
b1001 M
b1001 ,"
b1001 @"
b100 G
b100 C"
b100 X
b100 ?"
b1010 q
b1010 u
b1010 D"
b100000000010010100000011 Q
b100000000010010100000011 H"
b101000 %"
b11000 G"
b100000 &"
b11100 U
b11100 ("
b11100 E"
b111 #
1!
#350
0!
#375
17
05
06
08
b1100 ?
b1100 7"
b1100 T"
b1000 +
b1000 )"
b101 Y
b101 n
b101 }
b101 *"
b110 9
b110 J"
b11111111111111111111111111110011 >
b11111111111111111111111111110011 5"
b11111111111111111111111111110011 S"
1r
1w
b100100 $"
b100100 '"
b11100111000000100000110011 T
b11100111000000100000110011 F"
b101 L
b110 K
b10001 0
b101 Q"
b110 R"
b101 8"
b110 6"
b0 9"
b0 R
b0 4"
b0 S
b1000 (
b1000 V
b101 s
b101 z
b0 x
b0 {
b100 f
b100 i
b1 J
b1 m
b101 ^
b101 b
b101 p
b101 t
b101 ~
b101 P"
b100100 &"
b100000 U
b100000 ("
b100000 E"
b11000101010000000100011 Q
b11000101010000000100011 H"
b11100 %"
b11100 G"
b1010 M
b1010 ,"
b1010 @"
b1000 G
b1000 C"
b1000 X
b1000 ?"
b0 q
b0 u
b0 D"
b1001 F
b1001 1"
b1001 K"
b1010 :
b1010 2"
b100 ;
b100 ]
b100 g
b100 o
b100 y
b100 /"
b100 I"
b1000 D
b1000 N"
b1000 O"
b101 ""
b101 M"
b0 #"
b0 L"
1!"
b1000 #
1!
#400
0!
#425
b11111111111111111111111111110011 Y
b11111111111111111111111111110011 n
b11111111111111111111111111110011 }
b11111111111111111111111111110011 *"
b1000 x
b1000 {
b11111111111111111111111111110011 s
b11111111111111111111111111110011 z
b1010 9
b1010 J"
0r
0w
b1100 +
b1100 )"
b1100 *
b1100 \
b1100 k
03
b10 2
b10 3"
07
18
b11111111111111111111111111101000 ?
b11111111111111111111111111101000 7"
b11111111111111111111111111101000 T"
b11111111111111111111111111100111 >
b11111111111111111111111111100111 5"
b11111111111111111111111111100111 S"
b110 ^
b110 b
b110 p
b110 t
b110 ~
b110 P"
b1000 f
b1000 i
b0 J
b0 m
b0 (
b0 V
b1100 a
b1100 h
b11000 L
b11001 K
b11001 0
b11000 Q"
b11001 R"
b1 :"
b0 ;"
b11000 8"
b11001 6"
b10000 9"
b101000 $"
b101000 '"
b11101111010000100010110011 T
b11101111010000100010110011 F"
b1001 D
b1001 N"
b1001 O"
b110 ""
b110 M"
b100 #"
b100 L"
b1010 F
b1010 1"
b1010 K"
b101 :
b101 2"
b1000 ;
b1000 ]
b1000 g
b1000 o
b1000 y
b1000 /"
b1000 I"
b0 M
b0 ,"
b0 @"
b110 G
b110 C"
b101 H
b101 A"
b0 X
b0 ?"
b11111111111111111111111111110011 q
b11111111111111111111111111110011 u
b11111111111111111111111111110011 D"
b1100 _
b1100 c
b1100 B"
1-"
0N
0."
0+"
b11100111000000100000110011 Q
b11100111000000100000110011 H"
b100000 %"
b100000 G"
b101000 &"
b100100 U
b100100 ("
b100100 E"
b1001 #
1!
#450
0!
#475
b11111111111111111111111111100110 ?
b11111111111111111111111111100110 7"
b11111111111111111111111111100110 T"
b11111111111111111111111111100101 >
b11111111111111111111111111100101 5"
b11111111111111111111111111100101 S"
b11111111111111111111111111100111 Y
b11111111111111111111111111100111 n
b11111111111111111111111111100111 }
b11111111111111111111111111100111 *"
b11111111111111111111111111101000 *
b11111111111111111111111111101000 \
b11111111111111111111111111101000 k
b1001011000 +
b1001011000 )"
b101100 $"
b101100 '"
b11110111100000100100110011 T
b11110111100000100100110011 F"
b11010 L
b11011 K
b11010 Q"
b11011 R"
b11010 8"
b11011 6"
b10001 9"
b11111111111111111111111111100111 s
b11111111111111111111111111100111 z
b11111111111111111111111111101000 a
b11111111111111111111111111101000 h
b11111111111111111111111111100111 (
b11111111111111111111111111100111 V
b1111 )
b1111 /
b1100 x
b1100 {
b1100 f
b1100 i
b0 9
b0 J"
0A
b1010 ^
b1010 b
b1010 p
b1010 t
b1010 ~
b1010 P"
b101100 &"
b101000 U
b101000 ("
b101000 E"
b11101111010000100010110011 Q
b11101111010000100010110011 H"
b100100 %"
b100100 G"
b10000 M
b10000 ,"
b10000 @"
b11001 G
b11001 C"
b11000 H
b11000 A"
b0 -
b0 ="
b1 ,
b1 >"
b11111111111111111111111111100111 q
b11111111111111111111111111100111 u
b11111111111111111111111111100111 D"
b11111111111111111111111111101000 _
b11111111111111111111111111101000 c
b11111111111111111111111111101000 B"
0W
b10 .
b10 <"
0-"
1+"
b0 F
b0 1"
b0 K"
b11111111111111111111111111110011 :
b11111111111111111111111111110011 2"
b1100 ;
b1100 ]
b1100 g
b1100 o
b1100 y
b1100 /"
b1100 I"
1<
0=
00"
0E
b1010 D
b1010 N"
b1010 O"
b1010 ""
b1010 M"
b1000 #"
b1000 L"
b1010 #
1!
#500
0!
#525
b11111111111111111111111111100101 (
b11111111111111111111111111100101 V
b1010111110 +
b1010111110 )"
b11111111111111111111111111100101 Y
b11111111111111111111111111100101 n
b11111111111111111111111111100101 }
b11111111111111111111111111100101 *"
b11111111111111111111111111100110 *
b11111111111111111111111111100110 \
b11111111111111111111111111100110 k
b111000 ?
b111000 7"
b111000 T"
b111010 >
b111010 5"
b111010 S"
b1100 ^
b1100 b
b1100 p
b1100 t
b1100 ~
b1100 P"
0B
b1001011000 x
b1001011000 {
b1001011000 f
b1001011000 i
1A
b11111111111111111111111111100101 s
b11111111111111111111111111100101 z
b11111111111111111111111111100110 a
b11111111111111111111111111100110 h
b11100 L
b11101 K
b11100 Q"
b11101 R"
b11100 8"
b11101 6"
b10010 9"
b110000 $"
b110000 '"
b11111111110000100110110011 T
b11111111110000100110110011 F"
b0 D
b0 N"
b0 O"
b0 ""
b0 M"
b1100 #"
b1100 L"
0!"
0C
b10000 F
b10000 1"
b10000 K"
b11111111111111111111111111100111 :
b11111111111111111111111111100111 2"
b1001011000 ;
b1001011000 ]
b1001011000 g
b1001011000 o
b1001011000 y
b1001011000 /"
b1001011000 I"
0<
1E
b10001 M
b10001 ,"
b10001 @"
b11011 G
b11011 C"
b11010 H
b11010 A"
b11111111111111111111111111100101 q
b11111111111111111111111111100101 u
b11111111111111111111111111100101 D"
b11111111111111111111111111100110 _
b11111111111111111111111111100110 c
b11111111111111111111111111100110 B"
b11110111100000100100110011 Q
b11110111100000100100110011 H"
b101000 %"
b101000 G"
b110000 &"
b101100 U
b101100 ("
b101100 E"
b1011 #
1!
#550
0!
#575
b111010 (
b111010 V
b110010110000 +
b110010110000 )"
b111100 ?
b111100 7"
b111100 T"
b111110 >
b111110 5"
b111110 S"
b111010 Y
b111010 n
b111010 }
b111010 *"
b111000 *
b111000 \
b111000 k
b110100 $"
b110100 '"
b1000000111010000000100011 T
b1000000111010000000100011 F"
b11110 L
b11111 K
b11110 Q"
b11111 R"
b11110 8"
b11111 6"
b10011 9"
b111010 s
b111010 z
b111000 a
b111000 h
b1010111110 x
b1010111110 {
b1010111110 f
b1010111110 i
b1001011000 ^
b1001011000 b
b1001011000 p
b1001011000 t
b1001011000 ~
b1001011000 P"
1B
b110100 &"
b110000 U
b110000 ("
b110000 E"
b11111111110000100110110011 Q
b11111111110000100110110011 H"
b101100 %"
b101100 G"
b10010 M
b10010 ,"
b10010 @"
b11101 G
b11101 C"
b11100 H
b11100 A"
b111010 q
b111010 u
b111010 D"
b111000 _
b111000 c
b111000 B"
b10001 F
b10001 1"
b10001 K"
b11111111111111111111111111100101 :
b11111111111111111111111111100101 2"
b1010111110 ;
b1010111110 ]
b1010111110 g
b1010111110 o
b1010111110 y
b1010111110 /"
b1010111110 I"
b10000 D
b10000 N"
b10000 O"
b1001011000 #"
b1001011000 L"
1C
b1100 #
1!
#600
0!
#625
b111110 (
b111110 V
b111010001000 +
b111010001000 )"
b111110 Y
b111110 n
b111110 }
b111110 *"
b111100 *
b111100 \
b111100 k
13
b0 2
b0 3"
17
08
b10000 ?
b10000 7"
b10000 T"
b1001011000 >
b1001011000 5"
b1001011000 S"
b1010111110 ^
b1010111110 b
b1010111110 p
b1010111110 t
b1010111110 ~
b1010111110 P"
b110010110000 x
b110010110000 {
b110010110000 f
b110010110000 i
b111110 s
b111110 z
b111100 a
b111100 h
b111 L
b10000 K
b10001 0
b111 Q"
b10000 R"
b0 :"
b10 ;"
b111 8"
b10000 6"
b0 9"
b111000 $"
b111000 '"
b1000100000010001000100011 T
b1000100000010001000100011 F"
b10001 D
b10001 N"
b10001 O"
b1010111110 #"
b1010111110 L"
b10010 F
b10010 1"
b10010 K"
b111010 :
b111010 2"
b110010110000 ;
b110010110000 ]
b110010110000 g
b110010110000 o
b110010110000 y
b110010110000 /"
b110010110000 I"
b10011 M
b10011 ,"
b10011 @"
b11111 G
b11111 C"
b11110 H
b11110 A"
b111110 q
b111110 u
b111110 D"
b111100 _
b111100 c
b111100 B"
b1000000111010000000100011 Q
b1000000111010000000100011 H"
b110000 %"
b110000 G"
b111000 &"
b110100 U
b110100 ("
b110100 E"
b1101 #
1!
#650
0!
#675
b0 ?
b0 7"
b0 T"
b1010111110 >
b1010111110 5"
b1010111110 S"
b1001011000 Y
b1001011000 n
b1001011000 }
b1001011000 *"
b10000 *
b10000 \
b10000 k
b10000 +
b10000 )"
b111100 $"
b111100 '"
b0 T
b0 F"
b0 L
b10001 K
b0 Q"
b10001 R"
b0 8"
b10001 6"
b100 9"
b100 R
b100 4"
b100 S
b1001011000 s
b1001011000 z
b10000 a
b10000 h
b0 (
b0 V
b0 )
b0 /
b111010001000 x
b111010001000 {
b111010001000 f
b111010001000 i
b110010110000 ^
b110010110000 b
b110010110000 p
b110010110000 t
b110010110000 ~
b110010110000 P"
b111100 &"
b111000 U
b111000 ("
b111000 E"
b1000100000010001000100011 Q
b1000100000010001000100011 H"
b111100 %"
b110100 G"
b0 M
b0 ,"
b0 @"
b10000 G
b10000 C"
b111 H
b111 A"
b10 -
b10 ="
b0 ,
b0 >"
b1001011000 q
b1001011000 u
b1001011000 D"
b10000 _
b10000 c
b10000 B"
1W
b0 .
b0 <"
1-"
0+"
b10011 F
b10011 1"
b10011 K"
b111110 :
b111110 2"
b111010001000 ;
b111010001000 ]
b111010001000 g
b111010001000 o
b111010001000 y
b111010001000 /"
b111010001000 I"
b10010 D
b10010 N"
b10010 O"
b110010110000 #"
b110010110000 L"
b1110 #
1!
#700
0!
#725
0j
b100 +
b100 )"
b1010111110 Y
b1010111110 n
b1010111110 }
b1010111110 *"
b0 *
b0 \
b0 k
03
07
b0 >
b0 5"
b0 S"
b111010001000 ^
b111010001000 b
b111010001000 p
b111010001000 t
b111010001000 ~
b111010001000 P"
b10000 x
b10000 {
b10000 f
b10000 i
0A
b0 I
b0 [
b100 (
b100 V
b1010111110 s
b1010111110 z
b0 a
b0 h
b0 K
b0 0
b0 R"
b0 ;"
b0 6"
b0 9"
b0 R
b0 4"
b0 S
b1000000 $"
b1000000 '"
b10011 D
b10011 N"
b10011 O"
b111010001000 #"
b111010001000 L"
b0 F
b0 1"
b0 K"
b1001011000 :
b1001011000 2"
b10000 ;
b10000 ]
b10000 g
b10000 o
b10000 y
b10000 /"
b10000 I"
1<
0E
b100 M
b100 ,"
b100 @"
b10001 G
b10001 C"
b0 H
b0 A"
b100 X
b100 ?"
b1010111110 q
b1010111110 u
b1010111110 D"
b0 _
b0 c
b0 B"
b0 Q
b0 H"
b111000 %"
b111000 G"
b1000000 &"
b111100 U
b111100 ("
b111100 E"
b1111 #
1!
#750
0!
#775
b0 Y
b0 n
b0 }
b0 *"
b0 +
b0 )"
b1000100 $"
b1000100 '"
b0 s
b0 z
b0 (
b0 V
b100 x
b100 {
b100 f
b100 i
b10000 ^
b10000 b
b10000 p
b10000 t
b10000 ~
b10000 P"
0B
b1000100 &"
b1000000 U
b1000000 ("
b1000000 E"
b111100 %"
b111100 G"
b0 M
b0 ,"
b0 @"
b0 G
b0 C"
b0 -
b0 ="
b0 X
b0 ?"
b0 q
b0 u
b0 D"
0W
0-"
b100 F
b100 1"
b100 K"
b1010111110 :
b1010111110 2"
b100 ;
b100 ]
b100 g
b100 o
b100 y
b100 /"
b100 I"
b0 D
b0 N"
b0 O"
b10000 #"
b10000 L"
0C
b10000 #
1!
#800
0!
#825
b100 ^
b100 b
b100 p
b100 t
b100 ~
b100 P"
b0 x
b0 {
b0 f
b0 i
b1001000 $"
b1001000 '"
b100 D
b100 N"
b100 O"
b100 #"
b100 L"
b0 F
b0 1"
b0 K"
b0 :
b0 2"
b0 ;
b0 ]
b0 g
b0 o
b0 y
b0 /"
b0 I"
0<
b1000000 %"
b1000000 G"
b1001000 &"
b1000100 U
b1000100 ("
b1000100 E"
b10001 #
1!
#850
0!
#875
b1001100 $"
b1001100 '"
b0 ^
b0 b
b0 p
b0 t
b0 ~
b0 P"
b1001100 &"
b1001000 U
b1001000 ("
b1001000 E"
b1000100 %"
b1000100 G"
b0 D
b0 N"
b0 O"
b0 #"
b0 L"
b10010 #
1!
#900
0!
#925
b1010000 $"
b1010000 '"
b1001000 %"
b1001000 G"
b1010000 &"
b1001100 U
b1001100 ("
b1001100 E"
b10011 #
1!
#950
0!
#975
b1010100 $"
b1010100 '"
b1010100 &"
b1010000 U
b1010000 ("
b1010000 E"
b1001100 %"
b1001100 G"
b10100 #
1!
#1000
0!
#1025
b1011000 $"
b1011000 '"
b1010000 %"
b1010000 G"
b1011000 &"
b1010100 U
b1010100 ("
b1010100 E"
b10101 #
1!
#1050
0!
#1075
b1011100 $"
b1011100 '"
b1011100 &"
b1011000 U
b1011000 ("
b1011000 E"
b1010100 %"
b1010100 G"
b10110 #
1!
#1100
0!
#1125
b1100000 $"
b1100000 '"
b1011000 %"
b1011000 G"
b1100000 &"
b1011100 U
b1011100 ("
b1011100 E"
b10111 #
1!
#1150
0!
#1175
b1100100 $"
b1100100 '"
b1100100 &"
b1100000 U
b1100000 ("
b1100000 E"
b1011100 %"
b1011100 G"
b11000 #
1!
#1200
0!
#1225
b1101000 $"
b1101000 '"
b1100000 %"
b1100000 G"
b1101000 &"
b1100100 U
b1100100 ("
b1100100 E"
b11001 #
1!
#1250
0!
#1275
b1101100 $"
b1101100 '"
b1101100 &"
b1101000 U
b1101000 ("
b1101000 E"
b1100100 %"
b1100100 G"
b11010 #
1!
#1300
0!
#1325
b1110000 $"
b1110000 '"
b1101000 %"
b1101000 G"
b1110000 &"
b1101100 U
b1101100 ("
b1101100 E"
b11011 #
1!
#1350
0!
#1375
b1110100 $"
b1110100 '"
b1110100 &"
b1110000 U
b1110000 ("
b1110000 E"
b1101100 %"
b1101100 G"
b11100 #
1!
#1400
0!
#1425
b1111000 $"
b1111000 '"
b1110000 %"
b1110000 G"
b1111000 &"
b1110100 U
b1110100 ("
b1110100 E"
b11101 #
1!
#1450
0!
#1475
b1111100 $"
b1111100 '"
b1111100 &"
b1111000 U
b1111000 ("
b1111000 E"
b1110100 %"
b1110100 G"
b11110 #
1!
#1500
0!
#1525
b10000000 $"
b10000000 '"
b1111000 %"
b1111000 G"
b10000000 &"
b1111100 U
b1111100 ("
b1111100 E"
b11111 #
1!
#1550
0!
#1575
b10000100 $"
b10000100 '"
b10000100 &"
b10000000 U
b10000000 ("
b10000000 E"
b1111100 %"
b1111100 G"
b100000 #
1!
#1600
0!
#1625
b10001000 $"
b10001000 '"
b10000000 %"
b10000000 G"
b10001000 &"
b10000100 U
b10000100 ("
b10000100 E"
b100001 #
1!
#1650
0!
#1675
b10001100 $"
b10001100 '"
b10001100 &"
b10001000 U
b10001000 ("
b10001000 E"
b10000100 %"
b10000100 G"
b100010 #
1!
#1700
0!
#1725
b10010000 $"
b10010000 '"
b10001000 %"
b10001000 G"
b10010000 &"
b10001100 U
b10001100 ("
b10001100 E"
b100011 #
1!
#1750
0!
#1775
b10010100 $"
b10010100 '"
b10010100 &"
b10010000 U
b10010000 ("
b10010000 E"
b10001100 %"
b10001100 G"
b100100 #
1!
#1800
0!
#1825
b10011000 $"
b10011000 '"
b10010000 %"
b10010000 G"
b10011000 &"
b10010100 U
b10010100 ("
b10010100 E"
b100101 #
1!
#1850
0!
#1875
b10011100 $"
b10011100 '"
b10011100 &"
b10011000 U
b10011000 ("
b10011000 E"
b10010100 %"
b10010100 G"
b100110 #
1!
#1900
0!
#1925
b10100000 $"
b10100000 '"
b10011000 %"
b10011000 G"
b10100000 &"
b10011100 U
b10011100 ("
b10011100 E"
b100111 #
1!
#1950
0!
#1975
b10100100 $"
b10100100 '"
b10100100 &"
b10100000 U
b10100000 ("
b10100000 E"
b10011100 %"
b10011100 G"
b101000 #
1!
#2000
0!
#2025
b10101000 $"
b10101000 '"
b10100000 %"
b10100000 G"
b10101000 &"
b10100100 U
b10100100 ("
b10100100 E"
b101001 #
1!
#2050
0!
#2075
b10101100 $"
b10101100 '"
b10101100 &"
b10101000 U
b10101000 ("
b10101000 E"
b10100100 %"
b10100100 G"
b101010 #
1!
#2100
0!
#2125
b10110000 $"
b10110000 '"
b10101000 %"
b10101000 G"
b10110000 &"
b10101100 U
b10101100 ("
b10101100 E"
b101011 #
1!
#2150
0!
#2175
b10110100 $"
b10110100 '"
b10110100 &"
b10110000 U
b10110000 ("
b10110000 E"
b10101100 %"
b10101100 G"
b101100 #
1!
#2200
0!
#2225
b10111000 $"
b10111000 '"
b10110000 %"
b10110000 G"
b10111000 &"
b10110100 U
b10110100 ("
b10110100 E"
b101101 #
1!
#2250
0!
#2275
b10111100 $"
b10111100 '"
b10111100 &"
b10111000 U
b10111000 ("
b10111000 E"
b10110100 %"
b10110100 G"
b101110 #
1!
#2300
0!
#2325
b11000000 $"
b11000000 '"
b10111000 %"
b10111000 G"
b11000000 &"
b10111100 U
b10111100 ("
b10111100 E"
b101111 #
1!
#2350
0!
#2375
b11000100 $"
b11000100 '"
b11000100 &"
b11000000 U
b11000000 ("
b11000000 E"
b10111100 %"
b10111100 G"
b110000 #
1!
#2400
0!
#2425
b11001000 $"
b11001000 '"
b11000000 %"
b11000000 G"
b11001000 &"
b11000100 U
b11000100 ("
b11000100 E"
b110001 #
1!
#2450
0!
#2475
b11001100 $"
b11001100 '"
b11001100 &"
b11001000 U
b11001000 ("
b11001000 E"
b11000100 %"
b11000100 G"
b110010 #
1!
#2500
0!
#2525
b11010000 $"
b11010000 '"
b11001000 %"
b11001000 G"
b11010000 &"
b11001100 U
b11001100 ("
b11001100 E"
b110011 #
1!
#2550
0!
#2575
b11010100 $"
b11010100 '"
b11010100 &"
b11010000 U
b11010000 ("
b11010000 E"
b11001100 %"
b11001100 G"
b110100 #
1!
#2600
0!
#2625
b11011000 $"
b11011000 '"
b11010000 %"
b11010000 G"
b11011000 &"
b11010100 U
b11010100 ("
b11010100 E"
b110101 #
1!
#2650
0!
#2675
b11011100 $"
b11011100 '"
b11011100 &"
b11011000 U
b11011000 ("
b11011000 E"
b11010100 %"
b11010100 G"
b110110 #
1!
#2700
0!
#2725
b11100000 $"
b11100000 '"
b11011000 %"
b11011000 G"
b11100000 &"
b11011100 U
b11011100 ("
b11011100 E"
b110111 #
1!
#2750
0!
#2775
b11100100 $"
b11100100 '"
b11100100 &"
b11100000 U
b11100000 ("
b11100000 E"
b11011100 %"
b11011100 G"
b111000 #
1!
#2800
0!
#2825
b11101000 $"
b11101000 '"
b11100000 %"
b11100000 G"
b11101000 &"
b11100100 U
b11100100 ("
b11100100 E"
b111001 #
1!
#2850
0!
#2875
b11101100 $"
b11101100 '"
b11101100 &"
b11101000 U
b11101000 ("
b11101000 E"
b11100100 %"
b11100100 G"
b111010 #
1!
#2900
0!
#2925
b11110000 $"
b11110000 '"
b11101000 %"
b11101000 G"
b11110000 &"
b11101100 U
b11101100 ("
b11101100 E"
b111011 #
1!
#2950
0!
#2975
b11110100 $"
b11110100 '"
b11110100 &"
b11110000 U
b11110000 ("
b11110000 E"
b11101100 %"
b11101100 G"
b111100 #
1!
#3000
0!
#3025
b11111000 $"
b11111000 '"
b11110000 %"
b11110000 G"
b11111000 &"
b11110100 U
b11110100 ("
b11110100 E"
b111101 #
1!
#3050
0!
#3075
b11111100 $"
b11111100 '"
b11111100 &"
b11111000 U
b11111000 ("
b11111000 E"
b11110100 %"
b11110100 G"
b111110 #
1!
#3100
0!
#3125
b100000000 $"
b100000000 '"
b11111000 %"
b11111000 G"
b100000000 &"
b11111100 U
b11111100 ("
b11111100 E"
b111111 #
1!
#3150
0!
#3175
b100000100 $"
b100000100 '"
b100000100 &"
b100000000 U
b100000000 ("
b100000000 E"
b11111100 %"
b11111100 G"
b1000000 #
1!
#3200
0!
#3225
b100001000 $"
b100001000 '"
b100000000 %"
b100000000 G"
b100001000 &"
b100000100 U
b100000100 ("
b100000100 E"
1!
