Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_14 -L v_vid_in_axi4s_v4_0_11 -L v_axi4s_vid_out_v4_0_18 -L v_tc_v6_2_8 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L xlconstant_v1_1_9 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L processing_system7_vip_v1_0_19 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L lib_bmg_v1_0_17 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_33 -L axi_vdma_v6_3_19 -L smartconnect_v1_0 -L axi_register_slice_v2_1_31 -L interrupt_control_v3_1_5 -L axi_iic_v2_1_7 -L axi_bram_ctrl_v4_1_10 -L generic_baseblocks_v2_1_2 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L v_csc_v1_1_11 -L axi_protocol_converter_v2_1_31 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <design_1_v_rgb2ycrcb_0_0> not found while processing module instance <v_rgb2ycrcb_0> [C:/Vivado_Projects/zed_hdmi/zed_hdmi.ip_user_files/bd/design_1/sim/design_1.v:749]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
