[{"commit":{"message":"Use MacroAssembler::lwu instead of Assembler::lwu"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"a59481b4fce73b650c697460d74b0444c11ba1a0"},{"commit":{"message":"Save instruction when getting table3 address"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"37e095d3bff0b6c8ba6971dec03fe486cb02db6d"},{"commit":{"message":"Left note on how table elements are accessed"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"30922883a39e1af29f6a8b3a0d85a6fb5f9ec27b"},{"commit":{"message":"Fix comment for result register"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"45f02b06a8340fefcafb5becc8bdcbd58b597f77"},{"commit":{"message":"Remove unused L_by16 label"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ad699f25e29c1fe2c450b4f62384afb3d14b0bdd"},{"commit":{"message":"Use zero_extend instead of shifts where possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"}],"sha":"f7a4f0c7facae028c4fc68a4693f1c32126b3b43"},{"commit":{"message":"Use andn instead of notr + andr where possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"7b6886ad5953d6534cc62c8272cfc844ea543756"},{"commit":{"message":"Replace shNadd with one instruction in most cases"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"8c603598cdf7c7e5ac32eb586dd72f61e5a8900a"},{"commit":{"message":"8317721: RISC-V: Implement CRC32 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"d8d6968fecc3e12b04e47681d25c6939370c025b"}]