<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p57" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_57{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_57{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_57{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_57{left:79px;bottom:998px;letter-spacing:-0.17px;}
#t5_57{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_57{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_57{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_57{left:425px;bottom:981px;letter-spacing:-0.11px;}
#t9_57{left:425px;bottom:959px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_57{left:690px;bottom:998px;letter-spacing:-0.11px;}
#tb_57{left:690px;bottom:981px;letter-spacing:-0.13px;}
#tc_57{left:79px;bottom:935px;letter-spacing:-0.16px;}
#td_57{left:137px;bottom:935px;letter-spacing:-0.16px;}
#te_57{left:190px;bottom:935px;letter-spacing:-0.15px;}
#tf_57{left:425px;bottom:935px;letter-spacing:-0.11px;}
#tg_57{left:425px;bottom:918px;letter-spacing:-0.11px;}
#th_57{left:690px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ti_57{left:690px;bottom:918px;letter-spacing:-0.15px;}
#tj_57{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tk_57{left:690px;bottom:885px;letter-spacing:-0.15px;}
#tl_57{left:690px;bottom:868px;letter-spacing:-0.13px;}
#tm_57{left:79px;bottom:843px;letter-spacing:-0.16px;}
#tn_57{left:137px;bottom:843px;letter-spacing:-0.16px;}
#to_57{left:190px;bottom:843px;letter-spacing:-0.14px;}
#tp_57{left:425px;bottom:843px;letter-spacing:-0.11px;}
#tq_57{left:425px;bottom:826px;letter-spacing:-0.12px;}
#tr_57{left:425px;bottom:810px;letter-spacing:-0.12px;}
#ts_57{left:425px;bottom:788px;letter-spacing:-0.12px;}
#tt_57{left:425px;bottom:771px;letter-spacing:-0.12px;}
#tu_57{left:690px;bottom:843px;letter-spacing:-0.11px;}
#tv_57{left:690px;bottom:826px;letter-spacing:-0.15px;}
#tw_57{left:690px;bottom:810px;letter-spacing:-0.12px;}
#tx_57{left:79px;bottom:747px;letter-spacing:-0.17px;}
#ty_57{left:137px;bottom:747px;letter-spacing:-0.16px;}
#tz_57{left:190px;bottom:747px;letter-spacing:-0.13px;}
#t10_57{left:425px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t11_57{left:425px;bottom:730px;letter-spacing:-0.12px;}
#t12_57{left:425px;bottom:709px;letter-spacing:-0.12px;}
#t13_57{left:425px;bottom:692px;letter-spacing:-0.11px;}
#t14_57{left:690px;bottom:747px;letter-spacing:-0.11px;}
#t15_57{left:690px;bottom:730px;letter-spacing:-0.13px;}
#t16_57{left:690px;bottom:713px;}
#t17_57{left:79px;bottom:668px;letter-spacing:-0.16px;}
#t18_57{left:137px;bottom:668px;letter-spacing:-0.16px;}
#t19_57{left:190px;bottom:668px;letter-spacing:-0.12px;}
#t1a_57{left:425px;bottom:668px;letter-spacing:-0.12px;}
#t1b_57{left:690px;bottom:668px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1c_57{left:690px;bottom:651px;letter-spacing:-0.13px;}
#t1d_57{left:690px;bottom:629px;letter-spacing:-0.13px;}
#t1e_57{left:690px;bottom:613px;letter-spacing:-0.12px;}
#t1f_57{left:79px;bottom:588px;letter-spacing:-0.16px;}
#t1g_57{left:137px;bottom:588px;letter-spacing:-0.16px;}
#t1h_57{left:190px;bottom:588px;letter-spacing:-0.12px;}
#t1i_57{left:425px;bottom:588px;letter-spacing:-0.12px;}
#t1j_57{left:690px;bottom:588px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1k_57{left:690px;bottom:571px;letter-spacing:-0.13px;}
#t1l_57{left:690px;bottom:550px;letter-spacing:-0.13px;}
#t1m_57{left:690px;bottom:533px;letter-spacing:-0.12px;}
#t1n_57{left:79px;bottom:509px;letter-spacing:-0.16px;}
#t1o_57{left:137px;bottom:509px;letter-spacing:-0.16px;}
#t1p_57{left:190px;bottom:509px;letter-spacing:-0.12px;}
#t1q_57{left:425px;bottom:509px;letter-spacing:-0.12px;}
#t1r_57{left:690px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1s_57{left:690px;bottom:492px;letter-spacing:-0.13px;}
#t1t_57{left:690px;bottom:470px;letter-spacing:-0.13px;}
#t1u_57{left:690px;bottom:454px;letter-spacing:-0.12px;}
#t1v_57{left:79px;bottom:429px;letter-spacing:-0.16px;}
#t1w_57{left:137px;bottom:429px;letter-spacing:-0.16px;}
#t1x_57{left:190px;bottom:429px;letter-spacing:-0.12px;}
#t1y_57{left:425px;bottom:429px;letter-spacing:-0.12px;}
#t1z_57{left:690px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t20_57{left:690px;bottom:412px;letter-spacing:-0.13px;}
#t21_57{left:690px;bottom:391px;letter-spacing:-0.13px;}
#t22_57{left:690px;bottom:374px;letter-spacing:-0.12px;}
#t23_57{left:79px;bottom:350px;letter-spacing:-0.16px;}
#t24_57{left:137px;bottom:350px;letter-spacing:-0.16px;}
#t25_57{left:190px;bottom:350px;letter-spacing:-0.14px;}
#t26_57{left:425px;bottom:350px;letter-spacing:-0.12px;}
#t27_57{left:690px;bottom:350px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t28_57{left:690px;bottom:333px;letter-spacing:-0.13px;}
#t29_57{left:690px;bottom:312px;letter-spacing:-0.13px;}
#t2a_57{left:690px;bottom:295px;letter-spacing:-0.12px;}
#t2b_57{left:79px;bottom:270px;letter-spacing:-0.16px;}
#t2c_57{left:137px;bottom:270px;letter-spacing:-0.16px;}
#t2d_57{left:190px;bottom:270px;letter-spacing:-0.12px;}
#t2e_57{left:425px;bottom:270px;letter-spacing:-0.12px;}
#t2f_57{left:690px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t2g_57{left:690px;bottom:254px;letter-spacing:-0.13px;}
#t2h_57{left:690px;bottom:232px;letter-spacing:-0.13px;}
#t2i_57{left:690px;bottom:215px;letter-spacing:-0.12px;}
#t2j_57{left:79px;bottom:191px;letter-spacing:-0.16px;}
#t2k_57{left:137px;bottom:191px;letter-spacing:-0.16px;}
#t2l_57{left:190px;bottom:191px;letter-spacing:-0.12px;}
#t2m_57{left:425px;bottom:191px;letter-spacing:-0.12px;}
#t2n_57{left:690px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t2o_57{left:690px;bottom:174px;letter-spacing:-0.13px;}
#t2p_57{left:690px;bottom:153px;letter-spacing:-0.13px;}
#t2q_57{left:690px;bottom:136px;letter-spacing:-0.12px;}
#t2r_57{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2s_57{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2t_57{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2u_57{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2v_57{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2w_57{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2x_57{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2y_57{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2z_57{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t30_57{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_57{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_57{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_57{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_57{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_57{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts57" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg57Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg57" style="-webkit-user-select: none;"><object width="935" height="1210" data="57/57.svg" type="image/svg+xml" id="pdf57" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_57" class="t s1_57">Vol. 4 </span><span id="t2_57" class="t s1_57">2-41 </span>
<span id="t3_57" class="t s2_57">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_57" class="t s3_57">490H </span><span id="t5_57" class="t s3_57">1168 </span><span id="t6_57" class="t s3_57">IA32_VMX_TRUE_ENTRY_CTLS </span><span id="t7_57" class="t s3_57">Capability Reporting Register of VM-Entry </span>
<span id="t8_57" class="t s3_57">Flex Controls (R/O) </span>
<span id="t9_57" class="t s3_57">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="ta_57" class="t s3_57">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="tb_57" class="t s3_57">IA32_VMX_BASIC[55] ) </span>
<span id="tc_57" class="t s3_57">491H </span><span id="td_57" class="t s3_57">1169 </span><span id="te_57" class="t s3_57">IA32_VMX_VMFUNC </span><span id="tf_57" class="t s3_57">Capability Reporting Register of VM- </span>
<span id="tg_57" class="t s3_57">Function Controls (R/O) </span>
<span id="th_57" class="t s3_57">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="ti_57" class="t s3_57">IA32_VMX_PROCBASED_C </span>
<span id="tj_57" class="t s3_57">TLS[63] &amp;&amp; </span>
<span id="tk_57" class="t s3_57">IA32_VMX_PROCBASED_C </span>
<span id="tl_57" class="t s3_57">TLS2[45]) </span>
<span id="tm_57" class="t s3_57">492H </span><span id="tn_57" class="t s3_57">1170 </span><span id="to_57" class="t s3_57">IA32_VMX_PROCBASED_CTLS3 </span><span id="tp_57" class="t s3_57">Capability Reporting Register of Tertiary </span>
<span id="tq_57" class="t s3_57">Processor-Based VM-Execution Controls </span>
<span id="tr_57" class="t s3_57">(R/O) </span>
<span id="ts_57" class="t s3_57">See Appendix A.3.4, “Tertiary Processor- </span>
<span id="tt_57" class="t s3_57">Based VM-Execution Controls.” </span>
<span id="tu_57" class="t s3_57">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="tv_57" class="t s3_57">IA32_VMX_PROCBASED_C </span>
<span id="tw_57" class="t s3_57">TLS[49]) </span>
<span id="tx_57" class="t s3_57">493H </span><span id="ty_57" class="t s3_57">1171 </span><span id="tz_57" class="t s3_57">IA32_VMX_EXIT_CTLS2 </span><span id="t10_57" class="t s3_57">Capability Reporting Register of Secondary </span>
<span id="t11_57" class="t s3_57">VM-Exit Controls (R/O) </span>
<span id="t12_57" class="t s3_57">See Appendix A.4.2, “Secondary VM-Exit </span>
<span id="t13_57" class="t s3_57">Controls.” </span>
<span id="t14_57" class="t s3_57">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t15_57" class="t s3_57">IA32_VMX_EXIT_CTLS[63] </span>
<span id="t16_57" class="t s3_57">) </span>
<span id="t17_57" class="t s3_57">4C1H </span><span id="t18_57" class="t s3_57">1217 </span><span id="t19_57" class="t s3_57">IA32_A_PMC0 </span><span id="t1a_57" class="t s3_57">Full Width Writable IA32_PMC0 Alias (R/W) </span><span id="t1b_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1c_57" class="t s3_57">0) &amp;&amp; </span>
<span id="t1d_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t1e_57" class="t s3_57">13] = 1 </span>
<span id="t1f_57" class="t s3_57">4C2H </span><span id="t1g_57" class="t s3_57">1218 </span><span id="t1h_57" class="t s3_57">IA32_A_PMC1 </span><span id="t1i_57" class="t s3_57">Full Width Writable IA32_PMC1 Alias (R/W) </span><span id="t1j_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1k_57" class="t s3_57">1) &amp;&amp; </span>
<span id="t1l_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t1m_57" class="t s3_57">13] = 1 </span>
<span id="t1n_57" class="t s3_57">4C3H </span><span id="t1o_57" class="t s3_57">1219 </span><span id="t1p_57" class="t s3_57">IA32_A_PMC2 </span><span id="t1q_57" class="t s3_57">Full Width Writable IA32_PMC2 Alias (R/W) </span><span id="t1r_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1s_57" class="t s3_57">2) &amp;&amp; </span>
<span id="t1t_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t1u_57" class="t s3_57">13] = 1 </span>
<span id="t1v_57" class="t s3_57">4C4H </span><span id="t1w_57" class="t s3_57">1220 </span><span id="t1x_57" class="t s3_57">IA32_A_PMC3 </span><span id="t1y_57" class="t s3_57">Full Width Writable IA32_PMC3 Alias (R/W) </span><span id="t1z_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t20_57" class="t s3_57">3) &amp;&amp; </span>
<span id="t21_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t22_57" class="t s3_57">13] = 1 </span>
<span id="t23_57" class="t s3_57">4C5H </span><span id="t24_57" class="t s3_57">1221 </span><span id="t25_57" class="t s3_57">IA32_A_PMC4 </span><span id="t26_57" class="t s3_57">Full Width Writable IA32_PMC4 Alias (R/W) </span><span id="t27_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t28_57" class="t s3_57">4) &amp;&amp; </span>
<span id="t29_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t2a_57" class="t s3_57">13] = 1 </span>
<span id="t2b_57" class="t s3_57">4C6H </span><span id="t2c_57" class="t s3_57">1222 </span><span id="t2d_57" class="t s3_57">IA32_A_PMC5 </span><span id="t2e_57" class="t s3_57">Full Width Writable IA32_PMC5 Alias (R/W) </span><span id="t2f_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2g_57" class="t s3_57">5) &amp;&amp; </span>
<span id="t2h_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t2i_57" class="t s3_57">13] = 1 </span>
<span id="t2j_57" class="t s3_57">4C7H </span><span id="t2k_57" class="t s3_57">1223 </span><span id="t2l_57" class="t s3_57">IA32_A_PMC6 </span><span id="t2m_57" class="t s3_57">Full Width Writable IA32_PMC6 Alias (R/W) </span><span id="t2n_57" class="t s3_57">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2o_57" class="t s3_57">6) &amp;&amp; </span>
<span id="t2p_57" class="t s3_57">IA32_PERF_CAPABILITIES[ </span>
<span id="t2q_57" class="t s3_57">13] = 1 </span>
<span id="t2r_57" class="t s4_57">Table 2-2. </span><span id="t2s_57" class="t s4_57">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2t_57" class="t s5_57">Register </span>
<span id="t2u_57" class="t s5_57">Address </span>
<span id="t2v_57" class="t s5_57">Architectural MSR Name / Bit Fields </span>
<span id="t2w_57" class="t s5_57">(Former MSR Name) </span><span id="t2x_57" class="t s5_57">MSR/Bit Description </span><span id="t2y_57" class="t s5_57">Comment </span>
<span id="t2z_57" class="t s5_57">Hex </span><span id="t30_57" class="t s5_57">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
