Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Dec 10 19:00:31 2018
| Host         : siebl-0224-38.ews.illinois.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_module/pclk2/temp_clk_reg/C (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: ndf/main_div/temp_clk_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ndf/ob3/div1/temp_clk_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ndf/ob3/div2/temp_clk_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ndf/ob3/div3/temp_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.666     -519.813                     63                  377        0.112        0.000                      0                  377        3.000        0.000                       0                   227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
main_module/pclk/inst/clk_in   {0.000 5.000}        10.000          100.000         
  clk_out_player_clock         {0.000 100.000}      200.000         5.000           
  clkfbout_player_clock        {0.000 25.000}       50.000          20.000          
ndc/inst/clk_in                {0.000 5.000}        10.000          100.000         
  clk_out_note_decoder_clock   {0.000 79.373}       158.747         6.299           
  clkfbout_note_decoder_clock  {0.000 30.000}       60.000          16.667          
sys_clk_pin                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main_module/pclk/inst/clk_in                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_player_clock             192.862        0.000                      0                   65        0.112        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_player_clock                                                                                                                                                         47.845        0.000                       0                     3  
ndc/inst/clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out_note_decoder_clock       150.990        0.000                      0                  307        0.261        0.000                      0                  307       54.613        0.000                       0                   141  
  clkfbout_note_decoder_clock                                                                                                                                                   40.000        0.000                       0                     3  
sys_clk_pin                          8.562        0.000                      0                    5        0.226        0.000                      0                    5        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                 clk_out_note_decoder_clock       -8.666     -519.813                     63                   63        0.653        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main_module/pclk/inst/clk_in
  To Clock:  main_module/pclk/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_module/pclk/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_module/pclk/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_player_clock
  To Clock:  clk_out_player_clock

Setup :            0  Failing Endpoints,  Worst Slack      192.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.862ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.262ns (20.044%)  route 5.034ns (79.956%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.115     7.863    main_module/pclk2/clear
    SLICE_X30Y47         FDSE                                         r  main_module/pclk2/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDSE                                         r  main_module/pclk2/counter_reg[0]/C
                         clock pessimism              0.120   201.566    
                         clock uncertainty           -0.318   201.249    
    SLICE_X30Y47         FDSE (Setup_fdse_C_S)       -0.524   200.725    main_module/pclk2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        200.725    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                192.862    

Slack (MET) :             192.862ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.262ns (20.044%)  route 5.034ns (79.956%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.115     7.863    main_module/pclk2/clear
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[1]/C
                         clock pessimism              0.120   201.566    
                         clock uncertainty           -0.318   201.249    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524   200.725    main_module/pclk2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        200.725    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                192.862    

Slack (MET) :             192.862ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.262ns (20.044%)  route 5.034ns (79.956%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.115     7.863    main_module/pclk2/clear
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[2]/C
                         clock pessimism              0.120   201.566    
                         clock uncertainty           -0.318   201.249    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524   200.725    main_module/pclk2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        200.725    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                192.862    

Slack (MET) :             192.862ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.262ns (20.044%)  route 5.034ns (79.956%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.115     7.863    main_module/pclk2/clear
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
                         clock pessimism              0.120   201.566    
                         clock uncertainty           -0.318   201.249    
    SLICE_X30Y47         FDRE (Setup_fdre_C_R)       -0.524   200.725    main_module/pclk2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        200.725    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                192.862    

Slack (MET) :             192.929ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.262ns (20.341%)  route 4.942ns (79.659%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.023     7.771    main_module/pclk2/clear
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[4]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                192.929    

Slack (MET) :             192.929ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.262ns (20.341%)  route 4.942ns (79.659%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.023     7.771    main_module/pclk2/clear
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[5]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                192.929    

Slack (MET) :             192.929ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.262ns (20.341%)  route 4.942ns (79.659%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.023     7.771    main_module/pclk2/clear
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[6]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                192.929    

Slack (MET) :             192.929ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.262ns (20.341%)  route 4.942ns (79.659%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          1.023     7.771    main_module/pclk2/clear
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y48         FDRE                                         r  main_module/pclk2/counter_reg[7]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                192.929    

Slack (MET) :             192.978ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.262ns (20.503%)  route 4.893ns (79.497%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          0.974     7.722    main_module/pclk2/clear
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                192.978    

Slack (MET) :             192.978ns  (required time - arrival time)
  Source:                 main_module/pclk2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out_player_clock rise@200.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.262ns (20.503%)  route 4.893ns (79.497%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 201.446 - 200.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.574     1.574    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.566     1.566    main_module/pclk2/player_clock_out1
    SLICE_X30Y47         FDRE                                         r  main_module/pclk2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     2.084 r  main_module/pclk2/counter_reg[3]/Q
                         net (fo=2, routed)           1.025     3.109    main_module/pclk2/counter_reg[3]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.233 r  main_module/pclk2/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.637     3.870    main_module/pclk2/counter[0]_i_12__0_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  main_module/pclk2/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.665     4.660    main_module/pclk2/counter[0]_i_11__2_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.784 r  main_module/pclk2/counter[0]_i_9__2/O
                         net (fo=1, routed)           0.573     5.357    main_module/pclk2/counter[0]_i_9__2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  main_module/pclk2/counter[0]_i_8__2/O
                         net (fo=1, routed)           0.545     6.027    main_module/pclk2/counter[0]_i_8__2_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  main_module/pclk2/counter[0]_i_3/O
                         net (fo=1, routed)           0.473     6.624    main_module/pclk2/counter[0]_i_3_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.748 r  main_module/pclk2/counter[0]_i_1/O
                         net (fo=32, routed)          0.974     7.722    main_module/pclk2/clear
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.455   201.455    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   198.322 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   199.909    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   200.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.446   201.446    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[11]/C
                         clock pessimism              0.095   201.541    
                         clock uncertainty           -0.318   201.224    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524   200.700    main_module/pclk2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                192.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.076 r  main_module/pclk2/counter_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.076    main_module/pclk2/counter_reg[12]_i_1__2_n_7
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[12]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.089 r  main_module/pclk2/counter_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.089    main_module/pclk2/counter_reg[12]_i_1__2_n_5
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[14]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.112 r  main_module/pclk2/counter_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.112    main_module/pclk2/counter_reg[12]_i_1__2_n_6
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[13]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.672%)  route 0.139ns (25.328%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.114 r  main_module/pclk2/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.114    main_module/pclk2/counter_reg[12]_i_1__2_n_4
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y50         FDRE                                         r  main_module/pclk2/counter_reg[15]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.116 r  main_module/pclk2/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.116    main_module/pclk2/counter_reg[16]_i_1__2_n_7
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[16]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.129 r  main_module/pclk2/counter_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.129    main_module/pclk2/counter_reg[16]_i_1__2_n_5
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[18]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.449ns (76.308%)  route 0.139ns (23.692%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.152 r  main_module/pclk2/counter_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.152    main_module/pclk2/counter_reg[16]_i_1__2_n_6
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[17]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.451ns (76.388%)  route 0.139ns (23.612%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.154 r  main_module/pclk2/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.154    main_module/pclk2/counter_reg[16]_i_1__2_n_4
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y51         FDRE                                         r  main_module/pclk2/counter_reg[19]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.453ns (76.468%)  route 0.139ns (23.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.103 r  main_module/pclk2/counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.103    main_module/pclk2/counter_reg[16]_i_1__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.156 r  main_module/pclk2/counter_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.156    main_module/pclk2/counter_reg[20]_i_1__2_n_7
    SLICE_X30Y52         FDRE                                         r  main_module/pclk2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y52         FDRE                                         r  main_module/pclk2/counter_reg[20]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_module/pclk2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_module/pclk2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_player_clock  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out_player_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_player_clock rise@0.000ns - clk_out_player_clock rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.466ns (76.973%)  route 0.139ns (23.027%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564     0.564    main_module/pclk2/player_clock_out1
    SLICE_X30Y49         FDRE                                         r  main_module/pclk2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  main_module/pclk2/counter_reg[10]/Q
                         net (fo=3, routed)           0.139     0.866    main_module/pclk2/counter_reg[10]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.022 r  main_module/pclk2/counter_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.023    main_module/pclk2/counter_reg[8]_i_1__2_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  main_module/pclk2/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.063    main_module/pclk2/counter_reg[12]_i_1__2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.103 r  main_module/pclk2/counter_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.103    main_module/pclk2/counter_reg[16]_i_1__2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.169 r  main_module/pclk2/counter_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.169    main_module/pclk2/counter_reg[20]_i_1__2_n_5
    SLICE_X30Y52         FDRE                                         r  main_module/pclk2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_player_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.816     0.816    main_module/pclk/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    main_module/pclk/inst/clk_out_player_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  main_module/pclk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.830     0.830    main_module/pclk2/player_clock_out1
    SLICE_X30Y52         FDRE                                         r  main_module/pclk2/counter_reg[22]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.134     0.964    main_module/pclk2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_player_clock
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { main_module/pclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    main_module/pclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y48     main_module/pclk2/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y49     main_module/pclk2/counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y49     main_module/pclk2/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X31Y53     main_module/pclk2/temp_clk_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X30Y47     main_module/pclk2/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y49     main_module/pclk2/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y49     main_module/pclk2/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y50     main_module/pclk2/counter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y48     main_module/pclk2/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X30Y47     main_module/pclk2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y50     main_module/pclk2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y50     main_module/pclk2/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y50     main_module/pclk2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y50     main_module/pclk2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y48     main_module/pclk2/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y48     main_module/pclk2/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y49     main_module/pclk2/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X31Y53     main_module/pclk2/temp_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X31Y53     main_module/pclk2/temp_clk_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X30Y47     main_module/pclk2/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X30Y47     main_module/pclk2/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_player_clock
  To Clock:  clkfbout_player_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_player_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_module/pclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    main_module/pclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  main_module/pclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ndc/inst/clk_in
  To Clock:  ndc/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ndc/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ndc/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_note_decoder_clock
  To Clock:  clk_out_note_decoder_clock

Setup :            0  Failing Endpoints,  Worst Slack      150.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             150.990ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.388ns (20.256%)  route 5.464ns (79.744%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  ndf/offsets_reg_1/q_reg[0]/Q
                         net (fo=3, routed)           1.249     3.228    ndf/wcb3/wc1/addr_adder/D[0]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.299     3.527 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16/O
                         net (fo=1, routed)           0.000     3.527    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.774 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/O[0]
                         net (fo=1, routed)           0.534     4.308    ndf/wcb3/wc2/offset_reg/out[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.299     4.607 r  ndf/wcb3/wc2/offset_reg/sine_waves_mem_i_17/O
                         net (fo=1, routed)           0.736     5.343    ndf/wcb3/wc3/offset_reg/q_reg[0]_3
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.467 r  ndf/wcb3/wc3/offset_reg/sine_waves_mem_i_4/O
                         net (fo=4, routed)           2.945     8.412    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   159.402    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.402    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                150.990    

Slack (MET) :             151.327ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 1.388ns (21.307%)  route 5.126ns (78.693%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.233 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  ndf/offsets_reg_1/q_reg[0]/Q
                         net (fo=3, routed)           1.249     3.228    ndf/wcb3/wc1/addr_adder/D[0]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.299     3.527 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16/O
                         net (fo=1, routed)           0.000     3.527    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.774 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/O[0]
                         net (fo=1, routed)           0.534     4.308    ndf/wcb3/wc2/offset_reg/out[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.299     4.607 r  ndf/wcb3/wc2/offset_reg/sine_waves_mem_i_17/O
                         net (fo=1, routed)           0.736     5.343    ndf/wcb3/wc3/offset_reg/q_reg[0]_3
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.467 r  ndf/wcb3/wc3/offset_reg/sine_waves_mem_i_4/O
                         net (fo=4, routed)           2.607     8.074    ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.487   160.233    ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.241    
                         clock uncertainty           -0.275   159.967    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   159.401    ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.401    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                151.327    

Slack (MET) :             151.663ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.388ns (22.473%)  route 4.788ns (77.527%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 160.231 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  ndf/offsets_reg_1/q_reg[0]/Q
                         net (fo=3, routed)           1.249     3.228    ndf/wcb3/wc1/addr_adder/D[0]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.299     3.527 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16/O
                         net (fo=1, routed)           0.000     3.527    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.774 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/O[0]
                         net (fo=1, routed)           0.534     4.308    ndf/wcb3/wc2/offset_reg/out[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.299     4.607 r  ndf/wcb3/wc2/offset_reg/sine_waves_mem_i_17/O
                         net (fo=1, routed)           0.736     5.343    ndf/wcb3/wc3/offset_reg/q_reg[0]_3
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.467 r  ndf/wcb3/wc3/offset_reg/sine_waves_mem_i_4/O
                         net (fo=4, routed)           2.269     7.736    ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.485   160.231    ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.239    
                         clock uncertainty           -0.275   159.965    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   159.399    ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.399    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                151.663    

Slack (MET) :             151.997ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.388ns (23.774%)  route 4.450ns (76.226%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 160.227 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     1.978 r  ndf/offsets_reg_1/q_reg[0]/Q
                         net (fo=3, routed)           1.249     3.228    ndf/wcb3/wc1/addr_adder/D[0]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.299     3.527 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16/O
                         net (fo=1, routed)           0.000     3.527    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_16_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.774 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/O[0]
                         net (fo=1, routed)           0.534     4.308    ndf/wcb3/wc2/offset_reg/out[0]
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.299     4.607 r  ndf/wcb3/wc2/offset_reg/sine_waves_mem_i_17/O
                         net (fo=1, routed)           0.736     5.343    ndf/wcb3/wc3/offset_reg/q_reg[0]_3
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.467 r  ndf/wcb3/wc3/offset_reg/sine_waves_mem_i_4/O
                         net (fo=4, routed)           1.931     7.398    ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.481   160.227    ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.235    
                         clock uncertainty           -0.275   159.961    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   159.395    ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.395    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                151.997    

Slack (MET) :             152.017ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.220ns (21.618%)  route 4.423ns (78.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.285 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/O[3]
                         net (fo=4, routed)           2.918     7.203    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.748   159.220    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.220    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                152.017    

Slack (MET) :             152.128ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.557ns (28.145%)  route 3.975ns (71.855%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.309    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.622 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_1/O[3]
                         net (fo=4, routed)           2.469     7.091    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748   159.220    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.220    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                152.128    

Slack (MET) :             152.188ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.443ns (26.368%)  route 4.030ns (73.632%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.508 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2/O[3]
                         net (fo=4, routed)           2.524     7.032    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748   159.220    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.220    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                152.188    

Slack (MET) :             152.209ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.466ns (26.859%)  route 3.992ns (73.141%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.309    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_1/O[0]
                         net (fo=4, routed)           2.486     7.017    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741   159.227    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.227    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                152.209    

Slack (MET) :             152.245ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.578ns (29.125%)  route 3.840ns (70.875%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.309    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.643 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_1/O[1]
                         net (fo=4, routed)           2.334     6.977    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745   159.223    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.223    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                152.245    

Slack (MET) :             152.251ns  (required time - arrival time)
  Source:                 ndf/offsets_reg_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.747ns  (clk_out_note_decoder_clock rise@158.747ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.464ns (27.051%)  route 3.948ns (72.949%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 160.234 - 158.747 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.575     1.575    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.559     1.559    ndf/offsets_reg_1/note_clock
    SLICE_X51Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  ndf/offsets_reg_1/q_reg[1]/Q
                         net (fo=3, routed)           1.506     3.521    ndf/wcb3/wc1/addr_adder/D[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.645 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15/O
                         net (fo=1, routed)           0.000     3.645    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.195 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.529 r  ndf/wcb3/wc1/addr_adder/sine_waves_mem_i_2/O[1]
                         net (fo=4, routed)           2.442     6.971    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                    158.747   158.747 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   158.747 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457   160.204    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   157.074 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   158.656    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.747 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.488   160.234    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.008   160.242    
                         clock uncertainty           -0.275   159.968    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.745   159.223    ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.223    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                152.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.562    ndf/main_div/note_clock
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ndf/main_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     0.820    ndf/main_div/counter_reg[7]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.928 r  ndf/main_div/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.928    ndf/main_div/counter_reg[4]_i_1__3_n_4
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.831    ndf/main_div/note_clock
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[7]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     0.667    ndf/main_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.563    ndf/main_div/note_clock
    SLICE_X33Y44         FDRE                                         r  ndf/main_div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ndf/main_div/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     0.821    ndf/main_div/counter_reg[19]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  ndf/main_div/counter_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.929    ndf/main_div/counter_reg[16]_i_1__3_n_4
    SLICE_X33Y44         FDRE                                         r  ndf/main_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.832    ndf/main_div/note_clock
    SLICE_X33Y44         FDRE                                         r  ndf/main_div/counter_reg[19]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     0.668    ndf/main_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.563    ndf/main_div/note_clock
    SLICE_X33Y46         FDRE                                         r  ndf/main_div/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ndf/main_div/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     0.821    ndf/main_div/counter_reg[27]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  ndf/main_div/counter_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.929    ndf/main_div/counter_reg[24]_i_1__3_n_4
    SLICE_X33Y46         FDRE                                         r  ndf/main_div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.832    ndf/main_div/note_clock
    SLICE_X33Y46         FDRE                                         r  ndf/main_div/counter_reg[27]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     0.668    ndf/main_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ndf/main_div/temp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.562    ndf/main_div/note_clock
    SLICE_X35Y46         FDRE                                         r  ndf/main_div/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ndf/main_div/temp_clk_reg/Q
                         net (fo=2, routed)           0.168     0.871    ndf/main_div/temp_clk_reg_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.916 r  ndf/main_div/temp_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    ndf/main_div/temp_clk_i_1__0_n_0
    SLICE_X35Y46         FDRE                                         r  ndf/main_div/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.831    ndf/main_div/note_clock
    SLICE_X35Y46         FDRE                                         r  ndf/main_div/temp_clk_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     0.653    ndf/main_div/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.562    ndf/main_div/note_clock
    SLICE_X33Y40         FDRE                                         r  ndf/main_div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ndf/main_div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.822    ndf/main_div/counter_reg[3]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  ndf/main_div/counter_reg[0]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     0.930    ndf/main_div/counter_reg[0]_i_2__3_n_4
    SLICE_X33Y40         FDRE                                         r  ndf/main_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.831    ndf/main_div/note_clock
    SLICE_X33Y40         FDRE                                         r  ndf/main_div/counter_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     0.667    ndf/main_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.564    ndf/main_div/note_clock
    SLICE_X33Y47         FDRE                                         r  ndf/main_div/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ndf/main_div/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     0.824    ndf/main_div/counter_reg[31]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  ndf/main_div/counter_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.932    ndf/main_div/counter_reg[28]_i_1__3_n_4
    SLICE_X33Y47         FDRE                                         r  ndf/main_div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.833     0.833    ndf/main_div/note_clock
    SLICE_X33Y47         FDRE                                         r  ndf/main_div/counter_reg[31]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     0.669    ndf/main_div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.563    ndf/main_div/note_clock
    SLICE_X33Y43         FDRE                                         r  ndf/main_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ndf/main_div/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.823    ndf/main_div/counter_reg[15]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.931 r  ndf/main_div/counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.931    ndf/main_div/counter_reg[12]_i_1__3_n_4
    SLICE_X33Y43         FDRE                                         r  ndf/main_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.832    ndf/main_div/note_clock
    SLICE_X33Y43         FDRE                                         r  ndf/main_div/counter_reg[15]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     0.668    ndf/main_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.562    ndf/main_div/note_clock
    SLICE_X33Y42         FDRE                                         r  ndf/main_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ndf/main_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.823    ndf/main_div/counter_reg[11]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.931 r  ndf/main_div/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.931    ndf/main_div/counter_reg[8]_i_1__3_n_4
    SLICE_X33Y42         FDRE                                         r  ndf/main_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.831    ndf/main_div/note_clock
    SLICE_X33Y42         FDRE                                         r  ndf/main_div/counter_reg[11]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     0.667    ndf/main_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.563    ndf/main_div/note_clock
    SLICE_X33Y45         FDRE                                         r  ndf/main_div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ndf/main_div/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     0.824    ndf/main_div/counter_reg[23]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  ndf/main_div/counter_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.932    ndf/main_div/counter_reg[20]_i_1__3_n_4
    SLICE_X33Y45         FDRE                                         r  ndf/main_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.832    ndf/main_div/note_clock
    SLICE_X33Y45         FDRE                                         r  ndf/main_div/counter_reg[23]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     0.668    ndf/main_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ndf/main_div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Destination:            ndf/main_div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - clk_out_note_decoder_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.549     0.549    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.562    ndf/main_div/note_clock
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ndf/main_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.819    ndf/main_div/counter_reg[4]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.934 r  ndf/main_div/counter_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     0.934    ndf/main_div/counter_reg[4]_i_1__3_n_7
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.831    ndf/main_div/note_clock
    SLICE_X33Y41         FDRE                                         r  ndf/main_div/counter_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     0.667    ndf/main_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_note_decoder_clock
Waveform(ns):       { 0.000 79.373 }
Period(ns):         158.747
Sources:            { ndc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y9      ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y9      ndf/sine_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y6      ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y6      ndf/triangle_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y7      ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y7      ndf/saw_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y8      ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         158.747     156.171    RAMB36_X0Y8      ndf/square_waves_mem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         158.747     156.591    BUFGCTRL_X0Y0    ndc/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         158.747     157.498    MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       158.747     54.613     MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X30Y40     ndf/saw_waves_reg_3/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X30Y40     ndf/square_waves_reg_3/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X46Y23     ndf/lengths_mux_counter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X52Y17     ndf/lengths_reg_1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X50Y17     ndf/lengths_reg_1/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X30Y40     ndf/triangle_waves_reg_3/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X50Y17     ndf/lengths_reg_1/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X50Y20     ndf/lengths_reg_1/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X51Y17     ndf/lengths_reg_2/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X51Y15     ndf/lengths_reg_2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X28Y40     ndf/saw_waves_reg_1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X28Y40     ndf/saw_waves_reg_1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X34Y41     ndf/saw_waves_reg_2/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X34Y41     ndf/saw_waves_reg_2/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X30Y40     ndf/saw_waves_reg_3/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X30Y40     ndf/saw_waves_reg_3/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X28Y40     ndf/square_waves_reg_1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X28Y40     ndf/square_waves_reg_1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X34Y41     ndf/square_waves_reg_2/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.373      78.873     SLICE_X34Y41     ndf/square_waves_reg_2/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_note_decoder_clock
  To Clock:  clkfbout_note_decoder_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_note_decoder_clock
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ndc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y5    ndc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  ndc/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.024%)  route 0.846ns (64.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.557     5.078    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.846     6.380    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.443    14.784    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.081    14.942    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.561     5.082    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.613     6.151    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.443    14.784    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.298    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.061    14.986    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.937%)  route 0.606ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.557     5.078    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.606     6.140    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.440    14.781    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)       -0.067    14.976    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.554%)  route 0.524ns (53.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.558     5.079    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.524     6.059    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.443    14.784    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)       -0.067    14.956    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.557     5.078    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.520     6.055    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.440    14.781    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)       -0.067    14.953    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  8.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.170     1.751    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.826     1.953    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.070     1.525    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.558     1.441    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y19         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.177     1.759    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.828     1.955    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.527    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.198     1.779    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.825     1.952    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y20         FDRE (Hold_fdre_C_D)         0.070     1.510    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.523%)  route 0.225ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.225     1.809    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.828     1.955    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.513    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.091%)  route 0.421ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.421     2.002    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.828     1.955    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.066     1.523    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y19  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y19  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y19  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y19  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y17  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y19  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out_note_decoder_clock

Setup :           63  Failing Endpoints,  Worst Slack       -8.666ns,  Total Violation     -519.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.666ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.352ns  (logic 1.378ns (25.748%)  route 3.974ns (74.252%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 8732.507 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.817  8739.812    ndf/offsets_mem/U0/a[2]
    SLICE_X51Y17         LUT4 (Prop_lut4_I2_O)        0.124  8739.936 r  ndf/offsets_mem/U0/g0_b5/O
                         net (fo=3, routed)           0.538  8740.474    ndf/offsets_reg_1/spo[5]
    SLICE_X50Y17         FDRE                                         r  ndf/offsets_reg_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.444  8732.506    ndf/offsets_reg_1/note_clock
    SLICE_X50Y17         FDRE                                         r  ndf/offsets_reg_1/q_reg[5]/C
                         clock pessimism              0.000  8732.506    
                         clock uncertainty           -0.654  8731.852    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.045  8731.807    ndf/offsets_reg_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                       8731.808    
                         arrival time                       -8740.475    
  -------------------------------------------------------------------
                         slack                                 -8.666    

Slack (VIOLATED) :        -8.598ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.232ns  (logic 1.378ns (26.337%)  route 3.854ns (73.663%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8732.504 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 f  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.734  8739.729    ndf/offsets_mem/U0/a[2]
    SLICE_X53Y19         LUT4 (Prop_lut4_I2_O)        0.124  8739.853 r  ndf/offsets_mem/U0/g0_b8/O
                         net (fo=3, routed)           0.501  8740.354    ndf/offsets_reg_1/spo[8]
    SLICE_X53Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.441  8732.503    ndf/offsets_reg_1/note_clock
    SLICE_X53Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[8]/C
                         clock pessimism              0.000  8732.503    
                         clock uncertainty           -0.654  8731.849    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)       -0.093  8731.756    ndf/offsets_reg_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                       8731.757    
                         arrival time                       -8740.354    
  -------------------------------------------------------------------
                         slack                                 -8.598    

Slack (VIOLATED) :        -8.564ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.266ns  (logic 1.378ns (26.165%)  route 3.888ns (73.835%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 8732.507 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.776  8739.771    ndf/lengths_mem/U0/a[2]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.124  8739.896 r  ndf/lengths_mem/U0/g0_b6/O
                         net (fo=3, routed)           0.493  8740.389    ndf/lengths_reg_1/spo[6]
    SLICE_X50Y17         FDRE                                         r  ndf/lengths_reg_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.444  8732.506    ndf/lengths_reg_1/note_clock
    SLICE_X50Y17         FDRE                                         r  ndf/lengths_reg_1/q_reg[6]/C
                         clock pessimism              0.000  8732.506    
                         clock uncertainty           -0.654  8731.852    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)       -0.028  8731.823    ndf/lengths_reg_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                       8731.825    
                         arrival time                       -8740.389    
  -------------------------------------------------------------------
                         slack                                 -8.564    

Slack (VIOLATED) :        -8.564ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_3/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.248ns  (logic 1.378ns (26.255%)  route 3.870ns (73.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8732.504 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.776  8739.771    ndf/lengths_mem/U0/a[2]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.124  8739.896 r  ndf/lengths_mem/U0/g0_b6/O
                         net (fo=3, routed)           0.475  8740.370    ndf/lengths_reg_3/spo[6]
    SLICE_X53Y20         FDRE                                         r  ndf/lengths_reg_3/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.441  8732.503    ndf/lengths_reg_3/note_clock
    SLICE_X53Y20         FDRE                                         r  ndf/lengths_reg_3/q_reg[6]/C
                         clock pessimism              0.000  8732.503    
                         clock uncertainty           -0.654  8731.849    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)       -0.043  8731.806    ndf/lengths_reg_3/q_reg[6]
  -------------------------------------------------------------------
                         required time                       8731.807    
                         arrival time                       -8740.370    
  -------------------------------------------------------------------
                         slack                                 -8.564    

Slack (VIOLATED) :        -8.540ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.220ns  (logic 1.378ns (26.396%)  route 3.842ns (73.604%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8732.504 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.674  8738.866    main_module/notes[4]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.990 f  main_module/lengths_mem_i_1/O
                         net (fo=21, routed)          0.601  8739.591    ndf/lengths_mem/U0/a[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124  8739.715 r  ndf/lengths_mem/U0/g0_b0/O
                         net (fo=3, routed)           0.627  8740.342    ndf/lengths_reg_2/spo[0]
    SLICE_X50Y19         FDRE                                         r  ndf/lengths_reg_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.441  8732.503    ndf/lengths_reg_2/note_clock
    SLICE_X50Y19         FDRE                                         r  ndf/lengths_reg_2/q_reg[0]/C
                         clock pessimism              0.000  8732.503    
                         clock uncertainty           -0.654  8731.849    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.047  8731.802    ndf/lengths_reg_2/q_reg[0]
  -------------------------------------------------------------------
                         required time                       8731.803    
                         arrival time                       -8740.343    
  -------------------------------------------------------------------
                         slack                                 -8.540    

Slack (VIOLATED) :        -8.535ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_3/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.196ns  (logic 1.378ns (26.519%)  route 3.818ns (73.481%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 8732.505 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.674  8738.866    main_module/notes[4]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.990 r  main_module/lengths_mem_i_1/O
                         net (fo=21, routed)          0.712  8739.702    ndf/offsets_mem/U0/a[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124  8739.826 r  ndf/offsets_mem/U0/g0_b2/O
                         net (fo=3, routed)           0.492  8740.318    ndf/offsets_reg_3/spo[2]
    SLICE_X53Y18         FDRE                                         r  ndf/offsets_reg_3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.442  8732.504    ndf/offsets_reg_3/note_clock
    SLICE_X53Y18         FDRE                                         r  ndf/offsets_reg_3/q_reg[2]/C
                         clock pessimism              0.000  8732.504    
                         clock uncertainty           -0.654  8731.850    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.067  8731.782    ndf/offsets_reg_3/q_reg[2]
  -------------------------------------------------------------------
                         required time                       8731.784    
                         arrival time                       -8740.318    
  -------------------------------------------------------------------
                         slack                                 -8.535    

Slack (VIOLATED) :        -8.528ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_2/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.220ns  (logic 1.378ns (26.397%)  route 3.842ns (73.603%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 8732.509 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.674  8738.866    main_module/notes[4]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.990 r  main_module/lengths_mem_i_1/O
                         net (fo=21, routed)          0.687  8739.677    ndf/lengths_mem/U0/a[3]
    SLICE_X50Y16         LUT4 (Prop_lut4_I3_O)        0.124  8739.801 r  ndf/lengths_mem/U0/g0_b2/O
                         net (fo=3, routed)           0.541  8740.342    ndf/lengths_reg_2/spo[2]
    SLICE_X51Y15         FDRE                                         r  ndf/lengths_reg_2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.446  8732.508    ndf/lengths_reg_2/note_clock
    SLICE_X51Y15         FDRE                                         r  ndf/lengths_reg_2/q_reg[2]/C
                         clock pessimism              0.000  8732.508    
                         clock uncertainty           -0.654  8731.854    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)       -0.040  8731.813    ndf/lengths_reg_2/q_reg[2]
  -------------------------------------------------------------------
                         required time                       8731.814    
                         arrival time                       -8740.343    
  -------------------------------------------------------------------
                         slack                                 -8.528    

Slack (VIOLATED) :        -8.524ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_3/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.163ns  (logic 1.378ns (26.689%)  route 3.785ns (73.311%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 8732.508 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 f  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.840  8739.835    ndf/lengths_mem/U0/a[2]
    SLICE_X48Y16         LUT4 (Prop_lut4_I2_O)        0.124  8739.959 r  ndf/lengths_mem/U0/g0_b8/O
                         net (fo=3, routed)           0.326  8740.284    ndf/lengths_reg_3/spo[8]
    SLICE_X51Y16         FDRE                                         r  ndf/lengths_reg_3/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.445  8732.507    ndf/lengths_reg_3/note_clock
    SLICE_X51Y16         FDRE                                         r  ndf/lengths_reg_3/q_reg[8]/C
                         clock pessimism              0.000  8732.507    
                         clock uncertainty           -0.654  8731.853    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)       -0.092  8731.761    ndf/lengths_reg_3/q_reg[8]
  -------------------------------------------------------------------
                         required time                       8731.762    
                         arrival time                       -8740.285    
  -------------------------------------------------------------------
                         slack                                 -8.524    

Slack (VIOLATED) :        -8.521ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.208ns  (logic 1.378ns (26.458%)  route 3.830ns (73.542%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8732.504 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.674  8738.866    main_module/notes[4]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.990 r  main_module/lengths_mem_i_1/O
                         net (fo=21, routed)          0.712  8739.702    ndf/offsets_mem/U0/a[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124  8739.826 r  ndf/offsets_mem/U0/g0_b2/O
                         net (fo=3, routed)           0.504  8740.330    ndf/offsets_reg_1/spo[2]
    SLICE_X53Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.441  8732.503    ndf/offsets_reg_1/note_clock
    SLICE_X53Y19         FDRE                                         r  ndf/offsets_reg_1/q_reg[2]/C
                         clock pessimism              0.000  8732.503    
                         clock uncertainty           -0.654  8731.849    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)       -0.040  8731.809    ndf/offsets_reg_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                       8731.810    
                         arrival time                       -8740.330    
  -------------------------------------------------------------------
                         slack                                 -8.521    

Slack (VIOLATED) :        -8.510ns  (required time - arrival time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.063ns  (clk_out_note_decoder_clock rise@8731.062ns - sys_clk_pin rise@8730.000ns)
  Data Path Delay:        5.190ns  (logic 1.378ns (26.550%)  route 3.812ns (73.450%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 8732.504 - 8731.062 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 8735.123 - 8730.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   8730.000  8730.000 r  
    W5                                                0.000  8730.000 r  clk (IN)
                         net (fo=0)                   0.000  8730.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458  8731.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  8733.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  8733.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.602  8735.122    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882  8736.004 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203  8737.207    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[4]
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124  8737.331 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.738  8738.068    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.124  8738.192 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=7, routed)           0.679  8738.871    main_module/notes[4]
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124  8738.995 f  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.840  8739.835    ndf/lengths_mem/U0/a[2]
    SLICE_X48Y16         LUT4 (Prop_lut4_I2_O)        0.124  8739.959 r  ndf/lengths_mem/U0/g0_b8/O
                         net (fo=3, routed)           0.353  8740.312    ndf/lengths_reg_2/spo[8]
    SLICE_X49Y18         FDRE                                         r  ndf/lengths_reg_2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                   8731.062  8731.062 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  8731.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.457  8732.520    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  8729.390 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  8730.971    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8731.062 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         1.441  8732.503    ndf/lengths_reg_2/note_clock
    SLICE_X49Y18         FDRE                                         r  ndf/lengths_reg_2/q_reg[8]/C
                         clock pessimism              0.000  8732.503    
                         clock uncertainty           -0.654  8731.849    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.047  8731.802    ndf/lengths_reg_2/q_reg[8]
  -------------------------------------------------------------------
                         required time                       8731.803    
                         arrival time                       -8740.312    
  -------------------------------------------------------------------
                         slack                                 -8.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.321ns (39.390%)  route 0.494ns (60.610%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.135     1.716    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.111     1.872    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.062     1.979    main_module/notes[0]
    SLICE_X51Y20         LUT5 (Prop_lut5_I4_O)        0.045     2.024 r  main_module/lengths_mem_i_3/O
                         net (fo=21, routed)          0.186     2.210    ndf/lengths_mem/U0/a[0]
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.255 r  ndf/lengths_mem/U0/g0_b6/O
                         net (fo=3, routed)           0.000     2.255    ndf/lengths_reg_2/spo[6]
    SLICE_X50Y19         FDRE                                         r  ndf/lengths_reg_2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.827     0.827    ndf/lengths_reg_2/note_clock
    SLICE_X50Y19         FDRE                                         r  ndf/lengths_reg_2/q_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.654     1.481    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.121     1.602    ndf/lengths_reg_2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_3/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.276ns (33.963%)  route 0.537ns (66.037%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=27, routed)          0.279     1.863    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=7, routed)           0.125     2.033    main_module/notes[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.133     2.211    ndf/lengths_mem/U0/a[2]
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.256 r  ndf/lengths_mem/U0/g0_b4/O
                         net (fo=3, routed)           0.000     2.256    ndf/lengths_reg_3/spo[4]
    SLICE_X53Y18         FDRE                                         r  ndf/lengths_reg_3/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.828     0.828    ndf/lengths_reg_3/note_clock
    SLICE_X53Y18         FDRE                                         r  ndf/lengths_reg_3/q_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.654     1.482    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.092     1.574    ndf/lengths_reg_3/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_3/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.276ns (31.312%)  route 0.605ns (68.688%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=27, routed)          0.279     1.863    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=7, routed)           0.125     2.033    main_module/notes[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.078 f  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.201     2.280    ndf/offsets_mem/U0/a[2]
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.325 r  ndf/offsets_mem/U0/g0_b9/O
                         net (fo=3, routed)           0.000     2.325    ndf/offsets_reg_3/spo[9]
    SLICE_X52Y19         FDRE                                         r  ndf/offsets_reg_3/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.827     0.827    ndf/offsets_reg_3/note_clock
    SLICE_X52Y19         FDRE                                         r  ndf/offsets_reg_3/q_reg[9]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.654     1.481    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.121     1.602    ndf/offsets_reg_3/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_3/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.276ns (31.271%)  route 0.607ns (68.729%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=27, routed)          0.279     1.863    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=7, routed)           0.125     2.033    main_module/notes[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.203     2.281    ndf/offsets_mem/U0/a[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.326 r  ndf/offsets_mem/U0/g0_b7/O
                         net (fo=3, routed)           0.000     2.326    ndf/offsets_reg_3/spo[7]
    SLICE_X50Y18         FDRE                                         r  ndf/offsets_reg_3/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.828     0.828    ndf/offsets_reg_3/note_clock
    SLICE_X50Y18         FDRE                                         r  ndf/offsets_reg_3/q_reg[7]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.654     1.482    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.120     1.602    ndf/offsets_reg_3/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.276ns (31.796%)  route 0.592ns (68.204%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.136     1.717    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.142     1.904    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=22, routed)          0.314     2.263    ndf/offsets_mem/U0/a[1]
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.308 r  ndf/offsets_mem/U0/g0_b4/O
                         net (fo=3, routed)           0.000     2.308    ndf/offsets_reg_2/spo[4]
    SLICE_X51Y18         FDRE                                         r  ndf/offsets_reg_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.828     0.828    ndf/offsets_reg_2/note_clock
    SLICE_X51Y18         FDRE                                         r  ndf/offsets_reg_2/q_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.654     1.482    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.092     1.574    ndf/offsets_reg_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.321ns (36.806%)  route 0.551ns (63.194%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.135     1.716    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.111     1.872    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.062     1.979    main_module/notes[0]
    SLICE_X51Y20         LUT5 (Prop_lut5_I4_O)        0.045     2.024 r  main_module/lengths_mem_i_3/O
                         net (fo=21, routed)          0.243     2.267    ndf/offsets_mem/U0/a[0]
    SLICE_X51Y17         LUT4 (Prop_lut4_I0_O)        0.045     2.312 r  ndf/offsets_mem/U0/g0_b5/O
                         net (fo=3, routed)           0.000     2.312    ndf/offsets_reg_2/spo[5]
    SLICE_X51Y17         FDRE                                         r  ndf/offsets_reg_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829     0.829    ndf/offsets_reg_2/note_clock
    SLICE_X51Y17         FDRE                                         r  ndf/offsets_reg_2/q_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.654     1.483    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.092     1.575    ndf/offsets_reg_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.276ns (30.584%)  route 0.626ns (69.416%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.136     1.717    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.142     1.904    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X49Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=22, routed)          0.349     2.298    ndf/lengths_mem/U0/a[1]
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  ndf/lengths_mem/U0/g0_b5/O
                         net (fo=3, routed)           0.000     2.343    ndf/lengths_reg_1/spo[5]
    SLICE_X52Y18         FDRE                                         r  ndf/lengths_reg_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.828     0.828    ndf/lengths_reg_1/note_clock
    SLICE_X52Y18         FDRE                                         r  ndf/lengths_reg_1/q_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.654     1.482    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.121     1.603    ndf/lengths_reg_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/lengths_reg_3/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.321ns (35.260%)  route 0.589ns (64.740%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.557     1.440    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y20         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=18, routed)          0.135     1.716    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.111     1.872    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.062     1.979    main_module/notes[0]
    SLICE_X51Y20         LUT5 (Prop_lut5_I4_O)        0.045     2.024 r  main_module/lengths_mem_i_3/O
                         net (fo=21, routed)          0.281     2.306    ndf/lengths_mem/U0/a[0]
    SLICE_X52Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.351 r  ndf/lengths_mem/U0/g0_b7/O
                         net (fo=3, routed)           0.000     2.351    ndf/lengths_reg_3/spo[7]
    SLICE_X52Y19         FDRE                                         r  ndf/lengths_reg_3/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.827     0.827    ndf/lengths_reg_3/note_clock
    SLICE_X52Y19         FDRE                                         r  ndf/lengths_reg_3/q_reg[7]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.654     1.481    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.121     1.602    ndf/lengths_reg_3/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_3/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.276ns (30.580%)  route 0.627ns (69.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=27, routed)          0.279     1.863    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=7, routed)           0.125     2.033    main_module/notes[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.223     2.301    ndf/offsets_mem/U0/a[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.346 r  ndf/offsets_mem/U0/g0_b6/O
                         net (fo=3, routed)           0.000     2.346    ndf/offsets_reg_3/spo[6]
    SLICE_X53Y17         FDRE                                         r  ndf/offsets_reg_3/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829     0.829    ndf/offsets_reg_3/note_clock
    SLICE_X53Y17         FDRE                                         r  ndf/offsets_reg_3/q_reg[6]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.654     1.483    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     1.575    ndf/offsets_reg_3/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ndf/offsets_reg_3/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_note_decoder_clock  {rise@0.000ns fall@79.373ns period=158.747ns})
  Path Group:             clk_out_note_decoder_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_note_decoder_clock rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.276ns (30.479%)  route 0.630ns (69.521%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.654ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.545ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.560     1.443    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17         FDRE                                         r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=27, routed)          0.279     1.863    main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.908 r  main_module/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=7, routed)           0.125     2.033    main_module/notes[6]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.078 f  main_module/lengths_mem_i_2/O
                         net (fo=21, routed)          0.226     2.304    ndf/offsets_mem/U0/a[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.349 r  ndf/offsets_mem/U0/g0_b11/O
                         net (fo=3, routed)           0.000     2.349    ndf/offsets_reg_3/spo[11]
    SLICE_X53Y17         FDRE                                         r  ndf/offsets_reg_3/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_note_decoder_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     0.817    ndc/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  ndc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    ndc/inst/clk_out_note_decoder_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ndc/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829     0.829    ndf/offsets_reg_3/note_clock
    SLICE_X53Y17         FDRE                                         r  ndf/offsets_reg_3/q_reg[11]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.654     1.483    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     1.575    ndf/offsets_reg_3/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.774    





