Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 16 13:08:11 2024
| Host         : LAPTOP-5L2L4Q7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seven_seg_random_prime_generator_timing_summary_routed.rpt -pb seven_seg_random_prime_generator_timing_summary_routed.pb -rpx seven_seg_random_prime_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_random_prime_generator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: msb/prbs_init/hmc/one_hz_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.252        0.000                      0                   79        0.157        0.000                      0                   79        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.252        0.000                      0                   79        0.157        0.000                      0                   79        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.891ns (35.789%)  route 3.393ns (64.211%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.840    10.595    msb/prbs_init/hmc/clear
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[0]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    msb/prbs_init/hmc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.891ns (35.789%)  route 3.393ns (64.211%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.840    10.595    msb/prbs_init/hmc/clear
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[1]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    msb/prbs_init/hmc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.891ns (35.789%)  route 3.393ns (64.211%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.840    10.595    msb/prbs_init/hmc/clear
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    msb/prbs_init/hmc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.891ns (35.789%)  route 3.393ns (64.211%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.840    10.595    msb/prbs_init/hmc/clear
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[3]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    msb/prbs_init/hmc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.891ns (36.221%)  route 3.330ns (63.779%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.777    10.532    msb/prbs_init/hmc/clear
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.587    15.009    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[12]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    msb/prbs_init/hmc/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.891ns (36.221%)  route 3.330ns (63.779%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.777    10.532    msb/prbs_init/hmc/clear
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.587    15.009    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[13]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    msb/prbs_init/hmc/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.891ns (36.221%)  route 3.330ns (63.779%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.777    10.532    msb/prbs_init/hmc/clear
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.587    15.009    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[14]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    msb/prbs_init/hmc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.891ns (36.221%)  route 3.330ns (63.779%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.777    10.532    msb/prbs_init/hmc/clear
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.587    15.009    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  msb/prbs_init/hmc/counter_reg[15]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    msb/prbs_init/hmc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.891ns (36.423%)  route 3.301ns (63.577%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.748    10.503    msb/prbs_init/hmc/clear
    SLICE_X4Y102         FDRE                                         r  msb/prbs_init/hmc/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  msb/prbs_init/hmc/counter_reg[4]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.429    14.822    msb/prbs_init/hmc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 msb/prbs_init/hmc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msb/prbs_init/hmc/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.891ns (36.423%)  route 3.301ns (63.577%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.709     5.311    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  msb/prbs_init/hmc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  msb/prbs_init/hmc/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.248    msb/prbs_init/hmc/counter_reg[2]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.922 r  msb/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    msb/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 f  msb/prbs_init/hmc/counter_reg[0]_i_10/O[1]
                         net (fo=1, routed)           1.107     8.363    msb/prbs_init/hmc/p_0_in[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.303     8.666 r  msb/prbs_init/hmc/counter[0]_i_4/O
                         net (fo=2, routed)           0.965     9.631    msb/prbs_init/hmc/counter[0]_i_4_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  msb/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.748    10.503    msb/prbs_init/hmc/clear
    SLICE_X4Y102         FDRE                                         r  msb/prbs_init/hmc/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    msb/prbs_init/hmc/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  msb/prbs_init/hmc/counter_reg[5]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.429    14.822    msb/prbs_init/hmc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.241%)  route 0.104ns (35.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[18]/Q
                         net (fo=10, routed)          0.104     1.758    display/s[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  display/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    display/digit[1]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  display/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  display/digit_reg[1]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120     1.646    display/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.900%)  route 0.166ns (47.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[18]/Q
                         net (fo=10, routed)          0.166     1.820    display/s[0]
    SLICE_X2Y114         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  display/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    display/digit[0]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  display/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  display/digit_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     1.649    display/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.601%)  route 0.168ns (47.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[18]/Q
                         net (fo=10, routed)          0.168     1.822    display/s[0]
    SLICE_X2Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  display/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    display/digit[3]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  display/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  display/digit_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.120     1.648    display/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.859%)  route 0.159ns (46.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[18]/Q
                         net (fo=10, routed)          0.159     1.814    display/s[0]
    SLICE_X0Y114         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  display/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    display/digit[2]_i_1_n_0
    SLICE_X0Y114         FDRE                                         r  display/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  display/digit_reg[2]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.091     1.619    display/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    display/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  display/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  display/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    display/clkdiv_reg_n_0_[3]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  display/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    display/clkdiv_reg[0]_i_1_n_4
    SLICE_X3Y109         FDRE                                         r  display/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    display/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  display/clkdiv_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    display/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  display/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    display/clkdiv_reg_n_0_[11]
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    display/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    display/clkdiv_reg_n_0_[7]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  display/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    display/clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  display/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    display/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  display/clkdiv_reg[7]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    display/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  display/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.764    display/clkdiv_reg_n_0_[15]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    display/clkdiv_reg[12]_i_1_n_4
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  display/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.761    display/clkdiv_reg_n_0_[12]
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.760    display/clkdiv_reg_n_0_[16]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  display/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    display/clkdiv_reg[16]_i_1_n_7
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  display/clkdiv_reg[16]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    display/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109    display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    display/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    display/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    display/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    display/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    display/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    display/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    display/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    display/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    display/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    display/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    display/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    display/digit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    display/digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    display/digit_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    display/digit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    display/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    display/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    display/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    display/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    display/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y109    display/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    display/clkdiv_reg[11]/C



