Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 07:57:55 2023
| Host         : Bobbys-Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ConnectionBoard_control_sets_placed.rpt
| Design       : ConnectionBoard
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          523 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|            Clock Signal           |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|  CPU/theProcessor/z_reg_i_1_n_1   |                                    | CPU/theProcessor/z_reg_i_2_n_1  |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_18[1] |                                    | CPU/thePc/pcOut_reg_rep[6]_4[1] |                1 |              1 |         1.00 |
|  CPU/thePc/E[0]                   |                                    | CPU/thePc/AR[0]                 |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_22    |                                    | CPU/thePc/pcOut_reg_rep[6]_19   |                1 |              1 |         1.00 |
|  CPU/thePc/regrt_reg_i_2_0        |                                    |                                 |                1 |              1 |         1.00 |
|  CPU/thePc/regrt_reg_i_2_1        |                                    | CPU/thePc/pcOut_reg_rep[6]_23   |                1 |              1 |         1.00 |
|  CPU/thePc/E[1]                   |                                    | CPU/thePc/AR[1]                 |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_18[0] |                                    | CPU/thePc/pcOut_reg_rep[6]_4[0] |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_18[2] |                                    | CPU/thePc/pcOut_reg_rep[6]_4[2] |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_18[3] |                                    | CPU/thePc/pcOut_reg_rep[6]_4[3] |                1 |              1 |         1.00 |
|  CPU/thePc/pcOut_reg_rep[6]_20    |                                    | CPU/thePc/pcOut_reg_rep[6]_24   |                1 |              2 |         2.00 |
|  CPU/thePc/pcOut_reg_rep[6]_21    |                                    |                                 |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_4[0] | CPU/reggi/p_0_in                |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_4[0] | CPU/reggi/p_0_in                |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_5[0] | CPU/reggi/p_0_in                |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_4[0] | CPU/reggi/p_0_in                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_1[0] | CPU/reggi/p_0_in                |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_0[0] | CPU/reggi/p_0_in                |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_4_2[0] | CPU/reggi/p_0_in                |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_1[0] | CPU/reggi/p_0_in                |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_1[0] | CPU/reggi/p_0_in                |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_2[0] | CPU/reggi/p_0_in                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_2[0] | CPU/reggi/p_0_in                |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_3[0] | CPU/reggi/p_0_in                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_4[0] | CPU/reggi/p_0_in                |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_5[0] | CPU/reggi/p_0_in                |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_2[0] | CPU/reggi/p_0_in                |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_0[0] | CPU/reggi/p_0_in                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_6[0] | CPU/reggi/p_0_in                |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_3[0] | CPU/reggi/p_0_in                |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_1[0] | CPU/reggi/p_0_in                |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_7_5[0] | CPU/reggi/p_0_in                |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_8_6[0] | CPU/reggi/p_0_in                |               18 |             32 |         1.78 |
|  n_0_1468_BUFG                    |                                    |                                 |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_3[0] | CPU/reggi/p_0_in                |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG                    | CPU/controller/we                  |                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_6[0] | CPU/reggi/p_0_in                |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_0[0] | CPU/reggi/p_0_in                |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_4_0[0] | CPU/reggi/p_0_in                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_5_0[0] | CPU/reggi/p_0_in                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_2[0] | CPU/reggi/p_0_in                |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_3[0] | CPU/reggi/p_0_in                |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_5[0] | CPU/reggi/p_0_in                |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_6_6[0] | CPU/reggi/p_0_in                |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                    | CPU/thePc/register[1][31]_i_4_1[0] | CPU/reggi/p_0_in                |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                    |                                    | CPU/reggi/p_0_in                |               14 |             39 |         2.79 |
+-----------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+


