# ðŸ‘‹ Hi, Iâ€™m Nandan Lenka

**B.Tech in Electrical Engineering @ NIT Rourkela**  
- Building digital logic systems and RTL designs in Verilog  
- Ask me about FSMs, sequence detectors, digital authentication, or Verilog testbenches  
- Reach me via [GitHub](https://github.com/NandanLenka)

---

##  Featured Projects

### **1011 Sequence Detector**  
A hardware FSM implementation of a serial `1011` detector in **Mealy** and **Moore** styles using Verilog. Includes simulation testbenches, waveform snapshots, and Stateâ€‘diagram documentation.

### **Digital Safe System**  
A secure digital-lock simulation in Verilog that unlocks on a predefined 4â€‘bit code. Built with FSM logic and verified via comprehensive testbenches.

*â€¦plus several other Verilog and digital design projects.*

---

## Technical Skills

- **Hardware Description:** Verilog, FSM design (Mealy & Moore), sequence detection  
- **Simulation Tools:** Xilinx Vivado, ModelSim, Icarus Verilog, GTKWave  
- **Digital Concepts:** Sequential logic, synchronous FSMs, password/authentication circuits

---

## Repositories Overview

| Repo                         | Description |
|-----------------------------|-------------|
| `1011-Sequence-Detector`     | Serial pattern detector for `1011` using Mealy & Moore machines |
| `Digital-Safe-System`       | Digital lock/unlock system with passcode authentication in Verilog |
| *Upcoming projects*         | More FSM-based and RTL designs in progress |

*Please explore my repos for Verilog modules & testbenches complete with waveform validation!*

---

## Get in Touch

- Find me on GitHub: [@NandanLenka](https://github.com/NandanLenka)  
- Email: [nandanlenka@gmail.com](nandanlenka@gmail.com)
- LinkedIn: [nandan-lenka](https://www.linkedin.com/in/nandan-lenka/)
---
