##############################################################################################################
##
##  Xilinx, Inc. 2011            www.xilinx.com  
##   ıÒ 3. …ÔıÎ 02:05:31 2011
##
##  
##############################################################################################################
##  File name :       ddr_ctrl.ucf
## 
##  Description :     Constraints file
##                    targetted to FPGA:      xc3s700afg484
##                    Speed Grade:            -4
##                    FPGA family:            spartan3a
##                    Design Entry:           vhdl
##                    Synthesis tool          ISE
##                    Time Period:            7519 ps 
##                    Data width:             16
##                    Memory:                 DDR2_SDRAM/Components/MT47H32M16XX-3
##                    Supported Part Numbers: MT47H32M16BN-3;MT47H32M16CC-3;MT47H32M16FN-3;MT47H32M16GC-3
##                    Design:                 without Test bench
##                    DCM Used:               Disabled
##                    Data Mask:              Enabled
##
##############################################################################################################


##############################################################################################################
## These paths are constrained to get rid of unconstrained paths.
##############################################################################################################
NET "clk0" TNM_NET = "clk0";
NET "u2_ddr_ctrl/top_00/data_path0/dqs_delayed_col*" TNM_NET = "dqs_clk";
TIMESPEC "TS_CLK" = FROM "clk0" TO "dqs_clk"  18 ns DATAPATHONLY;

NET "clk90" TNM_NET = "clk90";
TIMESPEC "TS_CLK90" = FROM "dqs_clk" TO "clk90" 18 ns DATAPATHONLY;
TIMESPEC "TS_DQSCLK" = FROM "clk90" TO "dqs_clk" 18 ns DATAPATHONLY;

NET "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_en*fifo*_wr_en_inst/clk"
TNM_NET = "fifo_we_clk"; 
TIMESPEC "TS_WE_CLK" = FROM "dqs_clk" TO "fifo_we_clk"  5 ns DATAPATHONLY;

NET "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr*fifo*_wr_addr_inst/clk" TNM_NET = "fifo_waddr_clk";
TIMESPEC "TS_WADDR_CLK" = FROM "dqs_clk" TO "fifo_waddr_clk"  5 ns DATAPATHONLY;

#############################################################################################################
## Calibration Circuit Constraints
#############################################################################################################
## Placement constraints for LUTS in tap delay ckt
#############################################################################################################
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l0" RLOC=X0Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l0" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l1" RLOC=X0Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l1" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l2" RLOC=X0Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l2" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l3" RLOC=X0Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l3" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l4" RLOC=X1Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l4" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l5" RLOC=X1Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l5" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l6" RLOC=X1Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l6" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l7" RLOC=X1Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l7" U_SET = delay_calibration_chain;
  
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l8" RLOC=X0Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l8" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l9" RLOC=X0Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l9" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l10" RLOC=X0Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l10" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l11" RLOC=X0Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l11" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l12" RLOC=X1Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l12" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l13" RLOC=X1Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l13" U_SET = delay_calibration_chain;
 
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l14" RLOC=X1Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l14" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l15" RLOC=X1Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l15" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l16" RLOC=X0Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l16" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l17" RLOC=X0Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l17" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l18" RLOC=X0Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l18" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l19" RLOC=X0Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l19" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l20" RLOC=X1Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l20" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l21" RLOC=X1Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l21" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l22" RLOC=X1Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l22" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l23" RLOC=X1Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l23" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l24" RLOC=X0Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l24" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l25" RLOC=X0Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l25" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l26" RLOC=X0Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l26" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l27" RLOC=X0Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l27" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l28" RLOC=X1Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l28" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l29" RLOC=X1Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l29" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l30" RLOC=X1Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l30" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l31" RLOC=X1Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l31" U_SET = delay_calibration_chain;

#################################################################################################################
# Placement constraints for first stage flops in tap delay ckt
#################################################################################################################
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" RLOC=X0Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" RLOC=X0Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" RLOC=X0Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" RLOC=X0Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" RLOC=X1Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" RLOC=X1Y6;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" RLOC=X1Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" RLOC=X1Y7;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" RLOC=X0Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" RLOC=X0Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" RLOC=X0Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" RLOC=X0Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" RLOC=X1Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" RLOC=X1Y4;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" RLOC=X1Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" RLOC=X1Y5;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" RLOC=X0Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" RLOC=X0Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" RLOC=X0Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" RLOC=X0Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" RLOC=X1Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" RLOC=X1Y2;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" RLOC=X1Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" RLOC=X1Y3;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" RLOC=X0Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" RLOC=X0Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" RLOC=X0Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" RLOC=X0Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" RLOC=X1Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" RLOC=X1Y0;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" RLOC=X1Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" U_SET = delay_calibration_chain;

INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" RLOC=X1Y1;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" U_SET = delay_calibration_chain;

#####################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#####################################################################################################################
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l0"  BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l1"  BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l2"  BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l3"  BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l4"  BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l5"  BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l6"  BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l7"  BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l8"  BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l9"  BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l10" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l11" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l12" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l13" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l14" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l15" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l16" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l17" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l18" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l19" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l20" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l21" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l22" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l23" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l24" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l25" BEL= F;  
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l26" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l27" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l28" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l29" BEL= F;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l30" BEL= G;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l31" BEL= F;



##############################################################################################################
## RLOC Origin constraint for LUT delay calibration chain.
##############################################################################################################
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/l0" RLOC_ORIGIN = X26Y74;

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.
##############################################################################################################
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/cal_ctl0" AREA_GROUP = cal_ctl;
INST "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0" AREA_GROUP = cal_ctl;
AREA_GROUP "cal_ctl" RANGE = SLICE_X26Y74:SLICE_X37Y87;
AREA_GROUP "cal_ctl" GROUP = CLOSED;

##############################################################################################################

#***********************************************************************************************************#
#                        CONTROLLER 0                                                                  
#***********************************************************************************************************#

##############################################################################################################
# I/O STANDARDS                                                         
##############################################################################################################
NET  "ddr2_dq_fpga[*]"                        IOSTANDARD = SSTL18_II;
NET  "ddr2_address_fpga[*]"                   IOSTANDARD = SSTL18_II;
NET  "ddr2_ba_fpga[*]"                        IOSTANDARD = SSTL18_II;
NET  "ddr2_cke_fpga"                          IOSTANDARD = SSTL18_II;
NET  "ddr2_cs_n_fpga"                         IOSTANDARD = SSTL18_II;
NET  "ddr2_ras_n_fpga"                        IOSTANDARD = SSTL18_II;
NET  "ddr2_cas_n_fpga"                        IOSTANDARD = SSTL18_II;
NET  "ddr2_we_n_fpga"                         IOSTANDARD = SSTL18_II;
NET  "ddr2_odt_fpga"                          IOSTANDARD = SSTL18_II;
NET  "ddr2_dm_fpga[*]"                        IOSTANDARD = SSTL18_II;
NET  "rst_dqs_div_in"					      IOSTANDARD = SSTL18_II;
NET  "rst_dqs_div_out"					      IOSTANDARD = SSTL18_II;
#NET  "reset_in_n"                              IOSTANDARD = LVCMOS18;
NET  "ddr2_dqs_fpga[*]"                       IOSTANDARD = DIFF_SSTL18_II;
NET  "ddr2_dqs_n_fpga[*]"                	  IOSTANDARD = DIFF_SSTL18_II;
NET  "ddr2_ck_fpga"                        	  IOSTANDARD = DIFF_SSTL18_II;
NET  "ddr2_ck_n_fpga"                      	  IOSTANDARD = DIFF_SSTL18_II;


NET "clk0" TNM_NET = "SYS_clk_int";
TIMESPEC "TS_SYS_clk_int" = PERIOD "SYS_clk_int" 7.519 ns HIGH 50 %;

NET "clk90" TNM_NET = "SYS_clk90_int";
TIMESPEC "TS_SYS_clk90_int" = PERIOD "SYS_clk90_int" "TS_SYS_clk_int" PHASE 1.88 ns HIGH 50 %;


##############################################################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls 
##############################################################################################################
NET  "ddr2_ck_fpga"                          LOC = "M1" ;     #bank 1
NET  "ddr2_ck_n_fpga"                        LOC = "M2" ;     #bank 1
NET  "ddr2_dm_fpga[0]"                       LOC = "J3" ;     #bank 1
NET  "ddr2_dm_fpga[1]"                       LOC = "E3" ;     #bank 1
NET  "ddr2_address_fpga[12]"                 LOC = "Y2" ;     #bank 1
NET  "ddr2_address_fpga[11]"                 LOC = "V1" ;     #bank 1
NET  "ddr2_address_fpga[10]"                 LOC = "T3" ;     #bank 1
NET  "ddr2_address_fpga[9]"                  LOC = "W2" ;     #bank 1
NET  "ddr2_address_fpga[8]"                  LOC = "W1" ;     #bank 1
NET  "ddr2_address_fpga[7]"                  LOC = "Y1" ;     #bank 1
NET  "ddr2_address_fpga[6]"                  LOC = "U1" ;     #bank 1
NET  "ddr2_address_fpga[5]"                  LOC = "U4" ;     #bank 1
NET  "ddr2_address_fpga[4]"                  LOC = "U2" ;     #bank 1
NET  "ddr2_address_fpga[3]"                  LOC = "U3" ;     #bank 1
NET  "ddr2_address_fpga[2]"                  LOC = "R1" ;     #bank 1
NET  "ddr2_address_fpga[1]"                  LOC = "T4" ;     #bank 1
NET  "ddr2_address_fpga[0]"                  LOC = "R2" ;     #bank 1
NET  "ddr2_ba_fpga[1]"                       LOC = "R3" ;     #bank 1
NET  "ddr2_ba_fpga[0]"                       LOC = "P3" ;     #bank 1
NET  "ddr2_cke_fpga"                         LOC = "N3" ;     #bank 1
NET  "ddr2_cs_n_fpga"                        LOC = "M5" ;     #bank 1
NET  "ddr2_ras_n_fpga"                       LOC = "M3" ;     #bank 1
NET  "ddr2_cas_n_fpga"                       LOC = "M4" ;     #bank 1
NET  "ddr2_we_n_fpga"                        LOC = "N4" ;     #bank 1
NET  "ddr2_odt_fpga"                         LOC = "P1" ;     #bank 1
#NET  "reset_in_n"                      LOC = "U15" ;     #bank 0

##############################################################################################################
## There is an issue with Xilinx ISE_DS 10.1 tool, default drive strength of LVCMOS18 for Spartan-3A 
## should set to 8MA for top/bottom banks, the tool is setting it to 12MA.
## We are setting the drive strength to 8MA in UCF file for following signal/signals
## as work aroud until the ISE bug is fixed

##############################################################################################################

##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/tap[7]"  MAXDELAY = 400 ps;
NET "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/tap[15]"  MAXDELAY = 400 ps;
NET "u2_ddr_ctrl/infrastructure_top0/cal_top0/tap_dly0/tap[23]"  MAXDELAY = 400 ps;

##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the 
## wire delays between the LUTs.
##############################################################################################################
NET "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*"  MAXDELAY = 190 ps;
NET "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*"  MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "u2_ddr_ctrl/top_00/dqs_int_delay_in*" MAXDELAY = 580 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "u2_ddr_ctrl/top_00/dqs_div_rst" MAXDELAY = 460 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div"  MAXDELAY = 3007 ps;
NET "u2_ddr_ctrl/top_00/data_path0/data_read0/fifo*_wr_en*"                    MAXDELAY = 3007 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is 
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "u2_ddr_ctrl/top_00/data_path0/data_read0/fifo*_wr_addr[*]"           MAXDELAY = 6391 ps;

##############################################################################################################

##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 1, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[1]" LOC = K5;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit1" LOC = SLICE_X0Y58;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit1" LOC = SLICE_X0Y59;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 0, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[0]" LOC = H1;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit0" LOC = SLICE_X2Y62;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit0" LOC = SLICE_X2Y63;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 3, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[3]" LOC = L3;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit3" LOC = SLICE_X2Y52;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit3" LOC = SLICE_X2Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 2, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[2]" LOC = K1;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit2" LOC = SLICE_X0Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit2" LOC = SLICE_X0Y51;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs, 0, location in tile: 0
##############################################################################################################
NET "ddr2_dqs_fpga[0]" LOC = K3;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs_n, 0, location in tile: 0
##############################################################################################################
#############################################################
NET "ddr2_dqs_n_fpga[0]" LOC = K2;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" LOC = SLICE_X2Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" LOC = SLICE_X2Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" LOC = SLICE_X2Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" LOC = SLICE_X2Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" LOC = SLICE_X3Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" LOC = SLICE_X3Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" LOC = SLICE_X0Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" LOC = SLICE_X0Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" LOC = SLICE_X0Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" LOC = SLICE_X0Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" LOC = SLICE_X1Y55;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" LOC = SLICE_X1Y54;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X1Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X1Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X1Y49;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X1Y49;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X3Y49;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X3Y49;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X3Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X3Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst" LOC = SLICE_X1Y53;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst" LOC = SLICE_X3Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 5, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[5]" LOC = L1;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit5" LOC = SLICE_X2Y50;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit5" LOC = SLICE_X2Y51;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 4, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[4]" LOC = L5;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit4" LOC = SLICE_X0Y52;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit4" LOC = SLICE_X0Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 7, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[7]" LOC = H2;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit7" LOC = SLICE_X0Y62;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit7" LOC = SLICE_X0Y63;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 6, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[6]" LOC = K4;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0/fifo_bit6" LOC = SLICE_X2Y58;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe0_n/fifo_bit6" LOC = SLICE_X2Y59;


##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 9, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[9]" LOC = G4;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit1" LOC = SLICE_X2Y78;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit1" LOC = SLICE_X2Y79;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 8, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[8]" LOC = F2;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit0" LOC = SLICE_X0Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit0" LOC = SLICE_X0Y71;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 11, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[11]" LOC = H6;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit3" LOC = SLICE_X2Y76;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit3" LOC = SLICE_X2Y77;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 10, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[10]" LOC = G1;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit2" LOC = SLICE_X2Y68;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit2" LOC = SLICE_X2Y69;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs, 1, location in tile: 0
##############################################################################################################
NET "ddr2_dqs_fpga[1]" LOC = K6;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs_n, 1, location in tile: 0
##############################################################################################################
#############################################################
NET "ddr2_dqs_n_fpga[1]" LOC = J5;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" LOC = SLICE_X2Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" LOC = SLICE_X2Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" LOC = SLICE_X2Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" LOC = SLICE_X2Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" LOC = SLICE_X3Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" LOC = SLICE_X3Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" LOC = SLICE_X0Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" LOC = SLICE_X0Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" LOC = SLICE_X0Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" LOC = SLICE_X0Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" LOC = SLICE_X1Y75;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" LOC = SLICE_X1Y74;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X1Y69;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X1Y69;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X1Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X1Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X3Y69;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X3Y69;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X3Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X3Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst" LOC = SLICE_X1Y72;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst" LOC = SLICE_X3Y72;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 13, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[13]" LOC = F1;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit5" LOC = SLICE_X2Y70;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit5" LOC = SLICE_X2Y71;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 12, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[12]" LOC = H5;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit4" LOC = SLICE_X0Y76;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit4" LOC = SLICE_X0Y77;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 15, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[15]" LOC = F3;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit7" LOC = SLICE_X0Y78;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit7" LOC = SLICE_X0Y79;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 14, location in tile: 0
##############################################################################################################
NET "ddr2_dq_fpga[14]" LOC = G3;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1/fifo_bit6" LOC = SLICE_X0Y68;
INST "u2_ddr_ctrl/top_00/data_path0/data_read0/strobe1_n/fifo_bit6" LOC = SLICE_X0Y69;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_in, 1, location in tile: 1
##############################################################################################################
NET "rst_dqs_div_in" LOC = H4;

##############################################################################################################
## Slice location constraints for delayed rst_dqs_div signal
##############################################################################################################
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one" LOC = SLICE_X0Y67;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two" LOC = SLICE_X0Y66;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" LOC = SLICE_X0Y67;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four" LOC = SLICE_X1Y66;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four" BEL = F;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five" LOC = SLICE_X1Y66;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five" BEL = G;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six" LOC = SLICE_X1Y67;
INST "u2_ddr_ctrl/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six" BEL = G;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_out, 1, location in tile: 0
##############################################################################################################
NET "rst_dqs_div_out" LOC = H3;
#################################################################################
INST "u2_ddr_ctrl/top_00/controller0/rst_dqs_div_r" LOC = SLICE_X4Y66;