Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 10 18:08:44 2023
| Host         : LAPTOP-CQ49DMED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: slow_down_clock/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.827        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.827        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.469%)  route 2.857ns (77.531%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.925     8.844    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[29]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    slow_down_clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.469%)  route 2.857ns (77.531%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.925     8.844    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[30]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    slow_down_clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.469%)  route 2.857ns (77.531%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.925     8.844    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.520    14.861    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  slow_down_clock/count_reg[31]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    slow_down_clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.828ns (22.732%)  route 2.814ns (77.268%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.882     8.802    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_R)       -0.429    14.669    slow_down_clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.828ns (22.732%)  route 2.814ns (77.268%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.882     8.802    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_R)       -0.429    14.669    slow_down_clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.828ns (22.732%)  route 2.814ns (77.268%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.882     8.802    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_R)       -0.429    14.669    slow_down_clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.828ns (22.732%)  route 2.814ns (77.268%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.882     8.802    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.859    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_R)       -0.429    14.669    slow_down_clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.763%)  route 2.809ns (77.237%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.877     8.797    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    slow_down_clock/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.763%)  route 2.809ns (77.237%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.877     8.797    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    slow_down_clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 slow_down_clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.763%)  route 2.809ns (77.237%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.638     5.159    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  slow_down_clock/count_reg[19]/Q
                         net (fo=2, routed)           0.857     6.472    slow_down_clock/count[19]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  slow_down_clock/count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.013    slow_down_clock/count[0]_i_6_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.137 f  slow_down_clock/count[0]_i_2/O
                         net (fo=4, routed)           0.658     7.795    slow_down_clock/count[0]_i_2_n_0
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  slow_down_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.877     8.797    slow_down_clock/count[31]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_R)       -0.429    14.670    slow_down_clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.738    slow_down_clock/count[16]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slow_down_clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slow_down_clock/data0[16]
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.738    slow_down_clock/count[20]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slow_down_clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slow_down_clock/data0[20]
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  slow_down_clock/count_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.738    slow_down_clock/count[24]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slow_down_clock/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slow_down_clock/data0[24]
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[24]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.596     1.479    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  slow_down_clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  slow_down_clock/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.739    slow_down_clock/count[28]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  slow_down_clock/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    slow_down_clock/data0[28]
    SLICE_X63Y47         FDRE                                         r  slow_down_clock/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.867     1.994    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  slow_down_clock/count_reg[28]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    slow_down_clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  slow_down_clock/count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.737    slow_down_clock/count[8]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  slow_down_clock/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    slow_down_clock/data0[8]
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    slow_down_clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  slow_down_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.738    slow_down_clock/count[4]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slow_down_clock/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slow_down_clock/data0[4]
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  slow_down_clock/count_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    slow_down_clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  slow_down_clock/count_reg[5]/Q
                         net (fo=2, routed)           0.114     1.732    slow_down_clock/count[5]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  slow_down_clock/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    slow_down_clock/data0[5]
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  slow_down_clock/count_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    slow_down_clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.740    slow_down_clock/count[11]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slow_down_clock/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    slow_down_clock/data0[11]
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  slow_down_clock/count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.740    slow_down_clock/count[15]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slow_down_clock/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    slow_down_clock/data0[15]
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  slow_down_clock/count_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_down_clock/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_down_clock/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slow_down_clock/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.740    slow_down_clock/count[23]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slow_down_clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    slow_down_clock/data0[23]
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    slow_down_clock/Clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  slow_down_clock/count_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    slow_down_clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y43   slow_down_clock/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y43   slow_down_clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y43   slow_down_clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   slow_down_clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   slow_down_clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   slow_down_clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   slow_down_clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   slow_down_clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   slow_down_clock/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   slow_down_clock/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   slow_down_clock/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   slow_down_clock/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   slow_down_clock/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   slow_down_clock/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   slow_down_clock/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   slow_down_clock/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   slow_down_clock/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   slow_down_clock/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   slow_down_clock/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   slow_down_clock/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   slow_down_clock/clk_status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   slow_down_clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   slow_down_clock/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   slow_down_clock/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   slow_down_clock/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   slow_down_clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   slow_down_clock/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   slow_down_clock/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   slow_down_clock/count_reg[16]/C



