From 8877773d677c4b79d4faa9a2c55080d6e091f5fb Mon Sep 17 00:00:00 2001
From: Evoke Zhang <evoke.zhang@amlogic.com>
Date: Thu, 3 Jul 2014 17:03:46 +0800
Subject: [PATCH 4472/5965] m8m2:lcd_driver:add m8m2 cpu_type

---
 drivers/amlogic/display/backlight/aml_bl.c | 4 ++++
 include/linux/amlogic/vout/lcd_reg.h       | 2 +-
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/drivers/amlogic/display/backlight/aml_bl.c b/drivers/amlogic/display/backlight/aml_bl.c
index 6ddf59ffddf5..8a97ed076bf3 100755
--- a/drivers/amlogic/display/backlight/aml_bl.c
+++ b/drivers/amlogic/display/backlight/aml_bl.c
@@ -171,7 +171,9 @@ static void power_on_bl(int bl_flag)
 
     switch (bl_config.method) {
         case BL_CTL_GPIO:
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6)
             aml_set_reg32_bits(P_LED_PWM_REG0, 1, 12, 2);
+#endif
             mdelay(20);
             bl_gpio_direction_output(bl_config.gpio, 1);
             break;
@@ -497,7 +499,9 @@ static void set_backlight_level(unsigned level)
         switch (bl_config.method) {
             case BL_CTL_GPIO:
                 level = bl_config.dim_min - ((level - bl_config.level_min) * (bl_config.dim_min - bl_config.dim_max)) / (bl_config.level_max - bl_config.level_min);
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6)
                 aml_set_reg32_bits(P_LED_PWM_REG0, level, 0, 4);
+#endif
                 break;
             case BL_CTL_PWM_NEGATIVE:
             case BL_CTL_PWM_POSITIVE:
diff --git a/include/linux/amlogic/vout/lcd_reg.h b/include/linux/amlogic/vout/lcd_reg.h
index d8bccb3680e9..4f12c9daf4d9 100755
--- a/include/linux/amlogic/vout/lcd_reg.h
+++ b/include/linux/amlogic/vout/lcd_reg.h
@@ -5,7 +5,7 @@
 #if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6)
 #define LCD_REG_BASE_ADDR				IO_CBUS_BASE
 #define LCD_CBUS_BASE_ADDR				IO_CBUS_BASE
-#elif (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8B)
+#elif ((MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8B) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8M2))
 #define LCD_REG_BASE_ADDR				IO_VPU_BUS_BASE	//#define IO_VPU_BUS_BASE	(IO_APB_BUS_BASE + 0x100000)
 #define LCD_CBUS_BASE_ADDR				IO_CBUS_BASE
 #define LCD_DPTX_BASE_ADDR				IO_EDP_TX_BASE	//#define IO_EDP_TX_BASE	(IO_APB_BUS_BASE + 0x160000)
-- 
2.19.0

