
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.31

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency wr_ptr[0]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[12][6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[10][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.60    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.82    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[10][2]$_DFFE_PP_/CK (DFF_X1)
     2    2.22    0.01    0.09    0.20 ^ mem[10][2]$_DFFE_PP_/Q (DFF_X1)
                                         mem[10][2] (net)
                  0.01    0.00    0.20 ^ _610_/B (MUX2_X1)
     1    1.27    0.01    0.03    0.24 ^ _610_/Z (MUX2_X1)
                                         _016_ (net)
                  0.01    0.00    0.24 ^ mem[10][2]$_DFFE_PP_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.60    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     8   12.82    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[10][2]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.60    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    11   14.95    0.02    0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.11 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.18    0.02    0.13    0.24 ^ wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         wr_addr[2] (net)
                  0.02    0.00    0.24 ^ _970_/B (HA_X1)
     1    1.14    0.02    0.04    0.28 ^ _970_/S (HA_X1)
                                         _547_ (net)
                  0.02    0.00    0.28 ^ _565_/A (BUF_X1)
     4    9.96    0.02    0.05    0.33 ^ _565_/Z (BUF_X1)
                                         _154_ (net)
                  0.02    0.00    0.33 ^ _567_/A3 (AND4_X2)
     4   12.17    0.02    0.07    0.40 ^ _567_/ZN (AND4_X2)
                                         _156_ (net)
                  0.02    0.00    0.40 ^ _568_/A2 (NAND2_X2)
     3    9.17    0.02    0.02    0.42 v _568_/ZN (NAND2_X2)
                                         _157_ (net)
                  0.02    0.00    0.42 v _569_/A (INV_X4)
     5   41.14    0.02    0.04    0.46 ^ _569_/ZN (INV_X4)
                                         net6 (net)
                  0.03    0.01    0.46 ^ output6/A (BUF_X1)
     1    0.75    0.01    0.02    0.49 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.49 ^ full (out)
                                  0.49   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.57    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.60    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
    11   14.95    0.02    0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.02    0.00    0.11 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.18    0.02    0.13    0.24 ^ wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
                                         wr_addr[2] (net)
                  0.02    0.00    0.24 ^ _970_/B (HA_X1)
     1    1.14    0.02    0.04    0.28 ^ _970_/S (HA_X1)
                                         _547_ (net)
                  0.02    0.00    0.28 ^ _565_/A (BUF_X1)
     4    9.96    0.02    0.05    0.33 ^ _565_/Z (BUF_X1)
                                         _154_ (net)
                  0.02    0.00    0.33 ^ _567_/A3 (AND4_X2)
     4   12.17    0.02    0.07    0.40 ^ _567_/ZN (AND4_X2)
                                         _156_ (net)
                  0.02    0.00    0.40 ^ _568_/A2 (NAND2_X2)
     3    9.17    0.02    0.02    0.42 v _568_/ZN (NAND2_X2)
                                         _157_ (net)
                  0.02    0.00    0.42 v _569_/A (INV_X4)
     5   41.14    0.02    0.04    0.46 ^ _569_/ZN (INV_X4)
                                         net6 (net)
                  0.03    0.01    0.46 ^ output6/A (BUF_X1)
     1    0.75    0.01    0.02    0.49 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.49 ^ full (out)
                                  0.49   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13320434093475342

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6709

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.074708938598633

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8785

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[7][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ wr_ptr[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.21 v wr_ptr[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.27 v _970_/S (HA_X1)
   0.04    0.30 v _565_/Z (BUF_X1)
   0.04    0.35 v _567_/ZN (AND4_X2)
   0.03    0.37 ^ _568_/ZN (NAND2_X2)
   0.02    0.40 v _569_/ZN (INV_X4)
   0.08    0.48 ^ _692_/ZN (NOR3_X4)
   0.06    0.54 ^ _720_/ZN (AND2_X1)
   0.03    0.56 ^ _721_/Z (BUF_X8)
   0.06    0.62 v _723_/Z (MUX2_X1)
   0.00    0.62 v mem[7][1]$_DFFE_PP_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[7][1]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[10][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[10][2]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[10][2]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.24 ^ _610_/Z (MUX2_X1)
   0.00    0.24 ^ mem[10][2]$_DFFE_PP_/D (DFF_X1)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[10][2]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1094

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1111

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4887

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3113

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
63.699611

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-03   6.83e-05   1.18e-05   1.30e-03  53.6%
Combinational          3.35e-04   2.38e-04   1.59e-05   5.89e-04  24.2%
Clock                  2.15e-04   3.25e-04   7.54e-07   5.41e-04  22.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.77e-03   6.32e-04   2.85e-05   2.43e-03 100.0%
                          72.8%      26.0%       1.2%
