# Verilog
Files and assignments done in Verilog
