# DMA (Direct Memory Access) Driver

## ğŸ“‹ Má»¥c lá»¥c
- [Giá»›i thiá»‡u](#giá»›i-thiá»‡u)
- [KhÃ¡i niá»‡m DMA](#khÃ¡i-niá»‡m-dma)
- [Kiáº¿n trÃºc DMA trÃªn S32K144](#kiáº¿n-trÃºc-dma-trÃªn-s32k144)
- [Cáº¥u trÃºc Driver](#cáº¥u-trÃºc-driver)
- [HÆ°á»›ng dáº«n sá»­ dá»¥ng](#hÆ°á»›ng-dáº«n-sá»­-dá»¥ng)
- [VÃ­ dá»¥](#vÃ­-dá»¥)
- [API Reference](#api-reference)

## ğŸ¯ Giá»›i thiá»‡u

DMA (Direct Memory Access) lÃ  má»™t tÃ­nh nÄƒng pháº§n cá»©ng cho phÃ©p truyá»n dá»¯ liá»‡u giá»¯a bá»™ nhá»› vÃ  cÃ¡c thiáº¿t bá»‹ ngoáº¡i vi **mÃ  khÃ´ng cáº§n CPU can thiá»‡p**. Äiá»u nÃ y giÃºp:
- âš¡ **Giáº£m táº£i CPU**: CPU cÃ³ thá»ƒ thá»±c hiá»‡n cÃ¡c tÃ¡c vá»¥ khÃ¡c trong khi DMA transfer dá»¯ liá»‡u
- ğŸš€ **TÄƒng hiá»‡u suáº¥t**: Transfer dá»¯ liá»‡u nhanh hÆ¡n so vá»›i CPU copy
- ğŸ’¾ **Tiáº¿t kiá»‡m nÄƒng lÆ°á»£ng**: CPU cÃ³ thá»ƒ vÃ o cháº¿ Ä‘á»™ sleep trong khi DMA hoáº¡t Ä‘á»™ng

## ğŸ“š KhÃ¡i niá»‡m DMA

### 1. Transfer Control Descriptor (TCD)
Má»—i kÃªnh DMA cÃ³ má»™t **TCD** (Transfer Control Descriptor) chá»©a táº¥t cáº£ thÃ´ng tin cáº§n thiáº¿t cho má»™t transfer:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      TCD (32 bytes)             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ SADDR   - Source Address        â”‚  â† Äá»‹a chá»‰ nguá»“n
â”‚ SOFF    - Source Offset         â”‚  â† BÆ°á»›c nháº£y nguá»“n
â”‚ ATTR    - Transfer Attributes   â”‚  â† KÃ­ch thÆ°á»›c transfer
â”‚ NBYTES  - Minor Loop Bytes      â”‚  â† Sá»‘ bytes/minor loop
â”‚ SLAST   - Source Last Adjust    â”‚  â† Äiá»u chá»‰nh cuá»‘i nguá»“n
â”‚ DADDR   - Destination Address   â”‚  â† Äá»‹a chá»‰ Ä‘Ã­ch
â”‚ DOFF    - Destination Offset    â”‚  â† BÆ°á»›c nháº£y Ä‘Ã­ch
â”‚ CITER   - Current Iteration     â”‚  â† Sá»‘ vÃ²ng láº·p hiá»‡n táº¡i
â”‚ DLAST   - Dest Last Adjust      â”‚  â† Äiá»u chá»‰nh cuá»‘i Ä‘Ã­ch
â”‚ CSR     - Control/Status        â”‚  â† Äiá»u khiá»ƒn & tráº¡ng thÃ¡i
â”‚ BITER   - Beginning Iteration   â”‚  â† Sá»‘ vÃ²ng láº·p ban Ä‘áº§u
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2. Minor Loop vÃ  Major Loop

DMA transfer Ä‘Æ°á»£c chia thÃ nh 2 cáº¥p Ä‘á»™ vÃ²ng láº·p:

#### **Minor Loop** (Inner Loop)
- Má»™t láº§n transfer nhá», thÆ°á»ng lÃ  1, 2, 4, 16 hoáº·c 32 bytes
- Sau má»—i minor loop, Ä‘á»‹a chá»‰ source/dest Ä‘Æ°á»£c cá»™ng thÃªm offset (SOFF/DOFF)

#### **Major Loop** (Outer Loop)
- Táº­p há»£p nhiá»u minor loops
- Khi major loop hoÃ n thÃ nh, cÃ³ thá»ƒ trigger interrupt

```
Major Loop (Repeat BITER times)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                     â”‚
â”‚  Minor Loop 1: Transfer NBYTES bytes                â”‚
â”‚     Source: SADDR â†’ SADDR + SOFF                   â”‚
â”‚     Dest:   DADDR â†’ DADDR + DOFF                   â”‚
â”‚                                                     â”‚
â”‚  Minor Loop 2: Transfer NBYTES bytes                â”‚
â”‚     Source: SADDR + SOFF â†’ SADDR + 2*SOFF          â”‚
â”‚     Dest:   DADDR + DOFF â†’ DADDR + 2*DOFF          â”‚
â”‚                                                     â”‚
â”‚  ...                                                â”‚
â”‚                                                     â”‚
â”‚  Minor Loop N: Transfer NBYTES bytes                â”‚
â”‚                                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
When CITER reaches 0: Major loop complete
    â†“
Trigger interrupt (if enabled)
```

### 3. VÃ­ dá»¥ cá»¥ thá»ƒ: Copy 1024 bytes

Muá»‘n copy 1024 bytes tá»« `srcBuffer` sang `destBuffer`:

**Cáº¥u hÃ¬nh:**
- Transfer size: 4 bytes (32-bit)
- Minor loop bytes: 4 bytes
- Major loop count: 256 (vÃ¬ 1024 / 4 = 256)

**QuÃ¡ trÃ¬nh:**
```
Major Loop 1:   srcBuffer[0:3]   â†’ destBuffer[0:3]     (4 bytes)
Major Loop 2:   srcBuffer[4:7]   â†’ destBuffer[4:7]     (4 bytes)
Major Loop 3:   srcBuffer[8:11]  â†’ destBuffer[8:11]    (4 bytes)
...
Major Loop 256: srcBuffer[1020:1023] â†’ destBuffer[1020:1023] (4 bytes)
                                                       â”€â”€â”€â”€â”€â”€â”€â”€â”€
                                                  Total: 1024 bytes
```

## ğŸ—ï¸ Kiáº¿n trÃºc DMA trÃªn S32K144

S32K144 cÃ³ **eDMA** (Enhanced DMA) vá»›i cÃ¡c Ä‘áº·c Ä‘iá»ƒm:

### Hardware Components
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    S32K144 DMA                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚  DMAMUX    â”‚â”€â”€â”€â”€â”€â”€â”‚  DMA Controller      â”‚      â”‚
â”‚  â”‚            â”‚      â”‚                      â”‚      â”‚
â”‚  â”‚ 16 Slots   â”‚      â”‚  16 Channels         â”‚      â”‚
â”‚  â”‚            â”‚      â”‚  16 TCDs             â”‚      â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚       â†‘                       â†‘                     â”‚
â”‚       â”‚                       â”‚                     â”‚
â”‚  Peripheral               System Bus                â”‚
â”‚  Requests                (Memory Access)            â”‚
â”‚                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1. DMA Controller
- **16 kÃªnh Ä‘á»™c láº­p** (Channel 0-15)
- Má»—i kÃªnh cÃ³ má»™t **TCD** riÃªng
- Há»— trá»£ **Round-Robin arbitration** hoáº·c **Fixed priority**
- CÃ³ thá»ƒ **link cÃ¡c kÃªnh** vá»›i nhau (channel linking)

### 2. DMAMUX (DMA Multiplexer)
- Káº¿t ná»‘i cÃ¡c **peripheral requests** vá»›i cÃ¡c **DMA channels**
- Má»—i kÃªnh DMA cÃ³ thá»ƒ chá»n 1 trong nhiá»u nguá»“n request:
  - UART TX/RX
  - SPI TX/RX
  - I2C TX/RX
  - ADC conversion complete
  - Timer overflow
  - Always-on (software trigger)

### 3. CÃ¡c loáº¡i Transfer

#### Memory-to-Memory
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         DMA         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Source  â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ â”‚   Dest   â”‚
â”‚  Buffer  â”‚                     â”‚  Buffer  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Memory-to-Peripheral
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         DMA         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TX      â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ â”‚   UART   â”‚
â”‚  Buffer  â”‚                     â”‚   TX     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Peripheral-to-Memory
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         DMA         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ADC    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ â”‚  RX      â”‚
â”‚   Data   â”‚                     â”‚  Buffer  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“‚ Cáº¥u trÃºc Driver

### Files
```
dma/
â”œâ”€â”€ dma_reg.h       # Register definitions & bit masks
â”œâ”€â”€ dma.h           # API declarations & data structures
â””â”€â”€ dma.c           # Implementation
```

### Key Data Structures

#### `dma_channel_config_t`
Cáº¥u trÃºc cáº¥u hÃ¬nh Ä‘áº§y Ä‘á»§ cho má»™t kÃªnh DMA:
```c
typedef struct {
    uint8_t channel;                    // Sá»‘ kÃªnh (0-15)
    dmamux_source_t source;             // Nguá»“n request
    dma_transfer_type_t transferType;   // Loáº¡i transfer
    dma_transfer_size_t transferSize;   // KÃ­ch thÆ°á»›c (1B, 2B, 4B...)
    dma_channel_priority_t priority;    // Æ¯u tiÃªn kÃªnh
    
    uint32_t sourceAddr;                // Äá»‹a chá»‰ nguá»“n
    int16_t sourceOffset;               // Offset nguá»“n
    int32_t sourceLastAddrAdjust;       // Äiá»u chá»‰nh cuá»‘i nguá»“n
    
    uint32_t destAddr;                  // Äá»‹a chá»‰ Ä‘Ã­ch
    int16_t destOffset;                 // Offset Ä‘Ã­ch
    int32_t destLastAddrAdjust;         // Äiá»u chá»‰nh cuá»‘i Ä‘Ã­ch
    
    uint32_t minorLoopBytes;            // Bytes/minor loop
    uint16_t majorLoopCount;            // Sá»‘ major loops
    
    bool enableInterrupt;               // Enable interrupt
    bool disableRequestAfterDone;       // Disable request sau khi xong
} dma_channel_config_t;
```

## ğŸš€ HÆ°á»›ng dáº«n sá»­ dá»¥ng

### BÆ°á»›c 1: Khá»Ÿi táº¡o DMA Module
```c
// Khá»Ÿi táº¡o DMA (enable clock, reset channels)
DMA_Init();
```

### BÆ°á»›c 2: Cáº¥u hÃ¬nh kÃªnh DMA
```c
dma_channel_config_t config;

config.channel = 0;                             // Chá»n kÃªnh 0
config.source = DMAMUX_SRC_ALWAYS_ON_60;        // Software trigger
config.transferType = DMA_TRANSFER_MEM_TO_MEM;
config.transferSize = DMA_TRANSFER_SIZE_4B;     // 4 bytes/transfer
config.priority = DMA_PRIORITY_NORMAL;

config.sourceAddr = (uint32_t)srcBuffer;
config.sourceOffset = 4;                        // +4 bytes má»—i transfer
config.sourceLastAddrAdjust = 0;

config.destAddr = (uint32_t)destBuffer;
config.destOffset = 4;                          // +4 bytes má»—i transfer
config.destLastAddrAdjust = 0;

config.minorLoopBytes = 4;                      // 4 bytes/minor loop
config.majorLoopCount = 256;                    // 256 major loops

config.enableInterrupt = true;
config.disableRequestAfterDone = true;

DMA_ConfigChannel(&config);
```

### BÆ°á»›c 3: ÄÄƒng kÃ½ Callback (optional)
```c
void myDmaCallback(uint8_t channel, void *userData) {
    printf("DMA channel %d completed!\n", channel);
}

DMA_InstallCallback(0, myDmaCallback, NULL);
```

### BÆ°á»›c 4: Start Transfer
```c
DMA_StartChannel(0);
```

### BÆ°á»›c 5: Chá» hoÃ n thÃ nh hoáº·c xá»­ lÃ½ trong ISR
```c
// Polling mode
while (!DMA_IsChannelDone(0)) {
    // Chá»
}
DMA_ClearDone(0);

// Hoáº·c dÃ¹ng interrupt (trong ISR)
void DMA0_IRQHandler(void) {
    DMA_IRQHandler(0);  // Tá»± Ä‘á»™ng gá»i callback
}
```

## ğŸ“ VÃ­ dá»¥

### VÃ­ dá»¥ 1: Memory Copy (Blocking)
```c
#include "dma.h"

int main(void) {
    uint32_t srcBuffer[256];
    uint32_t destBuffer[256];
    
    // Khá»Ÿi táº¡o srcBuffer vá»›i dá»¯ liá»‡u
    for (int i = 0; i < 256; i++) {
        srcBuffer[i] = i;
    }
    
    // Khá»Ÿi táº¡o DMA
    DMA_Init();
    
    // Copy 1024 bytes báº±ng DMA (blocking)
    DMA_MemCopy(0, srcBuffer, destBuffer, 1024);
    
    // Kiá»ƒm tra káº¿t quáº£
    for (int i = 0; i < 256; i++) {
        if (destBuffer[i] != i) {
            printf("Error at index %d\n", i);
        }
    }
    
    printf("DMA copy completed successfully!\n");
    
    while (1);
}
```

### VÃ­ dá»¥ 2: Memory Copy vá»›i Interrupt
```c
#include "dma.h"

volatile bool g_dmaComplete = false;

void dmaCompleteCallback(uint8_t channel, void *userData) {
    g_dmaComplete = true;
    printf("DMA transfer complete on channel %d\n", channel);
}

int main(void) {
    uint8_t srcBuffer[512];
    uint8_t destBuffer[512];
    dma_channel_config_t config;
    
    // Khá»Ÿi táº¡o DMA
    DMA_Init();
    
    // Cáº¥u hÃ¬nh DMA channel 1
    config.channel = 1;
    config.source = DMAMUX_SRC_ALWAYS_ON_61;
    config.transferType = DMA_TRANSFER_MEM_TO_MEM;
    config.transferSize = DMA_TRANSFER_SIZE_1B;      // 1 byte/transfer
    config.priority = DMA_PRIORITY_HIGH;
    
    config.sourceAddr = (uint32_t)srcBuffer;
    config.sourceOffset = 1;                         // +1 byte
    config.sourceLastAddrAdjust = 0;
    
    config.destAddr = (uint32_t)destBuffer;
    config.destOffset = 1;                           // +1 byte
    config.destLastAddrAdjust = 0;
    
    config.minorLoopBytes = 1;                       // 1 byte/minor loop
    config.majorLoopCount = 512;                     // 512 major loops
    
    config.enableInterrupt = true;
    config.disableRequestAfterDone = true;
    
    DMA_ConfigChannel(&config);
    
    // ÄÄƒng kÃ½ callback
    DMA_InstallCallback(1, dmaCompleteCallback, NULL);
    
    // Enable DMA interrupt trong NVIC
    NVIC_EnableIRQ(DMA1_IRQn);
    
    // Start transfer
    DMA_StartChannel(1);
    
    // Chá» hoÃ n thÃ nh
    while (!g_dmaComplete) {
        // CPU cÃ³ thá»ƒ lÃ m viá»‡c khÃ¡c á»Ÿ Ä‘Ã¢y
    }
    
    printf("All done!\n");
    
    while (1);
}

// DMA ISR
void DMA1_IRQHandler(void) {
    DMA_IRQHandler(1);
}
```

### VÃ­ dá»¥ 3: UART TX vá»›i DMA
```c
#include "dma.h"
#include "uart.h"

#define UART0_TDR_ADDR  0x4006A008  // UART0 Transmit Data Register

int main(void) {
    char txBuffer[] = "Hello from DMA!\r\n";
    dma_channel_config_t config;
    
    // Khá»Ÿi táº¡o UART vÃ  DMA
    UART_Init(UART0, 115200);
    DMA_Init();
    
    // Cáº¥u hÃ¬nh DMA cho UART TX
    config.channel = 2;
    config.source = DMAMUX_SRC_LPUART0_TX;           // UART0 TX request
    config.transferType = DMA_TRANSFER_MEM_TO_PERIPH;
    config.transferSize = DMA_TRANSFER_SIZE_1B;      // 1 byte
    config.priority = DMA_PRIORITY_NORMAL;
    
    config.sourceAddr = (uint32_t)txBuffer;
    config.sourceOffset = 1;                         // +1 byte
    config.sourceLastAddrAdjust = 0;
    
    config.destAddr = UART0_TDR_ADDR;                // UART TX register
    config.destOffset = 0;                           // KhÃ´ng thay Ä‘á»•i
    config.destLastAddrAdjust = 0;
    
    config.minorLoopBytes = 1;
    config.majorLoopCount = sizeof(txBuffer) - 1;    // KhÃ´ng gá»­i NULL terminator
    
    config.enableInterrupt = true;
    config.disableRequestAfterDone = true;
    
    DMA_ConfigChannel(&config);
    
    // Start transfer (UART sáº½ trigger DMA khi ready)
    DMA_StartChannel(2);
    
    // Chá» hoÃ n thÃ nh
    while (!DMA_IsChannelDone(2));
    
    printf("UART TX via DMA completed!\n");
    
    while (1);
}
```

### VÃ­ dá»¥ 4: ADC Scan vá»›i DMA
```c
#include "dma.h"
#include "adc.h"

#define ADC0_DATA_ADDR  0x4003B000  // ADC0 Data Result Register

int main(void) {
    uint16_t adcResults[16];  // LÆ°u 16 samples
    dma_channel_config_t config;
    
    // Khá»Ÿi táº¡o ADC vÃ  DMA
    ADC_Init(ADC0);
    DMA_Init();
    
    // Cáº¥u hÃ¬nh DMA cho ADC
    config.channel = 3;
    config.source = DMAMUX_SRC_ADC0;                 // ADC0 complete
    config.transferType = DMA_TRANSFER_PERIPH_TO_MEM;
    config.transferSize = DMA_TRANSFER_SIZE_2B;      // 2 bytes (16-bit)
    config.priority = DMA_PRIORITY_HIGH;
    
    config.sourceAddr = ADC0_DATA_ADDR;              // ADC data register
    config.sourceOffset = 0;                         // KhÃ´ng thay Ä‘á»•i
    config.sourceLastAddrAdjust = 0;
    
    config.destAddr = (uint32_t)adcResults;
    config.destOffset = 2;                           // +2 bytes (16-bit)
    config.destLastAddrAdjust = 0;
    
    config.minorLoopBytes = 2;                       // 2 bytes/transfer
    config.majorLoopCount = 16;                      // 16 samples
    
    config.enableInterrupt = true;
    config.disableRequestAfterDone = true;
    
    DMA_ConfigChannel(&config);
    DMA_StartChannel(3);
    
    // Trigger ADC conversions (hardware hoáº·c software)
    ADC_StartConversion(ADC0);
    
    // Chá» DMA hoÃ n thÃ nh
    while (!DMA_IsChannelDone(3));
    
    // Xá»­ lÃ½ dá»¯ liá»‡u ADC
    for (int i = 0; i < 16; i++) {
        printf("ADC[%d] = %d\n", i, adcResults[i]);
    }
    
    while (1);
}
```

## ğŸ“– API Reference

### Initialization Functions

#### `DMA_Init()`
Khá»Ÿi táº¡o DMA module.
- **Return:** `STATUS_SUCCESS` náº¿u thÃ nh cÃ´ng
- **Note:** Pháº£i gá»i trÆ°á»›c khi sá»­ dá»¥ng báº¥t ká»³ API nÃ o khÃ¡c

#### `DMA_Deinit()`
Deinitialize DMA module.
- **Return:** `STATUS_SUCCESS` náº¿u thÃ nh cÃ´ng

### Configuration Functions

#### `DMA_ConfigChannel(const dma_channel_config_t *config)`
Cáº¥u hÃ¬nh má»™t kÃªnh DMA.
- **Parameters:**
  - `config`: Con trá» tá»›i cáº¥u trÃºc cáº¥u hÃ¬nh
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`
- **Note:** KÃªnh pháº£i Ä‘Æ°á»£c stop trÆ°á»›c khi cáº¥u hÃ¬nh láº¡i

#### `DMA_SetChannelPriority(uint8_t channel, uint8_t priority)`
Thiáº¿t láº­p Æ°u tiÃªn cho kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
  - `priority`: Æ¯u tiÃªn (0=tháº¥p nháº¥t, 15=cao nháº¥t)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

### Control Functions

#### `DMA_StartChannel(uint8_t channel)`
Báº¯t Ä‘áº§u transfer cho kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

#### `DMA_StopChannel(uint8_t channel)`
Dá»«ng transfer cho kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

### Status Functions

#### `DMA_IsChannelActive(uint8_t channel)`
Kiá»ƒm tra kÃªnh cÃ³ Ä‘ang active khÃ´ng.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `true` náº¿u active, `false` náº¿u khÃ´ng

#### `DMA_IsChannelDone(uint8_t channel)`
Kiá»ƒm tra kÃªnh Ä‘Ã£ hoÃ n thÃ nh chÆ°a.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `true` náº¿u hoÃ n thÃ nh, `false` náº¿u chÆ°a

#### `DMA_ClearDone(uint8_t channel)`
Clear cá» DONE cá»§a kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

#### `DMA_GetRemainingMajorLoops(uint8_t channel, uint16_t *count)`
Láº¥y sá»‘ major loops cÃ²n láº¡i.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
  - `count`: Con trá» Ä‘á»ƒ lÆ°u káº¿t quáº£
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

### Interrupt Functions

#### `DMA_EnableChannelInterrupt(uint8_t channel)`
Enable interrupt cho kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

#### `DMA_DisableChannelInterrupt(uint8_t channel)`
Disable interrupt cho kÃªnh.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

#### `DMA_InstallCallback(uint8_t channel, dma_callback_t callback, void *userData)`
ÄÄƒng kÃ½ callback function.
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
  - `callback`: Function pointer
  - `userData`: User data (cÃ³ thá»ƒ NULL)
- **Return:** `STATUS_SUCCESS` hoáº·c `STATUS_ERROR`

#### `DMA_IRQHandler(uint8_t channel)`
Xá»­ lÃ½ interrupt (gá»i trong ISR).
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh (0-15)
- **Note:** HÃ m nÃ y clear interrupt flags vÃ  gá»i callback

### Utility Functions

#### `DMA_MemCopy(uint8_t channel, const void *src, void *dest, uint32_t size)`
Copy memory báº±ng DMA (blocking).
- **Parameters:**
  - `channel`: Sá»‘ kÃªnh sá»­ dá»¥ng
  - `src`: Äá»‹a chá»‰ nguá»“n
  - `dest`: Äá»‹a chá»‰ Ä‘Ã­ch
  - `size`: Sá»‘ bytes cáº§n copy
- **Return:** `STATUS_SUCCESS`, `STATUS_ERROR`, hoáº·c `STATUS_TIMEOUT`
- **Note:** HÃ m nÃ y lÃ  blocking (chá» cho Ä‘áº¿n khi hoÃ n thÃ nh)

## âš ï¸ LÆ°u Ã½ quan trá»ng

### 1. Address Alignment
Äá»‹a chá»‰ source vÃ  destination **pháº£i aligned** Ä‘Ãºng vá»›i transfer size:
- 1-byte transfer: KhÃ´ng yÃªu cáº§u alignment
- 2-byte transfer: Pháº£i aligned to 2-byte boundary (Ä‘á»‹a chá»‰ cháºµn)
- 4-byte transfer: Pháº£i aligned to 4-byte boundary (Ä‘á»‹a chá»‰ chia háº¿t cho 4)

### 2. Clock Requirements
Pháº£i **enable clock** cho DMA vÃ  DMAMUX trÆ°á»›c khi sá»­ dá»¥ng:
```c
// Clock Ä‘Æ°á»£c enable tá»± Ä‘á»™ng trong DMA_Init()
DMA_Init();
```

### 3. Interrupt Configuration
Náº¿u dÃ¹ng interrupt, pháº£i:
1. Enable interrupt trong DMA channel config
2. ÄÄƒng kÃ½ callback function
3. Enable interrupt trong NVIC
4. Implement ISR vÃ  gá»i `DMA_IRQHandler()`

### 4. Memory Barriers
Khi dÃ¹ng DMA, nÃªn thÃªm memory barrier Ä‘á»ƒ Ä‘áº£m báº£o cache coherency:
```c
__DSB();  // Data Synchronization Barrier
__ISB();  // Instruction Synchronization Barrier
```

### 5. Concurrent Access
KhÃ´ng Ä‘Æ°á»£c:
- Cáº¥u hÃ¬nh kÃªnh khi nÃ³ Ä‘ang active
- Modify buffer khi DMA Ä‘ang transfer
- Sá»­ dá»¥ng cÃ¹ng má»™t buffer cho nhiá»u kÃªnh DMA Ä‘á»“ng thá»i

## ğŸ”§ Troubleshooting

### DMA khÃ´ng hoáº¡t Ä‘á»™ng?
1. âœ… Kiá»ƒm tra clock Ä‘Ã£ enable chÆ°a
2. âœ… Kiá»ƒm tra address alignment
3. âœ… Kiá»ƒm tra DMAMUX source cÃ³ Ä‘Ãºng khÃ´ng
4. âœ… Kiá»ƒm tra kÃªnh Ä‘Ã£ Ä‘Æ°á»£c cáº¥u hÃ¬nh chÆ°a
5. âœ… Kiá»ƒm tra peripheral Ä‘Ã£ enable DMA request chÆ°a

### Transfer khÃ´ng hoÃ n thÃ nh?
1. âœ… Kiá»ƒm tra major loop count cÃ³ Ä‘Ãºng khÃ´ng
2. âœ… Kiá»ƒm tra minor loop bytes
3. âœ… Kiá»ƒm tra source/dest offset
4. âœ… Kiá»ƒm tra xem cÃ³ error flags khÃ´ng

### Interrupt khÃ´ng trigger?
1. âœ… ÄÃ£ enable interrupt trong config chÆ°a
2. âœ… ÄÃ£ enable trong NVIC chÆ°a
3. âœ… ÄÃ£ implement ISR chÆ°a
4. âœ… Kiá»ƒm tra priority cá»§a interrupt

## ğŸ“š TÃ i liá»‡u tham kháº£o

- **S32K1xx Reference Manual** - Chapter 21: eDMA
- **S32K1xx Reference Manual** - Chapter 22: DMAMUX
- **ARM Cortex-M4 Generic User Guide** - DMA Programming

---

**Author:** PhucPH32  
**Date:** 27/11/2025  
**Version:** 1.0
