# ðŸ§  MIPS 5-Stage Pipeline in VHDL

This project implements a 5-stage MIPS pipeline architecture in **VHDL**, featuring hazard detection and forwarding mechanisms for optimized instruction execution.

## ðŸš€ Overview

The pipeline is divided into the following stages:
1. **Instruction Fetch (IF)**
2. **Instruction Decode (ID)**
3. **Execute (EX)**
4. **Memory Access (MEM)**
5. **Write-Back (WB)**

Each stage was carefully designed and integrated to ensure efficient, streamlined instruction flow and correct data handling.

## âš™ï¸ Features

- âœ… Fully pipelined MIPS processor (5 stages)
- ðŸ” Hazard detection logic to identify and manage data hazards
- ðŸ”€ Forwarding unit to reduce pipeline stalls
- ðŸ§ª Tested with a variety of MIPS instruction sets
- ðŸ“ Modular VHDL code for each pipeline stage

## ðŸ“‚ Folder Structure

```plaintext
/IF          --> Instruction Fetch Stage
/ID          --> Instruction Decode Stage
/EX          --> Execute Stage
/MEM         --> Memory Access Stage
/WB          --> Write-Back Stage
/HazardUnit  --> Hazard Detection and Forwarding
/Testbench   --> Simulation testbenches
