Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 26 19:40:56 2019
| Host         : DESKTOP-MURF1NU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: button_debounce/delay1_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_debounce/delay2_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_debounce/delay3_reg/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.018        0.000                      0                   37        0.261        0.000                      0                   37        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.018        0.000                      0                   37        0.261        0.000                      0                   37        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.782ns (29.995%)  route 1.825ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.384     6.780    clock_div/count[17]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[10]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.782ns (29.995%)  route 1.825ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.384     6.780    clock_div/count[17]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[11]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.782ns (29.995%)  route 1.825ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.384     6.780    clock_div/count[17]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[12]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 0.782ns (29.995%)  route 1.825ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.384     6.780    clock_div/count[17]_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[9]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y94         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.782ns (30.294%)  route 1.799ns (69.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.359     6.754    clock_div/count[17]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[5]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.782ns (30.294%)  route 1.799ns (69.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.359     6.754    clock_div/count[17]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[6]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.782ns (30.294%)  route 1.799ns (69.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.359     6.754    clock_div/count[17]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[7]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.782ns (30.294%)  route 1.799ns (69.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.359     6.754    clock_div/count[17]_i_1_n_0
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[8]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y93         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.782ns (30.320%)  route 1.797ns (69.680%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.356     6.752    clock_div/count[17]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clock_div/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_div/count_reg[17]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.314    13.798    clock_div/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.782ns (30.060%)  route 1.819ns (69.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.173    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.341     4.514 f  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.850     5.364    clock_div/count[3]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.097     5.461 f  clock_div/count[17]_i_5/O
                         net (fo=1, routed)           0.285     5.745    clock_div/count[17]_i_5_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I4_O)        0.105     5.850 f  clock_div/count[17]_i_3/O
                         net (fo=1, routed)           0.306     6.156    clock_div/count[17]_i_3_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I1_O)        0.239     6.395 r  clock_div/count[17]_i_1/O
                         net (fo=18, routed)          0.379     6.774    clock_div/count[17]_i_1_n_0
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[1]/C
                         clock pessimism              0.257    14.173    
                         clock uncertainty           -0.035    14.137    
    SLICE_X53Y92         FDRE (Setup_fdre_C_R)       -0.314    13.823    clock_div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  7.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[16]/Q
                         net (fo=4, routed)           0.117     1.741    clock_div/count[16]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  clock_div/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.849    clock_div/data0[16]
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.482    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clock_div/count_reg[4]/Q
                         net (fo=4, routed)           0.117     1.740    clock_div/count[4]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  clock_div/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.848    clock_div/data0[4]
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.833     1.998    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[4]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    clock_div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_div/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.741    clock_div/count[8]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  clock_div/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.849    clock_div/data0[8]
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.835%)  route 0.111ns (30.165%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[5]/Q
                         net (fo=4, routed)           0.111     1.735    clock_div/count[5]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  clock_div/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.850    clock_div/data0[5]
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  clock_div/count_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_div/out_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  clock_div/out_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  clock_div/out_clock_reg/Q
                         net (fo=2, routed)           0.173     1.821    clock_div/main_clock
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  clock_div/out_clock_i_1/O
                         net (fo=1, routed)           0.000     1.866    clock_div/out_clock_i_1_n_0
    SLICE_X54Y94         FDRE                                         r  clock_div/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  clock_div/out_clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.120     1.603    clock_div/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[15]/Q
                         net (fo=2, routed)           0.115     1.740    clock_div/count[15]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clock_div/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.851    clock_div/data0[15]
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clock_div/count_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.482    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clock_div/count_reg[3]/Q
                         net (fo=4, routed)           0.117     1.740    clock_div/count[3]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  clock_div/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.851    clock_div/data0[3]
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.833     1.998    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  clock_div/count_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    clock_div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_div/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.738    clock_div/count[9]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  clock_div/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.853    clock_div/data0[9]
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  clock_div/count_reg[9]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_div/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.234%)  route 0.114ns (30.766%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_div/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_div/count_reg[17]/Q
                         net (fo=4, routed)           0.114     1.738    clock_div/count[17]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  clock_div/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.853    clock_div/data0[17]
    SLICE_X53Y96         FDRE                                         r  clock_div/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clock_div/count_reg[17]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    clock_div/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clock_div/count_reg[0]/Q
                         net (fo=3, routed)           0.171     1.796    clock_div/count[0]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  clock_div/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    clock_div/count[0]_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    clock_div/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.091     1.574    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clock_div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clock_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clock_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clock_div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clock_div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clock_div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clock_div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clock_div/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clock_div/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock_div/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock_div/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clock_div/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock_div/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clock_div/count_reg[13]/C



