Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 18 16:41:09 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name imp_timing_1 -file D:/FPGA_study/projects/0011_IIC_EEPROM/vivado_proj/uart_eeprom_iic/timing_report.txt -rpx D:/FPGA_study/projects/0011_IIC_EEPROM/vivado_proj/uart_eeprom_iic/uart_eeprom_iic.runs/impl_1/timing_report.rpx
| Design       : top_uart_eeprom_iic
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

iic_sda
sys_rst_n
uart_rx

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

iic_scl
iic_sda
uart_tx

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.551        0.000                      0                  912        0.151        0.000                      0                  912        9.500        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.551        0.000                      0                  912        0.151        0.000                      0                  912        9.500        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.551ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 1.855ns (25.795%)  route 5.336ns (74.205%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.589    11.803    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X112Y142                                                    r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/I1
    SLICE_X112Y142       LUT5 (Prop_lut5_I1_O)        0.105    11.908 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.405    12.314    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.570    24.711    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X111Y142       FDCE (Setup_fdce_C_CE)      -0.168    24.865    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.865    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 12.551    

Slack (MET) :             12.551ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 1.855ns (25.795%)  route 5.336ns (74.205%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.589    11.803    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X112Y142                                                    r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/I1
    SLICE_X112Y142       LUT5 (Prop_lut5_I1_O)        0.105    11.908 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.405    12.314    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.570    24.711    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X111Y142       FDCE (Setup_fdce_C_CE)      -0.168    24.865    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.865    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 12.551    

Slack (MET) :             12.551ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 1.855ns (25.795%)  route 5.336ns (74.205%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.589    11.803    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X112Y142                                                    r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/I1
    SLICE_X112Y142       LUT5 (Prop_lut5_I1_O)        0.105    11.908 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.405    12.314    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.570    24.711    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X111Y142       FDCE (Setup_fdce_C_CE)      -0.168    24.865    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.865    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 12.551    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.855ns (26.191%)  route 5.227ns (73.809%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.589    11.803    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X112Y142                                                    r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/I1
    SLICE_X112Y142       LUT5 (Prop_lut5_I1_O)        0.105    11.908 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.297    12.205    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.570    24.711    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X112Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y142       FDCE (Setup_fdce_C_CE)      -0.136    24.897    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 12.692    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.855ns (26.191%)  route 5.227ns (73.809%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.589    11.803    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X112Y142                                                    r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/I1
    SLICE_X112Y142       LUT5 (Prop_lut5_I1_O)        0.105    11.908 r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1/O
                         net (fo=5, routed)           0.297    12.205    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt[4]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.570    24.711    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X112Y142       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]/C
                         clock pessimism              0.357    25.068    
                         clock uncertainty           -0.035    25.033    
    SLICE_X112Y142       FDCE (Setup_fdce_C_CE)      -0.136    24.897    u3_eeprom_cntl/u1_iic_master/data_trans_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 12.692    

Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 1.585ns (22.549%)  route 5.444ns (77.451%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.441     9.739    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X108Y137                                                    f  u3_eeprom_cntl/u1_iic_master/r_fifo_pointer[7]_i_8/I3
    SLICE_X108Y137       LUT5 (Prop_lut5_I3_O)        0.261    10.000 f  u3_eeprom_cntl/u1_iic_master/r_fifo_pointer[7]_i_8/O
                         net (fo=1, routed)           0.552    10.552    u3_eeprom_cntl/u1_iic_master/r_fifo_pointer[7]_i_8_n_0
    SLICE_X108Y137                                                    f  u3_eeprom_cntl/u1_iic_master/r_fifo_pointer[7]_i_5/I3
    SLICE_X108Y137       LUT6 (Prop_lut6_I3_O)        0.105    10.657 r  u3_eeprom_cntl/u1_iic_master/r_fifo_pointer[7]_i_5/O
                         net (fo=3, routed)           0.645    11.302    u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[0]_0
    SLICE_X109Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg[7]_i_1/I0
    SLICE_X109Y132       LUT3 (Prop_lut3_I0_O)        0.105    11.407 r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg[7]_i_1/O
                         net (fo=8, routed)           0.744    12.152    u3_eeprom_cntl/u2_sync_fifo/ffft_reg
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.558    24.699    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X111Y128       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[0]/C
                         clock pessimism              0.357    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X111Y128       FDCE (Setup_fdce_C_CE)      -0.168    24.853    u3_eeprom_cntl/u2_sync_fifo/ffft_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             12.768ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.855ns (26.485%)  route 5.149ns (73.515%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.269    11.483    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X111Y138                                                    r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/I0
    SLICE_X111Y138       LUT5 (Prop_lut5_I0_O)        0.105    11.588 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.538    12.126    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X106Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.563    24.704    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X106Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]/C
                         clock pessimism              0.393    25.097    
                         clock uncertainty           -0.035    25.062    
    SLICE_X106Y135       FDCE (Setup_fdce_C_CE)      -0.168    24.894    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.768ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.855ns (26.485%)  route 5.149ns (73.515%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.269    11.483    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X111Y138                                                    r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/I0
    SLICE_X111Y138       LUT5 (Prop_lut5_I0_O)        0.105    11.588 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.538    12.126    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X106Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.563    24.704    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X106Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]/C
                         clock pessimism              0.393    25.097    
                         clock uncertainty           -0.035    25.062    
    SLICE_X106Y135       FDCE (Setup_fdce_C_CE)      -0.168    24.894    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.894    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.819ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.855ns (26.560%)  route 5.129ns (73.440%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.269    11.483    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X111Y138                                                    r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/I0
    SLICE_X111Y138       LUT5 (Prop_lut5_I0_O)        0.105    11.588 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.519    12.107    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X108Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.563    24.704    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X108Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[4]/C
                         clock pessimism              0.393    25.097    
                         clock uncertainty           -0.035    25.062    
    SLICE_X108Y135       FDCE (Setup_fdce_C_CE)      -0.136    24.926    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 12.819    

Slack (MET) :             12.819ns  (required time - arrival time)
  Source:                 u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.855ns (26.560%)  route 5.129ns (73.440%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.735     5.122    u3_eeprom_cntl/u2_sync_fifo/CLK
    SLICE_X108Y134       FDCE                                         r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y134       FDCE (Prop_fdce_C_Q)         0.433     5.555 r  u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer_reg[7]/Q
                         net (fo=8, routed)           1.303     6.858    u3_eeprom_cntl/u2_sync_fifo/w_fifo_pointer[7]
    SLICE_X107Y132                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/I0
    SLICE_X107Y132       LUT4 (Prop_lut4_I0_O)        0.105     6.963 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7/O
                         net (fo=1, routed)           0.551     7.514    u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_7_n_0
    SLICE_X107Y132                                                    f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/I2
    SLICE_X107Y132       LUT5 (Prop_lut5_I2_O)        0.105     7.619 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[7]_i_2/O
                         net (fo=9, routed)           0.708     8.327    u3_eeprom_cntl/u1_iic_master/FSM_sequential_fsm_c_s_reg[1]_2
    SLICE_X107Y139                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/I4
    SLICE_X107Y139       LUT6 (Prop_lut6_I4_O)        0.105     8.432 r  u3_eeprom_cntl/u1_iic_master/FSM_onehot_fsm_c_s[4]_i_1/O
                         net (fo=13, routed)          0.500     8.932    u3_eeprom_cntl/u1_iic_master/fsm_n_s__0[3]
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/I1
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.105     9.037 r  u3_eeprom_cntl/u1_iic_master/fsm_switch_flag1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.037    u3_eeprom_cntl/u1_iic_master_n_15
    SLICE_X107Y138                                                    r  u3_eeprom_cntl/fsm_switch_flag1_carry/S[2]
    SLICE_X107Y138       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     9.298 f  u3_eeprom_cntl/fsm_switch_flag1_carry/CO[2]
                         net (fo=66, routed)          0.428     9.726    u3_eeprom_cntl/u1_iic_master/CO[0]
    SLICE_X109Y137                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/I0
    SLICE_X109Y137       LUT5 (Prop_lut5_I0_O)        0.264     9.990 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13/O
                         net (fo=1, routed)           0.618    10.609    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_13_n_0
    SLICE_X108Y137                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/I1
    SLICE_X108Y137       LUT6 (Prop_lut6_I1_O)        0.267    10.876 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8/O
                         net (fo=1, routed)           0.234    11.109    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_8_n_0
    SLICE_X108Y138                                                    f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/I0
    SLICE_X108Y138       LUT6 (Prop_lut6_I0_O)        0.105    11.214 r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3/O
                         net (fo=17, routed)          0.269    11.483    u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[1]_i_3_n_0
    SLICE_X111Y138                                                    r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/I0
    SLICE_X111Y138       LUT5 (Prop_lut5_I0_O)        0.105    11.588 r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter[7]_i_1/O
                         net (fo=8, routed)           0.519    12.107    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_0
    SLICE_X108Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.563    24.704    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X108Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[5]/C
                         clock pessimism              0.393    25.097    
                         clock uncertainty           -0.035    25.062    
    SLICE_X108Y135       FDCE (Setup_fdce_C_CE)      -0.136    24.926    u3_eeprom_cntl/u1_iic_master/wdata_reg_shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.926    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                 12.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u2_uart_rx/rx_reg4_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/rx_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.705     1.671    u2_uart_rx/CLK
    SLICE_X109Y126       FDPE                                         r  u2_uart_rx/rx_reg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDPE (Prop_fdpe_C_Q)         0.141     1.812 r  u2_uart_rx/rx_reg4_reg/Q
                         net (fo=2, routed)           0.098     1.910    u2_uart_rx/rx_reg4
    SLICE_X108Y126                                                    r  u2_uart_rx/rx_en_i_1/I1
    SLICE_X108Y126       LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  u2_uart_rx/rx_en_i_1/O
                         net (fo=1, routed)           0.000     1.955    u2_uart_rx/rx_en_i_1_n_0
    SLICE_X108Y126       FDCE                                         r  u2_uart_rx/rx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.976     2.190    u2_uart_rx/CLK
    SLICE_X108Y126       FDCE                                         r  u2_uart_rx/rx_en_reg/C
                         clock pessimism             -0.506     1.684    
    SLICE_X108Y126       FDCE (Hold_fdce_C_D)         0.120     1.804    u2_uart_rx/rx_en_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y134       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[7]/Q
                         net (fo=1, routed)           0.110     1.932    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter[7]
    SLICE_X110Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.988     2.202    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[7]/C
                         clock pessimism             -0.509     1.693    
    SLICE_X110Y134       FDCE (Hold_fdce_C_D)         0.071     1.764    u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X109Y137       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/Q
                         net (fo=2, routed)           0.117     1.939    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter[0]
    SLICE_X109Y136       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.986     2.200    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X109Y136       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[1]/C
                         clock pessimism             -0.506     1.694    
    SLICE_X109Y136       FDCE (Hold_fdce_C_D)         0.070     1.764    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/word_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/word_address_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.740%)  route 0.121ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.715     1.681    u3_eeprom_cntl/CLK
    SLICE_X110Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141     1.822 r  u3_eeprom_cntl/word_address_reg_reg[10]/Q
                         net (fo=2, routed)           0.121     1.944    u3_eeprom_cntl/p_1_in[2]
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.987     2.201    u3_eeprom_cntl/CLK
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[2]/C
                         clock pessimism             -0.486     1.715    
    SLICE_X107Y137       FDCE (Hold_fdce_C_D)         0.047     1.762    u3_eeprom_cntl/word_address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.521%)  route 0.108ns (43.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y134       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[2]/Q
                         net (fo=2, routed)           0.108     1.930    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter[2]
    SLICE_X110Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.988     2.202    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X110Y134       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]/C
                         clock pessimism             -0.509     1.693    
    SLICE_X110Y134       FDCE (Hold_fdce_C_D)         0.055     1.748    u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u2_uart_rx/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.444%)  route 0.129ns (40.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.704     1.670    u2_uart_rx/CLK
    SLICE_X106Y125       FDCE                                         r  u2_uart_rx/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y125       FDCE (Prop_fdce_C_Q)         0.141     1.811 r  u2_uart_rx/bit_cnt_reg[0]/Q
                         net (fo=8, routed)           0.129     1.940    u2_uart_rx/bit_cnt_reg__0[0]
    SLICE_X107Y125                                                    r  u2_uart_rx/bit_cnt[3]_i_1__0/I0
    SLICE_X107Y125       LUT5 (Prop_lut5_I0_O)        0.048     1.988 r  u2_uart_rx/bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.988    u2_uart_rx/bit_cnt[3]_i_1__0_n_0
    SLICE_X107Y125       FDCE                                         r  u2_uart_rx/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.975     2.189    u2_uart_rx/CLK
    SLICE_X107Y125       FDCE                                         r  u2_uart_rx/bit_cnt_reg[3]/C
                         clock pessimism             -0.506     1.683    
    SLICE_X107Y125       FDCE (Hold_fdce_C_D)         0.107     1.790    u2_uart_rx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u2_uart_rx/rx_reg3_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2_uart_rx/rx_reg4_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.401%)  route 0.122ns (42.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.705     1.671    u2_uart_rx/CLK
    SLICE_X108Y126       FDPE                                         r  u2_uart_rx/rx_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDPE (Prop_fdpe_C_Q)         0.164     1.835 r  u2_uart_rx/rx_reg3_reg/Q
                         net (fo=2, routed)           0.122     1.957    u2_uart_rx/rx_reg3
    SLICE_X109Y126       FDPE                                         r  u2_uart_rx/rx_reg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.976     2.190    u2_uart_rx/CLK
    SLICE_X109Y126       FDPE                                         r  u2_uart_rx/rx_reg4_reg/C
                         clock pessimism             -0.506     1.684    
    SLICE_X109Y126       FDPE (Hold_fdpe_C_D)         0.070     1.754    u2_uart_rx/rx_reg4_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.673%)  route 0.175ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X109Y137       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.996    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter[0]
    SLICE_X111Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.989     2.203    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X111Y135       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[0]/C
                         clock pessimism             -0.486     1.717    
    SLICE_X111Y135       FDCE (Hold_fdce_C_D)         0.070     1.787    u3_eeprom_cntl/u1_iic_master/iic_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/word_address_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/word_address_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.814%)  route 0.174ns (55.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/CLK
    SLICE_X110Y135       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/word_address_reg_reg[14]/Q
                         net (fo=2, routed)           0.174     1.995    u3_eeprom_cntl/p_1_in[6]
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.987     2.201    u3_eeprom_cntl/CLK
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[6]/C
                         clock pessimism             -0.486     1.715    
    SLICE_X107Y137       FDCE (Hold_fdce_C_D)         0.071     1.786    u3_eeprom_cntl/word_address_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u3_eeprom_cntl/word_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3_eeprom_cntl/word_address_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u3_eeprom_cntl/CLK
    SLICE_X110Y135       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     1.821 r  u3_eeprom_cntl/word_address_reg_reg[8]/Q
                         net (fo=2, routed)           0.173     1.995    u3_eeprom_cntl/p_1_in[0]
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.987     2.201    u3_eeprom_cntl/CLK
    SLICE_X107Y137       FDCE                                         r  u3_eeprom_cntl/word_address_reg_reg[0]/C
                         clock pessimism             -0.486     1.715    
    SLICE_X107Y137       FDCE (Hold_fdce_C_D)         0.070     1.785    u3_eeprom_cntl/word_address_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y135  FSM_sequential_fsm_c_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y136  FSM_sequential_fsm_c_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y134  eeprom_word_address_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y134  eeprom_word_address_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y134  eeprom_word_address_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y135  eeprom_word_address_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y135  eeprom_word_address_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y135  eeprom_word_address_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y133  eeprom_word_address_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y136  FSM_sequential_fsm_c_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y136  FSM_sequential_fsm_c_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y134  eeprom_word_address_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y134  eeprom_word_address_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y134  eeprom_word_address_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y135  eeprom_word_address_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y135  eeprom_word_address_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y135  eeprom_word_address_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y142  u3_eeprom_cntl/delay_cnts_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y137  u3_eeprom_cntl/delay_cnts_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y134  u3_eeprom_cntl/u2_sync_fifo/mem_reg[21][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y134  u3_eeprom_cntl/u2_sync_fifo/mem_reg[21][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y134  u3_eeprom_cntl/u2_sync_fifo/mem_reg[21][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y134  u3_eeprom_cntl/u2_sync_fifo/mem_reg[22][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y135  FSM_sequential_fsm_c_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y135  FSM_sequential_fsm_c_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y133  eeprom_word_address_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X103Y138  u1_uart_tx/baud_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y138  u1_uart_tx/baud_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X105Y138  u1_uart_tx/baud_cnt_reg[15]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 3.681ns (59.147%)  route 2.542ns (40.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.739     5.126    u1_uart_tx/CLK
    SLICE_X106Y137       FDPE                                         r  u1_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDPE (Prop_fdpe_C_Q)         0.379     5.505 r  u1_uart_tx/tx_reg/Q
                         net (fo=1, routed)           2.542     8.048    uart_tx_OBUF
    J15                                                               r  uart_tx_OBUF_inst/I
    J15                  OBUF (Prop_obuf_I_O)         3.302    11.350 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.350    uart_tx
    J15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3_eeprom_cntl/u1_iic_master/sda_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.145ns  (logic 3.647ns (70.889%)  route 1.498ns (29.111%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.743     5.130    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X113Y139       FDPE                                         r  u3_eeprom_cntl/u1_iic_master/sda_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDPE (Prop_fdpe_C_Q)         0.379     5.509 f  u3_eeprom_cntl/u1_iic_master/sda_out_reg/Q
                         net (fo=3, routed)           1.498     7.007    iic_sda_IOBUF_inst/T
    F17                                                               f  iic_sda_IOBUF_inst/OBUFT/T
    F17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.268    10.275 r  iic_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.275    iic_sda
    F17                                                               r  iic_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3_eeprom_cntl/u1_iic_master/scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 3.638ns (72.111%)  route 1.407ns (27.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.742     5.129    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X113Y138       FDPE                                         r  u3_eeprom_cntl/u1_iic_master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDPE (Prop_fdpe_C_Q)         0.379     5.508 r  u3_eeprom_cntl/u1_iic_master/scl_reg/Q
                         net (fo=5, routed)           1.407     6.915    iic_scl_OBUF
    E18                                                               r  iic_scl_OBUF_inst/I
    E18                  OBUF (Prop_obuf_I_O)         3.259    10.174 r  iic_scl_OBUF_inst/O
                         net (fo=0)                   0.000    10.174    iic_scl
    E18                                                               r  iic_scl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3_eeprom_cntl/u1_iic_master/sda_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 0.965ns (59.359%)  route 0.661ns (40.641%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.716     1.682    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X113Y139       FDPE                                         r  u3_eeprom_cntl/u1_iic_master/sda_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDPE (Prop_fdpe_C_Q)         0.141     1.823 r  u3_eeprom_cntl/u1_iic_master/sda_out_reg/Q
                         net (fo=3, routed)           0.661     2.484    iic_sda_IOBUF_inst/T
    F17                                                               r  iic_sda_IOBUF_inst/OBUFT/T
    F17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.308 r  iic_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.308    iic_sda
    F17                                                               r  iic_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3_eeprom_cntl/u1_iic_master/scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            iic_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.355ns (78.742%)  route 0.366ns (21.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.716     1.682    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X113Y138       FDPE                                         r  u3_eeprom_cntl/u1_iic_master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDPE (Prop_fdpe_C_Q)         0.141     1.823 r  u3_eeprom_cntl/u1_iic_master/scl_reg/Q
                         net (fo=5, routed)           0.366     2.189    iic_scl_OBUF
    E18                                                               r  iic_scl_OBUF_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.214     3.403 r  iic_scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.403    iic_scl
    E18                                                               r  iic_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.398ns (60.508%)  route 0.912ns (39.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.714     1.680    u1_uart_tx/CLK
    SLICE_X106Y137       FDPE                                         r  u1_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDPE (Prop_fdpe_C_Q)         0.141     1.821 r  u1_uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.912     2.734    uart_tx_OBUF
    J15                                                               r  uart_tx_OBUF_inst/I
    J15                  OBUF (Prop_obuf_I_O)         1.257     3.991 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.991    uart_tx
    J15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           234 Endpoints
Min Delay           234 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.554ns (26.571%)  route 4.293ns (73.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.784     5.847    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y137       FDCE                                         f  u1_uart_tx/baud_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y137       FDCE                                         r  u1_uart_tx/baud_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.554ns (27.089%)  route 4.182ns (72.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.672     5.735    u1_uart_tx/tx_en_reg_0
    SLICE_X105Y136       FDCE                                         f  u1_uart_tx/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X105Y136       FDCE                                         r  u1_uart_tx/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/bit_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.554ns (27.089%)  route 4.182ns (72.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.672     5.735    u1_uart_tx/tx_en_reg_0
    SLICE_X105Y136       FDCE                                         f  u1_uart_tx/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X105Y136       FDCE                                         r  u1_uart_tx/bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.554ns (27.647%)  route 4.066ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.556     5.619    u1_uart_tx/tx_en_reg_0
    SLICE_X103Y138       FDCE                                         f  u1_uart_tx/baud_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.500     4.641    u1_uart_tx/CLK
    SLICE_X103Y138       FDCE                                         r  u1_uart_tx/baud_cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u1_uart_tx/baud_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.508ns  (logic 1.554ns (28.208%)  route 3.954ns (71.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.510     2.958    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.105     3.063 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         2.444     5.508    u1_uart_tx/tx_en_reg_0
    SLICE_X105Y137       FDCE                                         f  u1_uart_tx/baud_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         1.501     4.642    u1_uart_tx/CLK
    SLICE_X105Y137       FDCE                                         r  u1_uart_tx/baud_cnt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_sda
                            (input port)
  Destination:            u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.552%)  route 0.443ns (68.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  iic_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_IOBUF_inst/IO
    F17                                                               r  iic_sda_IOBUF_inst/IBUF/I
    F17                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  iic_sda_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           0.443     0.647    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]_0[0]
    SLICE_X109Y137       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.987     2.201    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X109Y137       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]/C

Slack:                    inf
  Source:                 iic_sda
                            (input port)
  Destination:            u3_eeprom_cntl/u1_iic_master/iic_error_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.249ns (32.899%)  route 0.508ns (67.101%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  iic_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_IOBUF_inst/IO
    F17                                                               r  iic_sda_IOBUF_inst/IBUF/I
    F17                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  iic_sda_IOBUF_inst/IBUF/O
                         net (fo=2, routed)           0.508     0.713    u3_eeprom_cntl/u1_iic_master/rdata_reg_shifter_reg[0]_0[0]
    SLICE_X112Y138                                                    r  u3_eeprom_cntl/u1_iic_master/iic_error_i_1/I0
    SLICE_X112Y138       LUT6 (Prop_lut6_I0_O)        0.045     0.758 r  u3_eeprom_cntl/u1_iic_master/iic_error_i_1/O
                         net (fo=1, routed)           0.000     0.758    u3_eeprom_cntl/u1_iic_master/iic_error_i_1_n_0
    SLICE_X112Y138       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.992     2.206    u3_eeprom_cntl/u1_iic_master/CLK
    SLICE_X112Y138       FDCE                                         r  u3_eeprom_cntl/u1_iic_master/iic_error_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/rx_reg4_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.330ns (25.677%)  route 0.955ns (74.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.727     1.012    u3_eeprom_cntl/u1_iic_master/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.057 f  u3_eeprom_cntl/u1_iic_master/FSM_sequential_iic_fsm_c_s[2]_i_2/O
                         net (fo=115, routed)         0.229     1.285    u2_uart_rx/rx_reg4_reg_0
    SLICE_X109Y126       FDPE                                         f  u2_uart_rx/rx_reg4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.976     2.190    u2_uart_rx/CLK
    SLICE_X109Y126       FDPE                                         r  u2_uart_rx/rx_reg4_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.330ns (25.483%)  route 0.965ns (74.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.157     1.295    u2_uart_rx/rx_en_reg_0
    SLICE_X112Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X112Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.330ns (25.483%)  route 0.965ns (74.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.157     1.295    u2_uart_rx/rx_en_reg_0
    SLICE_X112Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X112Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            u2_uart_rx/rx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.254ns (19.564%)  route 1.045ns (80.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    T19                                                               r  uart_rx_IBUF_inst/I
    T19                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.300    u2_uart_rx/uart_rx_IBUF
    SLICE_X108Y126       FDPE                                         r  u2_uart_rx/rx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.976     2.190    u2_uart_rx/CLK
    SLICE_X108Y126       FDPE                                         r  u2_uart_rx/rx_reg_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.330ns (24.418%)  route 1.022ns (75.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.214     1.352    u2_uart_rx/rx_en_reg_0
    SLICE_X110Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X110Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.330ns (24.418%)  route 1.022ns (75.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.214     1.352    u2_uart_rx/rx_en_reg_0
    SLICE_X110Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X110Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.330ns (24.418%)  route 1.022ns (75.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.214     1.352    u2_uart_rx/rx_en_reg_0
    SLICE_X110Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X110Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u2_uart_rx/baud_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.330ns (24.418%)  route 1.022ns (75.582%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.093    u3_eeprom_cntl/u2_sync_fifo/sys_rst_n_IBUF
    SLICE_X112Y126                                                    r  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/I0
    SLICE_X112Y126       LUT1 (Prop_lut1_I0_O)        0.045     1.138 f  u3_eeprom_cntl/u2_sync_fifo/FSM_onehot_fsm_c_s[6]_i_2/O
                         net (fo=116, routed)         0.214     1.352    u2_uart_rx/rx_en_reg_0
    SLICE_X110Y125       FDCE                                         f  u2_uart_rx/baud_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  sys_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=487, routed)         0.978     2.192    u2_uart_rx/CLK
    SLICE_X110Y125       FDCE                                         r  u2_uart_rx/baud_cnt_reg[15]/C





