# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/qcom,adreno-530.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Adreno 5xx GPU

maintainers:
  - Rob Clark <robdclark@gmail.com>

description:
  Device tree bindings for Adreno 530 GPU.

select:
  properties:
    compatible:
      contains:
        enum: 
          - qcom,adreno-530.2
  required:
    - compatible

$ref: /schemas/display/msm/qcom,adreno-common.yaml#

properties:
  compatible:
    items:
      - enum:
          - qcom,adreno-530.2
      - const: qcom,adreno
  reg:
    items:
      - description: base address of GPU device

  reg-names:
    items:
      - const: kgsl_3d0_reg_memory

  clocks:
    items: 
      - description: GPU Core clock
      - description: GPU Interface clock
      - description: GPU Memory clock
      - description: GPU Memory Interface clock
      - description: GPU RBBM Timer for Adreno 5xx series

  clock-names:
    items:
      - const: core
      - const: iface
      - const: mem 
      - const: mem_iface
      - const: rbbmtimer

required:
  - clocks
  - clock-names

unevaluatedProperties: false

examples:
  - |
    // Example a5xx :

    #include <dt-bindings/clock/qcom,gcc-msm8996.h>
    #include <dt-bindings/clock/qcom,mmcc-msm8996.h>
    #include <dt-bindings/power/qcom-rpmpd.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interconnect/qcom,msm8996.h>
    
    reserved-memory {
        #address-cells = <2>;
        #size-cells = <2>;

        gpu_mem: memory@90f00000 {
            compatible = "shared-dma-pool";
            reg = <0x0 0x90f00000 0x0 0x100000>;
            no-map;
        };
    };

    gpu@b00000 {
        compatible = "qcom,adreno-530.2", "qcom,adreno";

        reg = <0x00b00000 0x3f000>;
        reg-names = "kgsl_3d0_reg_memory";

        interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>;
        
        clocks = <&mmcc GPU_GX_GFX3D_CLK>,
                 <&mmcc GPU_AHB_CLK>,
                 <&mmcc GPU_GX_RBBMTIMER_CLK>,
                 <&gcc GCC_BIMC_GFX_CLK>,
                 <&gcc GCC_MMSS_BIMC_GFX_CLK>;
        
        clock-names = "core",
                      "iface",
                      "rbbmtimer",
                      "mem",
                      "mem_iface";

        power-domains = <&mmcc GPU_GX_GDSC>;
        iommus = <&adreno_smmu 0>;

        nvmem-cells = <&speedbin_efuse>;
        nvmem-cell-names = "speed_bin";

        operating-points-v2 = <&gpu_opp_table>;

        interconnects = <&bimc MASTER_GRAPHICS_3D &bimc SLAVE_EBI_CH0>;
        interconnect-names = "gfx-mem";

        #cooling-cells = <2>;
        
        gpu_opp_table: opp-table {
            compatible = "operating-points-v2";

            opp-624000000 {
                opp-hz = /bits/ 64 <624000000>;
                opp-supported-hw = <0x09>;
            };

           opp-560000000 {
                opp-hz = /bits/ 64 <560000000>;
                opp-supported-hw = <0x0d>;
            };

            opp-510000000 {
                opp-hz = /bits/ 64 <510000000>;
                opp-supported-hw = <0xff>;
            };

            opp-401800000 {
                opp-hz = /bits/ 64 <401800000>;
                opp-supported-hw = <0xff>;
            };
            
            opp-315000000 {
                opp-hz = /bits/ 64 <315000000>;
                opp-supported-hw = <0xff>;
            };
            
            opp-214000000 {
                opp-hz = /bits/ 64 <214000000>;
                opp-supported-hw = <0xff>;
            };
            
            opp-133000000 {
                opp-hz = /bits/ 64 <133000000>;
                opp-supported-hw = <0xff>;
            };
        };

        zap-shader {
            memory-region = <&gpu_mem>;
        };
    };

