#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  6 21:07:04 2022
# Process ID: 64236
# Current directory: D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.runs/design_1_xil_vip_1_0_synth_1
# Command line: vivado.exe -log design_1_xil_vip_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xil_vip_1_0.tcl
# Log file: D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.runs/design_1_xil_vip_1_0_synth_1/design_1_xil_vip_1_0.vds
# Journal file: D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.runs/design_1_xil_vip_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_xil_vip_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xil_vip_1_0, cache-ID = 3aefd141ea0e1daf.
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 21:07:07 2022...
