<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SHA512H2 -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SHA512H2</h2><p>SHA512 hash update part 2</p>
      <p class="aml">This instruction takes the values from the three 128-bit source SIMD&amp;FP
registers and produces a 128-bit output value that combines the sigma0 and majority
functions of two iterations of the SHA512 computation. It returns this value to the
destination SIMD&amp;FP register.</p>
    
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_SHA512)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td colspan="4"/><td colspan="3"/><td colspan="2"/><td colspan="2"/><td colspan="5"/><td/><td class="droppedname">O</td><td colspan="2"/><td class="droppedname" colspan="2">opcode</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="SHA512H2_QQV_cryptosha512_3"/><p class="asm-code">SHA512H2  <a href="#Qd__2" title="Is the 128-bit name of the SIMD&amp;amp;FP source and destination register, encoded in the &quot;Rd&quot; field.">&lt;Qd></a>, <a href="#Qn" title="Is the 128-bit name of the second SIMD&amp;amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Qn></a>, <a href="#Vm__7" title="Is the name of the third SIMD&amp;amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Vm></a>.2D</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SHA512) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
constant integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qd></td><td><a id="Qd__2"/>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP source and destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qn></td><td><a id="Qn"/>
        
          <p class="aml">Is the 128-bit name of the second SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vm></td><td><a id="Vm__7"/>
        
          <p class="aml">Is the name of the third SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#AArch64.CheckFPAdvSIMDEnabled.0" title="function: AArch64.CheckFPAdvSIMDEnabled()">AArch64.CheckFPAdvSIMDEnabled</a>();

bits(128) Vtmp;
bits(64) NSigma0;
constant bits(128) x = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[n, 128];
constant bits(128) y = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[m, 128];
constant bits(128) w = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[d, 128];

NSigma0 =  <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(y&lt;63:0>, 28) EOR <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(y&lt;63:0>, 34) EOR <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(y&lt;63:0>, 39);
<ins>Vtmp&lt;127:64> =</ins><del>Vtmp&lt;127:64> = (x&lt;63:0> AND y&lt;127:64>) EOR (x&lt;63:0> AND y&lt;63:0>) EOR (y&lt;127:64> AND y&lt;63:0>);
Vtmp&lt;127:64> = (Vtmp&lt;127:64> + NSigma0 +  w&lt;127:64>);
NSigma0 =</del> <a href="shared_pseudocode.html#impl-shared.SHAmajority.3" title="function: bits(N) SHAmajority(bits(N) x, bits(N) y, bits(N) z)"><ins>SHAmajority</ins></a><ins>(x&lt;63:0>, y&lt;127:64>, y&lt;63:0>);
Vtmp&lt;127:64> = (Vtmp&lt;127:64> + NSigma0 +  w&lt;127:64>);
NSigma0 =  </ins><a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(Vtmp&lt;127:64>, 28) EOR <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a>(Vtmp&lt;127:64>, 34) EOR <a href="shared_pseudocode.html#impl-shared.ROR.2" title="function: bits(N) ROR(bits(N) x, integer shift)">ROR</a><ins>(Vtmp&lt;127:64>, 39);
Vtmp&lt;63:0> = </ins><a href="shared_pseudocode.html#impl-shared.SHAmajority.3" title="function: bits(N) SHAmajority(bits(N) x, bits(N) y, bits(N) z)"><ins>SHAmajority</ins></a><ins>(Vtmp&lt;127:64>, y&lt;63:0>, y&lt;127:64>);
</ins><del>(Vtmp&lt;127:64>, 39);
Vtmp&lt;63:0> =   ((Vtmp&lt;127:64> AND y&lt;63:0>) EOR (Vtmp&lt;127:64> AND y&lt;127:64>) EOR
                (y&lt;127:64> AND y&lt;63:0>));
</del>Vtmp&lt;63:0> =   (Vtmp&lt;63:0> + NSigma0 + w&lt;63:0>);

<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, ESize width] = bits(width) value">V</a>[d, 128] = Vtmp;</p></div>
  <h3>Operational information</h3>
    
      
        <p class="aml">If PSTATE.DIT is 1:</p>
        <ul>
          <li>
            The execution time of this instruction is independent of:<ul>
                <li>
                  The values of the data supplied in any of its registers.
                </li>
                <li>
                  The values of the NZCV flags.
                </li>
              </ul>
            
          </li>
          <li>
            The response of this instruction to asynchronous exceptions does not vary based on:<ul>
                <li>
                  The values of the data supplied in any of its registers.
                </li>
                <li>
                  The values of the NZCV flags.
                </li>
              </ul>
            
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs <ins>v2025-03_rel</ins><del>v2024-12_diff2</del>, pseudocode <ins>v2025-03_rel</ins><del>v2024-12_rel_diff_tag2</del>
      ; Build timestamp: <ins>2025-03-21T17</ins><del>2025-03-18T10</del>:<ins>41</ins><del>50</del>
    </p><p class="copyconf">
      Copyright Â© <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>
