{
  "module_name": "dcn30_mpc.h",
  "hash_id": "7dc68229f382d5bee985ab3fd097e052cf082092db6ada12d5cfdd6f1d801933",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_mpc.h",
  "human_readable_source": " \n\n#ifndef __DC_MPCC_DCN30_H__\n#define __DC_MPCC_DCN30_H__\n\n#include \"dcn20/dcn20_mpc.h\"\n\n#define MAX_RMU 3\n\n#define TO_DCN30_MPC(mpc_base) \\\n\tcontainer_of(mpc_base, struct dcn30_mpc, base)\n\n#ifdef SRII_MPC_RMU\n#undef SRII_MPC_RMU\n\n#define SRII_MPC_RMU(reg_name, block, id)\\\n\t.RMU##_##reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#endif\n\n\n#define MPC_REG_LIST_DCN3_0(inst)\\\n\tMPC_COMMON_REG_LIST_DCN1_0(inst),\\\n\tSRII(MPCC_TOP_GAIN, MPCC, inst),\\\n\tSRII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\\\n\tSRII(MPCC_BOT_GAIN_OUTSIDE, MPCC, inst),\\\n\tSRII(MPCC_MEM_PWR_CTRL, MPCC, inst),\\\n\tSRII(MPCC_OGAM_LUT_INDEX, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_LUT_DATA, MPCC_OGAM, inst), \\\n\tSRII(MPCC_GAMUT_REMAP_COEF_FORMAT, MPCC_OGAM, inst),\\\n\tSRII(MPCC_GAMUT_REMAP_MODE, MPCC_OGAM, inst),\\\n\tSRII(MPC_GAMUT_REMAP_C11_C12_A, MPCC_OGAM, inst),\\\n\tSRII(MPC_GAMUT_REMAP_C33_C34_A, MPCC_OGAM, inst),\\\n\tSRII(MPC_GAMUT_REMAP_C11_C12_B, MPCC_OGAM, inst),\\\n\tSRII(MPC_GAMUT_REMAP_C33_C34_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_SLOPE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_SLOPE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_SLOPE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL1_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_END_CNTL2_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_REGION_32_33, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_OFFSET_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_OFFSET_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_OFFSET_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_BASE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_BASE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMA_START_BASE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_SLOPE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_SLOPE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_SLOPE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL1_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_END_CNTL2_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_REGION_0_1, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_REGION_32_33, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_OFFSET_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_OFFSET_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_OFFSET_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_BASE_CNTL_B, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_BASE_CNTL_G, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_RAMB_START_BASE_CNTL_R, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_CONTROL, MPCC_OGAM, inst),\\\n\tSRII(MPCC_OGAM_LUT_CONTROL, MPCC_OGAM, inst)\n\n#define MPC_OUT_MUX_REG_LIST_DCN3_0(inst) \\\n\tMPC_OUT_MUX_COMMON_REG_LIST_DCN1_0(inst),\\\n\tSRII(CSC_MODE, MPC_OUT, inst),\\\n\tSRII(CSC_C11_C12_A, MPC_OUT, inst),\\\n\tSRII(CSC_C33_C34_A, MPC_OUT, inst),\\\n\tSRII(CSC_C11_C12_B, MPC_OUT, inst),\\\n\tSRII(CSC_C33_C34_B, MPC_OUT, inst),\\\n\tSRII(DENORM_CONTROL, MPC_OUT, inst),\\\n\tSRII(DENORM_CLAMP_G_Y, MPC_OUT, inst),\\\n\tSRII(DENORM_CLAMP_B_CB, MPC_OUT, inst), \\\n\tSR(MPC_OUT_CSC_COEF_FORMAT)\n\n#define MPC_RMU_GLOBAL_REG_LIST_DCN3AG \\\n\tSR(MPC_RMU_CONTROL),\\\n\tSR(MPC_RMU_MEM_PWR_CTRL)\n\n#define MPC_RMU_REG_LIST_DCN3AG(inst) \\\n\tSRII(SHAPER_CONTROL, MPC_RMU, inst),\\\n\tSRII(SHAPER_OFFSET_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_OFFSET_G, MPC_RMU, inst),\\\n\tSRII(SHAPER_OFFSET_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_SCALE_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_SCALE_G_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_LUT_INDEX, MPC_RMU, inst),\\\n\tSRII(SHAPER_LUT_DATA, MPC_RMU, inst),\\\n\tSRII(SHAPER_LUT_WRITE_EN_MASK, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_START_CNTL_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_START_CNTL_G, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_START_CNTL_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_END_CNTL_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_END_CNTL_G, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_END_CNTL_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_0_1, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_2_3, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_4_5, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_6_7, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_8_9, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_10_11, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_12_13, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_14_15, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_16_17, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_18_19, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_20_21, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_22_23, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_24_25, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_26_27, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_28_29, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_30_31, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMA_REGION_32_33, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_START_CNTL_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_START_CNTL_G, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_START_CNTL_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_END_CNTL_B, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_END_CNTL_G, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_END_CNTL_R, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_0_1, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_2_3, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_4_5, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_6_7, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_8_9, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_10_11, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_12_13, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_14_15, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_16_17, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_18_19, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_20_21, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_22_23, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_24_25, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_26_27, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_28_29, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_30_31, MPC_RMU, inst),\\\n\tSRII(SHAPER_RAMB_REGION_32_33, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_MODE, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_INDEX, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_DATA, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_DATA_30BIT, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_READ_WRITE_CONTROL, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_OUT_NORM_FACTOR, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_OUT_OFFSET_R, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_OUT_OFFSET_G, MPC_RMU, inst),\\\n\tSRII_MPC_RMU(3DLUT_OUT_OFFSET_B, MPC_RMU, inst)\n\n\n#define MPC_DWB_MUX_REG_LIST_DCN3_0(inst) \\\n\tSRII_DWB(DWB_MUX, MUX, MPC_DWB, inst)\n\n#define MPC_REG_VARIABLE_LIST_DCN3_0 \\\n\tMPC_REG_VARIABLE_LIST_DCN2_0 \\\n\tuint32_t DWB_MUX[MAX_DWB]; \\\n\tuint32_t MPCC_GAMUT_REMAP_COEF_FORMAT[MAX_MPCC]; \\\n\tuint32_t MPCC_GAMUT_REMAP_MODE[MAX_MPCC]; \\\n\tuint32_t MPC_GAMUT_REMAP_C11_C12_A[MAX_MPCC]; \\\n\tuint32_t MPC_GAMUT_REMAP_C33_C34_A[MAX_MPCC]; \\\n\tuint32_t MPC_GAMUT_REMAP_C11_C12_B[MAX_MPCC]; \\\n\tuint32_t MPC_GAMUT_REMAP_C33_C34_B[MAX_MPCC]; \\\n\tuint32_t MPC_RMU_CONTROL; \\\n\tuint32_t MPC_RMU_MEM_PWR_CTRL; \\\n\tuint32_t SHAPER_CONTROL[MAX_RMU]; \\\n\tuint32_t SHAPER_OFFSET_R[MAX_RMU]; \\\n\tuint32_t SHAPER_OFFSET_G[MAX_RMU]; \\\n\tuint32_t SHAPER_OFFSET_B[MAX_RMU]; \\\n\tuint32_t SHAPER_SCALE_R[MAX_RMU]; \\\n\tuint32_t SHAPER_SCALE_G_B[MAX_RMU]; \\\n\tuint32_t SHAPER_LUT_INDEX[MAX_RMU]; \\\n\tuint32_t SHAPER_LUT_DATA[MAX_RMU]; \\\n\tuint32_t SHAPER_LUT_WRITE_EN_MASK[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_START_CNTL_B[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_START_CNTL_G[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_START_CNTL_R[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_END_CNTL_B[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_END_CNTL_G[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_END_CNTL_R[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_0_1[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_2_3[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_4_5[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_6_7[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_8_9[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_10_11[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_12_13[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_14_15[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_16_17[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_18_19[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_20_21[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_22_23[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_24_25[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_26_27[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_28_29[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_30_31[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMA_REGION_32_33[MAX_RMU]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_BASE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_BASE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMA_START_BASE_CNTL_R[MAX_MPCC];\\\n\tuint32_t SHAPER_RAMB_START_CNTL_B[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_START_CNTL_G[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_START_CNTL_R[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_END_CNTL_B[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_END_CNTL_G[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_END_CNTL_R[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_0_1[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_2_3[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_4_5[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_6_7[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_8_9[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_10_11[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_12_13[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_14_15[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_16_17[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_18_19[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_20_21[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_22_23[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_24_25[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_26_27[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_28_29[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_30_31[MAX_RMU]; \\\n\tuint32_t SHAPER_RAMB_REGION_32_33[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_MODE[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_INDEX[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_DATA[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_DATA_30BIT[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_READ_WRITE_CONTROL[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_OUT_NORM_FACTOR[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_OUT_OFFSET_R[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_OUT_OFFSET_G[MAX_RMU]; \\\n\tuint32_t RMU_3DLUT_OUT_OFFSET_B[MAX_RMU]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_LUT_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_BASE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_BASE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_OGAM_RAMB_START_BASE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPC_OUT_CSC_COEF_FORMAT\n\n#define MPC_REG_VARIABLE_LIST_DCN32 \\\n\tuint32_t MPCC_MOVABLE_CM_LOCATION_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_SCALE_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_SCALE_G_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_LUT_INDEX[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_LUT_DATA[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_END_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_END_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_END_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_2_3[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_4_5[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_6_7[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_8_9[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_10_11[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_12_13[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_14_15[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_16_17[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_18_19[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_20_21[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_22_23[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_24_25[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_26_27[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_28_29[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_30_31[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMA_REGION_32_33[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_END_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_END_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_END_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_2_3[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_4_5[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_6_7[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_8_9[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_10_11[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_12_13[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_14_15[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_16_17[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_18_19[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_20_21[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_22_23[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_24_25[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_26_27[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_28_29[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_30_31[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_SHAPER_RAMB_REGION_32_33[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_MODE[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_INDEX[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_DATA[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_DATA_30BIT[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_READ_WRITE_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_OUT_NORM_FACTOR[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_OUT_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_OUT_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_3DLUT_OUT_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_LUT_INDEX[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_LUT_DATA[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_LUT_CONTROL[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL1_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL2_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL1_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL2_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL1_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_END_CNTL2_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_2_3[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_4_5[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_6_7[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_8_9[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_10_11[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_12_13[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_14_15[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_16_17[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_18_19[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_20_21[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_22_23[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_24_25[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_26_27[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_28_29[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_30_31[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMA_REGION_32_33[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL1_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL2_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL1_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL2_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL1_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_END_CNTL2_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_OFFSET_B[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_OFFSET_G[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_OFFSET_R[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_0_1[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_2_3[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_4_5[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_6_7[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_8_9[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_10_11[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_12_13[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_14_15[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_16_17[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_18_19[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_20_21[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_22_23[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_24_25[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_26_27[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_28_29[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_30_31[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_1DLUT_RAMB_REGION_32_33[MAX_MPCC]; \\\n\tuint32_t MPCC_MCM_MEM_PWR_CTRL[MAX_MPCC]\n\n#define MPC_COMMON_MASK_SH_LIST_DCN3_0(mask_sh) \\\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\\\n\tSF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MAX_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MIN_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MAX_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MIN_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MAX_B_CB, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MIN_B_CB, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT, MPCC_GAMUT_REMAP_COEF_FORMAT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C11_A, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C12_A, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL_DISABLE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_MODE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_COUNT, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU1_MUX, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX_STATUS, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU1_MUX_STATUS, mask_sh), \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B, MPCC_OGAM_RAMA_OFFSET_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G, MPCC_OGAM_RAMA_OFFSET_G, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R, MPCC_OGAM_RAMA_OFFSET_R, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_INDEX, MPCC_OGAM_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_PWL_DISABLE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_DBG, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_HOST_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_CONFIG_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_STATUS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_DATA, MPCC_OGAM_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_MODE, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_SIZE, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_MODE_CURRENT, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_RAM_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_30BIT_EN, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_CONFIG_STATUS, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_READ_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_INDEX, MPC_RMU_3DLUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA0, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA1, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA_30BIT, MPC_RMU_3DLUT_DATA_30BIT, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_LUT_MODE, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_LUT_MODE_CURRENT, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_R, MPC_RMU_SHAPER_OFFSET_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_G, MPC_RMU_SHAPER_OFFSET_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_B, MPC_RMU_SHAPER_OFFSET_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_R, MPC_RMU_SHAPER_SCALE_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_INDEX, MPC_RMU_SHAPER_LUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_DATA, MPC_RMU_SHAPER_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_SEL, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_CONFIG_STATUS, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(CUR_VUPDATE_LOCK_SET0, CUR_VUPDATE_LOCK_SET, mask_sh)\n\n\n#define MPC_COMMON_MASK_SH_LIST_DCN30(mask_sh) \\\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\\\n\tSF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MAX_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MIN_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MAX_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MIN_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MAX_B_CB, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MIN_B_CB, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT, MPCC_GAMUT_REMAP_COEF_FORMAT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C11_A, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C12_A, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL_DISABLE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_MODE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_COUNT, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU1_MUX, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX_STATUS, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU1_MUX_STATUS, mask_sh), \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B, MPCC_OGAM_RAMA_OFFSET_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G, MPCC_OGAM_RAMA_OFFSET_G, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R, MPCC_OGAM_RAMA_OFFSET_R, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_INDEX, MPCC_OGAM_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_PWL_DISABLE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_DBG, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_HOST_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_CONFIG_MODE, mask_sh),\\\n\t \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_DATA, MPCC_OGAM_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_MODE, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_SIZE, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_RAM_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_30BIT_EN, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_READ_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_INDEX, MPC_RMU_3DLUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA0, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA1, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA_30BIT, MPC_RMU_3DLUT_DATA_30BIT, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_LUT_MODE, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_SHAPER_OFFSET_R, MPC_RMU_SHAPER_OFFSET_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_G, MPC_RMU_SHAPER_OFFSET_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_B, MPC_RMU_SHAPER_OFFSET_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_R, MPC_RMU_SHAPER_SCALE_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_INDEX, MPC_RMU_SHAPER_LUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_DATA, MPC_RMU_SHAPER_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_SEL, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU1_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_MODE_CURRENT, mask_sh),\\\n\tSF(CUR_VUPDATE_LOCK_SET0, CUR_VUPDATE_LOCK_SET, mask_sh)\n\n\n#define MPC_REG_FIELD_LIST_DCN3_0(type) \\\n\tMPC_REG_FIELD_LIST_DCN2_0(type) \\\n\ttype MPC_DWB0_MUX;\\\n\ttype MPC_DWB0_MUX_STATUS;\\\n\ttype MPC_OUT_RATE_CONTROL;\\\n\ttype MPC_OUT_RATE_CONTROL_DISABLE;\\\n\ttype MPC_OUT_FLOW_CONTROL_MODE;\\\n\ttype MPC_OUT_FLOW_CONTROL_COUNT; \\\n\ttype MPCC_GAMUT_REMAP_MODE; \\\n\ttype MPCC_GAMUT_REMAP_MODE_CURRENT;\\\n\ttype MPCC_GAMUT_REMAP_COEF_FORMAT; \\\n\ttype MPCC_GAMUT_REMAP_C11_A; \\\n\ttype MPCC_GAMUT_REMAP_C12_A; \\\n\ttype MPC_RMU0_MUX; \\\n\ttype MPC_RMU1_MUX; \\\n\ttype MPC_RMU0_MUX_STATUS; \\\n\ttype MPC_RMU1_MUX_STATUS; \\\n\ttype MPC_RMU0_MEM_PWR_FORCE;\\\n\ttype MPC_RMU0_MEM_PWR_DIS;\\\n\ttype MPC_RMU0_MEM_LOW_PWR_MODE;\\\n\ttype MPC_RMU0_SHAPER_MEM_PWR_STATE;\\\n\ttype MPC_RMU0_3DLUT_MEM_PWR_STATE;\\\n\ttype MPC_RMU1_MEM_PWR_FORCE;\\\n\ttype MPC_RMU1_MEM_PWR_DIS;\\\n\ttype MPC_RMU1_MEM_LOW_PWR_MODE;\\\n\ttype MPC_RMU1_SHAPER_MEM_PWR_STATE;\\\n\ttype MPC_RMU1_3DLUT_MEM_PWR_STATE;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B; \\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_B;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_G;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_R;\\\n\ttype MPCC_OGAM_SELECT; \\\n\ttype MPCC_OGAM_PWL_DISABLE; \\\n\ttype MPCC_OGAM_MODE_CURRENT; \\\n\ttype MPCC_OGAM_SELECT_CURRENT; \\\n\ttype MPCC_OGAM_LUT_WRITE_COLOR_MASK; \\\n\ttype MPCC_OGAM_LUT_READ_COLOR_SEL; \\\n\ttype MPCC_OGAM_LUT_READ_DBG; \\\n\ttype MPCC_OGAM_LUT_HOST_SEL; \\\n\ttype MPCC_OGAM_LUT_CONFIG_MODE; \\\n\ttype MPCC_OGAM_LUT_STATUS; \\\n\ttype MPCC_OGAM_RAMA_START_BASE_CNTL_B;\\\n\ttype MPCC_OGAM_MEM_LOW_PWR_MODE;\\\n\ttype MPCC_OGAM_MEM_PWR_STATE;\\\n\ttype MPC_RMU_3DLUT_MODE; \\\n\ttype MPC_RMU_3DLUT_SIZE; \\\n\ttype MPC_RMU_3DLUT_MODE_CURRENT; \\\n\ttype MPC_RMU_3DLUT_WRITE_EN_MASK;\\\n\ttype MPC_RMU_3DLUT_RAM_SEL;\\\n\ttype MPC_RMU_3DLUT_30BIT_EN;\\\n\ttype MPC_RMU_3DLUT_CONFIG_STATUS;\\\n\ttype MPC_RMU_3DLUT_READ_SEL;\\\n\ttype MPC_RMU_3DLUT_INDEX;\\\n\ttype MPC_RMU_3DLUT_DATA0;\\\n\ttype MPC_RMU_3DLUT_DATA1;\\\n\ttype MPC_RMU_3DLUT_DATA_30BIT;\\\n\ttype MPC_RMU_SHAPER_LUT_MODE;\\\n\ttype MPC_RMU_SHAPER_LUT_MODE_CURRENT;\\\n\ttype MPC_RMU_SHAPER_OFFSET_R;\\\n\ttype MPC_RMU_SHAPER_OFFSET_G;\\\n\ttype MPC_RMU_SHAPER_OFFSET_B;\\\n\ttype MPC_RMU_SHAPER_SCALE_R;\\\n\ttype MPC_RMU_SHAPER_SCALE_G;\\\n\ttype MPC_RMU_SHAPER_SCALE_B;\\\n\ttype MPC_RMU_SHAPER_LUT_INDEX;\\\n\ttype MPC_RMU_SHAPER_LUT_DATA;\\\n\ttype MPC_RMU_SHAPER_LUT_WRITE_EN_MASK;\\\n\ttype MPC_RMU_SHAPER_LUT_WRITE_SEL;\\\n\ttype MPC_RMU_SHAPER_CONFIG_STATUS;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype MPC_RMU_SHAPER_MODE_CURRENT\n\n#define MPC_REG_FIELD_LIST_DCN32(type) \\\n\ttype MPCC_MOVABLE_CM_LOCATION_CNTL;\\\n\ttype MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT;\\\n\ttype MPCC_MCM_SHAPER_MEM_PWR_FORCE;\\\n\ttype MPCC_MCM_SHAPER_MEM_PWR_DIS;\\\n\ttype MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE;\\\n\ttype MPCC_MCM_3DLUT_MEM_PWR_FORCE;\\\n\ttype MPCC_MCM_3DLUT_MEM_PWR_DIS;\\\n\ttype MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE;\\\n\ttype MPCC_MCM_1DLUT_MEM_PWR_FORCE;\\\n\ttype MPCC_MCM_1DLUT_MEM_PWR_DIS;\\\n\ttype MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE;\\\n\ttype MPCC_MCM_SHAPER_MEM_PWR_STATE;\\\n\ttype MPCC_MCM_3DLUT_MEM_PWR_STATE;\\\n\ttype MPCC_MCM_1DLUT_MEM_PWR_STATE;\\\n\ttype MPCC_MCM_3DLUT_MODE; \\\n\ttype MPCC_MCM_3DLUT_SIZE; \\\n\ttype MPCC_MCM_3DLUT_MODE_CURRENT; \\\n\ttype MPCC_MCM_3DLUT_WRITE_EN_MASK;\\\n\ttype MPCC_MCM_3DLUT_RAM_SEL;\\\n\ttype MPCC_MCM_3DLUT_30BIT_EN;\\\n\ttype MPCC_MCM_3DLUT_CONFIG_STATUS;\\\n\ttype MPCC_MCM_3DLUT_READ_SEL;\\\n\ttype MPCC_MCM_3DLUT_INDEX;\\\n\ttype MPCC_MCM_3DLUT_DATA0;\\\n\ttype MPCC_MCM_3DLUT_DATA1;\\\n\ttype MPCC_MCM_3DLUT_DATA_30BIT;\\\n\ttype MPCC_MCM_SHAPER_LUT_MODE;\\\n\ttype MPCC_MCM_SHAPER_MODE_CURRENT;\\\n\ttype MPCC_MCM_SHAPER_OFFSET_R;\\\n\ttype MPCC_MCM_SHAPER_OFFSET_G;\\\n\ttype MPCC_MCM_SHAPER_OFFSET_B;\\\n\ttype MPCC_MCM_SHAPER_SCALE_R;\\\n\ttype MPCC_MCM_SHAPER_SCALE_G;\\\n\ttype MPCC_MCM_SHAPER_SCALE_B;\\\n\ttype MPCC_MCM_SHAPER_LUT_INDEX;\\\n\ttype MPCC_MCM_SHAPER_LUT_DATA;\\\n\ttype MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK;\\\n\ttype MPCC_MCM_SHAPER_LUT_WRITE_SEL;\\\n\ttype MPCC_MCM_SHAPER_CONFIG_STATUS;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype MPCC_MCM_1DLUT_MODE;\\\n\ttype MPCC_MCM_1DLUT_SELECT;\\\n\ttype MPCC_MCM_1DLUT_PWL_DISABLE;\\\n\ttype MPCC_MCM_1DLUT_MODE_CURRENT;\\\n\ttype MPCC_MCM_1DLUT_SELECT_CURRENT;\\\n\ttype MPCC_MCM_1DLUT_LUT_INDEX;\\\n\ttype MPCC_MCM_1DLUT_LUT_DATA;\\\n\ttype MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK;\\\n\ttype MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL;\\\n\ttype MPCC_MCM_1DLUT_LUT_READ_DBG;\\\n\ttype MPCC_MCM_1DLUT_LUT_HOST_SEL;\\\n\ttype MPCC_MCM_1DLUT_LUT_CONFIG_MODE;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_OFFSET_B;\\\n\ttype MPCC_MCM_1DLUT_RAMA_OFFSET_G;\\\n\ttype MPCC_MCM_1DLUT_RAMA_OFFSET_R;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS\n\n\n#define MPC_COMMON_MASK_SH_LIST_DCN303(mask_sh) \\\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\\\n\tSF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MAX_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MIN_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MAX_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MIN_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MAX_B_CB, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MIN_B_CB, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT, MPCC_GAMUT_REMAP_COEF_FORMAT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C11_A, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C12_A, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL_DISABLE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_MODE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_COUNT, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX, mask_sh), \\\n\tSF(MPC_RMU_CONTROL, MPC_RMU0_MUX_STATUS, mask_sh), \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B, MPCC_OGAM_RAMA_OFFSET_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G, MPCC_OGAM_RAMA_OFFSET_G, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R, MPCC_OGAM_RAMA_OFFSET_R, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_INDEX, MPCC_OGAM_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_PWL_DISABLE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_DBG, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_HOST_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_CONFIG_MODE, mask_sh),\\\n\t \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_DATA, MPCC_OGAM_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_MODE, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_MODE, MPC_RMU_3DLUT_SIZE, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_RAM_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_30BIT_EN, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_3DLUT_READ_WRITE_CONTROL, MPC_RMU_3DLUT_READ_SEL, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_INDEX, MPC_RMU_3DLUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA0, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA, MPC_RMU_3DLUT_DATA1, mask_sh),\\\n\tSF(MPC_RMU0_3DLUT_DATA_30BIT, MPC_RMU_3DLUT_DATA_30BIT, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_LUT_MODE, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_SHAPER_OFFSET_R, MPC_RMU_SHAPER_OFFSET_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_G, MPC_RMU_SHAPER_OFFSET_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_OFFSET_B, MPC_RMU_SHAPER_OFFSET_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_R, MPC_RMU_SHAPER_SCALE_R, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_G, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_SCALE_G_B, MPC_RMU_SHAPER_SCALE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_INDEX, MPC_RMU_SHAPER_LUT_INDEX, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_DATA, MPC_RMU_SHAPER_LUT_DATA, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_LUT_WRITE_EN_MASK, MPC_RMU_SHAPER_LUT_WRITE_SEL, mask_sh),\\\n\t \\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_START_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_END_CNTL_B, MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_RAMA_REGION_0_1, MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_RMU_MEM_PWR_CTRL, MPC_RMU0_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPC_RMU0_SHAPER_CONTROL, MPC_RMU_SHAPER_MODE_CURRENT, mask_sh),\\\n\tSF(CUR_VUPDATE_LOCK_SET0, CUR_VUPDATE_LOCK_SET, mask_sh)\n\n#define MPC_REG_FIELD_LIST_DCN3_03(type) \\\n\tMPC_REG_FIELD_LIST_DCN2_0(type) \\\n\ttype MPC_DWB0_MUX;\\\n\ttype MPC_DWB0_MUX_STATUS;\\\n\ttype MPC_OUT_RATE_CONTROL;\\\n\ttype MPC_OUT_RATE_CONTROL_DISABLE;\\\n\ttype MPC_OUT_FLOW_CONTROL_MODE;\\\n\ttype MPC_OUT_FLOW_CONTROL_COUNT; \\\n\ttype MPCC_GAMUT_REMAP_MODE; \\\n\ttype MPCC_GAMUT_REMAP_MODE_CURRENT;\\\n\ttype MPCC_GAMUT_REMAP_COEF_FORMAT; \\\n\ttype MPCC_GAMUT_REMAP_C11_A; \\\n\ttype MPCC_GAMUT_REMAP_C12_A; \\\n\ttype MPC_RMU0_MUX; \\\n\ttype MPC_RMU0_MUX_STATUS; \\\n\ttype MPC_RMU0_MEM_PWR_FORCE;\\\n\ttype MPC_RMU0_MEM_PWR_DIS;\\\n\ttype MPC_RMU0_MEM_LOW_PWR_MODE;\\\n\ttype MPC_RMU0_SHAPER_MEM_PWR_STATE;\\\n\ttype MPC_RMU0_3DLUT_MEM_PWR_STATE;\\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B; \\\n\ttype MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_B;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_G;\\\n\ttype MPCC_OGAM_RAMA_OFFSET_R;\\\n\ttype MPCC_OGAM_SELECT; \\\n\ttype MPCC_OGAM_PWL_DISABLE; \\\n\ttype MPCC_OGAM_MODE_CURRENT; \\\n\ttype MPCC_OGAM_SELECT_CURRENT; \\\n\ttype MPCC_OGAM_LUT_WRITE_COLOR_MASK; \\\n\ttype MPCC_OGAM_LUT_READ_COLOR_SEL; \\\n\ttype MPCC_OGAM_LUT_READ_DBG; \\\n\ttype MPCC_OGAM_LUT_HOST_SEL; \\\n\ttype MPCC_OGAM_LUT_CONFIG_MODE; \\\n\ttype MPCC_OGAM_LUT_STATUS; \\\n\ttype MPCC_OGAM_RAMA_START_BASE_CNTL_B;\\\n\ttype MPCC_OGAM_MEM_LOW_PWR_MODE;\\\n\ttype MPCC_OGAM_MEM_PWR_STATE;\\\n\ttype MPC_RMU_3DLUT_MODE; \\\n\ttype MPC_RMU_3DLUT_SIZE; \\\n\ttype MPC_RMU_3DLUT_MODE_CURRENT; \\\n\ttype MPC_RMU_3DLUT_WRITE_EN_MASK;\\\n\ttype MPC_RMU_3DLUT_RAM_SEL;\\\n\ttype MPC_RMU_3DLUT_30BIT_EN;\\\n\ttype MPC_RMU_3DLUT_CONFIG_STATUS;\\\n\ttype MPC_RMU_3DLUT_READ_SEL;\\\n\ttype MPC_RMU_3DLUT_INDEX;\\\n\ttype MPC_RMU_3DLUT_DATA0;\\\n\ttype MPC_RMU_3DLUT_DATA1;\\\n\ttype MPC_RMU_3DLUT_DATA_30BIT;\\\n\ttype MPC_RMU_SHAPER_LUT_MODE;\\\n\ttype MPC_RMU_SHAPER_LUT_MODE_CURRENT;\\\n\ttype MPC_RMU_SHAPER_OFFSET_R;\\\n\ttype MPC_RMU_SHAPER_OFFSET_G;\\\n\ttype MPC_RMU_SHAPER_OFFSET_B;\\\n\ttype MPC_RMU_SHAPER_SCALE_R;\\\n\ttype MPC_RMU_SHAPER_SCALE_G;\\\n\ttype MPC_RMU_SHAPER_SCALE_B;\\\n\ttype MPC_RMU_SHAPER_LUT_INDEX;\\\n\ttype MPC_RMU_SHAPER_LUT_DATA;\\\n\ttype MPC_RMU_SHAPER_LUT_WRITE_EN_MASK;\\\n\ttype MPC_RMU_SHAPER_LUT_WRITE_SEL;\\\n\ttype MPC_RMU_SHAPER_CONFIG_STATUS;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_START_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_END_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype MPC_RMU_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype MPC_RMU_SHAPER_MODE_CURRENT\n\nstruct dcn30_mpc_registers {\n\tMPC_REG_VARIABLE_LIST_DCN3_0;\n\tMPC_REG_VARIABLE_LIST_DCN32;\n};\n\nstruct dcn30_mpc_shift {\n\tMPC_REG_FIELD_LIST_DCN3_0(uint8_t);\n\tMPC_REG_FIELD_LIST_DCN32(uint8_t);\n};\n\nstruct dcn30_mpc_mask {\n\tMPC_REG_FIELD_LIST_DCN3_0(uint32_t);\n\tMPC_REG_FIELD_LIST_DCN32(uint32_t);\n};\n\nstruct dcn30_mpc {\n\tstruct mpc base;\n\n\tint mpcc_in_use_mask;\n\tint num_mpcc;\n\tconst struct dcn30_mpc_registers *mpc_regs;\n\tconst struct dcn30_mpc_shift *mpc_shift;\n\tconst struct dcn30_mpc_mask *mpc_mask;\n\tint num_rmu;\n};\n\nvoid dcn30_mpc_construct(struct dcn30_mpc *mpc30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_mpc_registers *mpc_regs,\n\tconst struct dcn30_mpc_shift *mpc_shift,\n\tconst struct dcn30_mpc_mask *mpc_mask,\n\tint num_mpcc,\n\tint num_rmu);\n\nbool mpc3_program_shaper(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t rmu_idx);\n\nbool mpc3_program_3dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct tetrahedral_params *params,\n\t\tint rmu_idx);\n\nuint32_t mpcc3_acquire_rmu(struct mpc *mpc,\n\t\tint mpcc_id, int rmu_idx);\n\nvoid mpc3_set_denorm(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tenum dc_color_depth output_depth);\n\nvoid mpc3_set_denorm_clamp(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tstruct mpc_denorm_clamp denorm_clamp);\n\nvoid mpc3_set_output_csc(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tconst uint16_t *regval,\n\tenum mpc_output_csc_mode ocsc_mode);\n\nvoid mpc3_set_ocsc_default(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tenum dc_color_space color_space,\n\tenum mpc_output_csc_mode ocsc_mode);\n\nvoid mpc3_set_output_gamma(\n\tstruct mpc *mpc,\n\tint mpcc_id,\n\tconst struct pwl_params *params);\n\nuint32_t mpc3_get_rmu_mux_status(\n\tstruct mpc *mpc,\n\tint rmu_idx);\n\nvoid mpc3_set_gamut_remap(\n\tstruct mpc *mpc,\n\tint mpcc_id,\n\tconst struct mpc_grph_gamut_adjustment *adjust);\n\nvoid mpc3_set_rmu_mux(\n\tstruct mpc *mpc,\n\tint rmu_idx,\n\tint value);\n\nvoid mpc3_set_dwb_mux(\n\tstruct mpc *mpc,\n\tint dwb_id,\n\tint mpcc_id);\n\nvoid mpc3_disable_dwb_mux(\n\tstruct mpc *mpc,\n\tint dwb_id);\n\nbool mpc3_is_dwb_idle(\n\tstruct mpc *mpc,\n\tint dwb_id);\n\nvoid mpc3_set_out_rate_control(\n\tstruct mpc *mpc,\n\tint opp_id,\n\tbool enable,\n\tbool rate_2x_mode,\n\tstruct mpc_dwb_flow_control *flow_control);\n\nvoid mpc3_power_on_ogam_lut(\n\tstruct mpc *mpc, int mpcc_id,\n\tbool power_on);\n\nvoid mpc3_init_mpcc(struct mpcc *mpcc, int mpcc_inst);\n\nenum dc_lut_mode mpc3_get_ogam_current(\n\tstruct mpc *mpc,\n\tint mpcc_id);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}