

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_70_6'
================================================================
* Date:           Sat Mar  9 22:44:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       58|      898|  1.160 us|  17.960 us|   58|  898|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_70_6  |       56|      896|        57|         56|          1|  1 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 56, depth = 58


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 56, D = 58, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 60 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i_2_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_2_cast"   --->   Operation 61 'read' 'i_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 62 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cov_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %cov"   --->   Operation 63 'read' 'cov_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln70_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln70"   --->   Operation 64 'read' 'zext_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln68"   --->   Operation 65 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln70_cast = zext i8 %zext_ln70_read"   --->   Operation 66 'zext' 'zext_ln70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i4 %zext_ln68_read"   --->   Operation 67 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %zext_ln68_cast, i64 %j"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_73_7"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [covariance_no_taffo.c:78]   --->   Operation 71 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.40ns)   --->   "%icmp_ln70 = icmp_eq  i64 %j_1, i64 16" [covariance_no_taffo.c:70]   --->   Operation 74 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %VITIS_LOOP_73_7.split, void %for.inc73.exitStub" [covariance_no_taffo.c:70]   --->   Operation 76 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_20 = trunc i64 %j_1" [covariance_no_taffo.c:78]   --->   Operation 77 'trunc' 'empty_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%empty_21 = add i62 %empty_20, i62 %zext_ln70_cast" [covariance_no_taffo.c:78]   --->   Operation 78 'add' 'empty_21' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %empty_21, i2 0" [covariance_no_taffo.c:78]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.81ns)   --->   "%empty_22 = add i64 %tmp_s, i64 %cov_read" [covariance_no_taffo.c:78]   --->   Operation 80 'add' 'empty_22' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_22, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 81 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %trunc_ln3" [covariance_no_taffo.c:75]   --->   Operation 82 'sext' 'sext_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln75" [covariance_no_taffo.c:75]   --->   Operation 83 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %j_1" [covariance_no_taffo.c:78]   --->   Operation 84 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i4.i2, i58 %trunc_ln78, i4 %i_2_cast_read, i2 0" [covariance_no_taffo.c:78]   --->   Operation 85 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln78 = add i64 %shl_ln3, i64 %cov_read" [covariance_no_taffo.c:78]   --->   Operation 86 'add' 'add_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln78, i32 2, i32 63" [covariance_no_taffo.c:78]   --->   Operation 87 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i62 %trunc_ln4" [covariance_no_taffo.c:78]   --->   Operation 88 'sext' 'sext_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln78" [covariance_no_taffo.c:78]   --->   Operation 89 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 427 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 90 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 90 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln75)   --->   "%shl_ln75 = shl i64 %j_1, i64 2" [covariance_no_taffo.c:75]   --->   Operation 91 'shl' 'shl_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln75 = add i64 %shl_ln75, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 92 'add' 'add_ln75' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 93 'partselect' 'trunc_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i62 %trunc_ln75_1" [covariance_no_taffo.c:75]   --->   Operation 94 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln75_1" [covariance_no_taffo.c:75]   --->   Operation 95 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 96 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 97 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln75_1 = add i62 %empty_20, i62 16" [covariance_no_taffo.c:75]   --->   Operation 98 'add' 'add_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_1, i2 0" [covariance_no_taffo.c:75]   --->   Operation 99 'bitconcatenate' 'shl_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.81ns)   --->   "%add_ln75_2 = add i64 %shl_ln75_1, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 100 'add' 'add_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_2, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 101 'partselect' 'trunc_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i62 %trunc_ln75_2" [covariance_no_taffo.c:75]   --->   Operation 102 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln75_2" [covariance_no_taffo.c:75]   --->   Operation 103 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 104 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 104 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 105 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 106 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln75_3 = add i62 %empty_20, i62 32" [covariance_no_taffo.c:75]   --->   Operation 107 'add' 'add_ln75_3' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_3, i2 0" [covariance_no_taffo.c:75]   --->   Operation 108 'bitconcatenate' 'shl_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln75_4 = add i64 %shl_ln75_2, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 109 'add' 'add_ln75_4' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_4, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 110 'partselect' 'trunc_ln75_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i62 %trunc_ln75_3" [covariance_no_taffo.c:75]   --->   Operation 111 'sext' 'sext_ln75_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln75_3" [covariance_no_taffo.c:75]   --->   Operation 112 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 113 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 113 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 114 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 114 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 115 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 116 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 116 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln75_5 = add i62 %empty_20, i62 48" [covariance_no_taffo.c:75]   --->   Operation 117 'add' 'add_ln75_5' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_5, i2 0" [covariance_no_taffo.c:75]   --->   Operation 118 'bitconcatenate' 'shl_ln75_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln75_6 = add i64 %shl_ln75_3, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 119 'add' 'add_ln75_6' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln75_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_6, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 120 'partselect' 'trunc_ln75_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i62 %trunc_ln75_4" [covariance_no_taffo.c:75]   --->   Operation 121 'sext' 'sext_ln75_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln75_4" [covariance_no_taffo.c:75]   --->   Operation 122 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 123 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 123 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 124 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 124 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 125 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 125 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 126 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 126 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 127 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 127 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln75_7 = add i62 %empty_20, i62 64" [covariance_no_taffo.c:75]   --->   Operation 128 'add' 'add_ln75_7' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_7, i2 0" [covariance_no_taffo.c:75]   --->   Operation 129 'bitconcatenate' 'shl_ln75_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.81ns)   --->   "%add_ln75_8 = add i64 %shl_ln75_4, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 130 'add' 'add_ln75_8' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln75_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_8, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 131 'partselect' 'trunc_ln75_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i62 %trunc_ln75_5" [covariance_no_taffo.c:75]   --->   Operation 132 'sext' 'sext_ln75_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln75_5" [covariance_no_taffo.c:75]   --->   Operation 133 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 134 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 134 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 135 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 136 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 137 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 138 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 138 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [7/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 139 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln75_9 = add i62 %empty_20, i62 80" [covariance_no_taffo.c:75]   --->   Operation 140 'add' 'add_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_9, i2 0" [covariance_no_taffo.c:75]   --->   Operation 141 'bitconcatenate' 'shl_ln75_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln75_10 = add i64 %shl_ln75_5, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 142 'add' 'add_ln75_10' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln75_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_10, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 143 'partselect' 'trunc_ln75_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i62 %trunc_ln75_6" [covariance_no_taffo.c:75]   --->   Operation 144 'sext' 'sext_ln75_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln75_6" [covariance_no_taffo.c:75]   --->   Operation 145 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 146 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:75]   --->   Operation 146 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 147 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 147 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 148 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 149 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 150 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [6/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 151 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [7/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 152 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 153 [1/1] (1.78ns)   --->   "%add_ln75_11 = add i62 %empty_20, i62 96" [covariance_no_taffo.c:75]   --->   Operation 153 'add' 'add_ln75_11' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_11, i2 0" [covariance_no_taffo.c:75]   --->   Operation 154 'bitconcatenate' 'shl_ln75_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln75_12 = add i64 %shl_ln75_6, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 155 'add' 'add_ln75_12' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln75_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_12, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 156 'partselect' 'trunc_ln75_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i62 %trunc_ln75_7" [covariance_no_taffo.c:75]   --->   Operation 157 'sext' 'sext_ln75_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln75_7" [covariance_no_taffo.c:75]   --->   Operation 158 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 159 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:75]   --->   Operation 159 'read' 'gmem_addr_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 160 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [covariance_no_taffo.c:75]   --->   Operation 160 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 161 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 161 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 162 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 162 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 163 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [5/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 164 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [6/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 165 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [7/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 166 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [1/1] (1.78ns)   --->   "%add_ln75_13 = add i62 %empty_20, i62 112" [covariance_no_taffo.c:75]   --->   Operation 167 'add' 'add_ln75_13' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_13, i2 0" [covariance_no_taffo.c:75]   --->   Operation 168 'bitconcatenate' 'shl_ln75_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.81ns)   --->   "%add_ln75_14 = add i64 %shl_ln75_7, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 169 'add' 'add_ln75_14' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln75_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_14, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 170 'partselect' 'trunc_ln75_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i62 %trunc_ln75_8" [covariance_no_taffo.c:75]   --->   Operation 171 'sext' 'sext_ln75_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln75_8" [covariance_no_taffo.c:75]   --->   Operation 172 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 173 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [covariance_no_taffo.c:75]   --->   Operation 173 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:75]   --->   Operation 174 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 175 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 176 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [4/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 177 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 178 [5/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 178 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [6/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 179 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [7/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 180 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln75_15 = add i62 %empty_20, i62 128" [covariance_no_taffo.c:75]   --->   Operation 181 'add' 'add_ln75_15' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_15, i2 0" [covariance_no_taffo.c:75]   --->   Operation 182 'bitconcatenate' 'shl_ln75_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln75_16 = add i64 %shl_ln75_8, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 183 'add' 'add_ln75_16' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln75_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_16, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 184 'partselect' 'trunc_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i62 %trunc_ln75_9" [covariance_no_taffo.c:75]   --->   Operation 185 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln75_9" [covariance_no_taffo.c:75]   --->   Operation 186 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %gmem_addr_1_read" [covariance_no_taffo.c:75]   --->   Operation 187 'bitcast' 'bitcast_ln75_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 188 [2/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln75_1, i32 %bitcast_ln75_1" [covariance_no_taffo.c:75]   --->   Operation 188 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [covariance_no_taffo.c:75]   --->   Operation 189 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 190 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:75]   --->   Operation 190 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 191 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 191 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 192 [3/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 192 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [4/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 193 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [5/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 194 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [6/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 195 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [7/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 196 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln75_17 = add i62 %empty_20, i62 144" [covariance_no_taffo.c:75]   --->   Operation 197 'add' 'add_ln75_17' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln75_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_17, i2 0" [covariance_no_taffo.c:75]   --->   Operation 198 'bitconcatenate' 'shl_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (1.81ns)   --->   "%add_ln75_18 = add i64 %shl_ln75_9, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 199 'add' 'add_ln75_18' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln75_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_18, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 200 'partselect' 'trunc_ln75_s' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i62 %trunc_ln75_s" [covariance_no_taffo.c:75]   --->   Operation 201 'sext' 'sext_ln75_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln75_10" [covariance_no_taffo.c:75]   --->   Operation 202 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 203 [1/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln75_1, i32 %bitcast_ln75_1" [covariance_no_taffo.c:75]   --->   Operation 203 'fmul' 'mul' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln75_2 = bitcast i32 %gmem_addr_2_read" [covariance_no_taffo.c:75]   --->   Operation 204 'bitcast' 'bitcast_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (8.46ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_2" [covariance_no_taffo.c:75]   --->   Operation 205 'fmul' 'mul_1' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:75]   --->   Operation 206 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [covariance_no_taffo.c:75]   --->   Operation 207 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [2/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 208 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [3/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 209 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [4/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 210 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [5/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 211 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [6/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 212 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 213 [7/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 213 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 214 [1/1] (1.78ns)   --->   "%add_ln75_19 = add i62 %empty_20, i62 160" [covariance_no_taffo.c:75]   --->   Operation 214 'add' 'add_ln75_19' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln75_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_19, i2 0" [covariance_no_taffo.c:75]   --->   Operation 215 'bitconcatenate' 'shl_ln75_s' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (1.81ns)   --->   "%add_ln75_20 = add i64 %shl_ln75_s, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 216 'add' 'add_ln75_20' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln75_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_20, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 217 'partselect' 'trunc_ln75_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i62 %trunc_ln75_10" [covariance_no_taffo.c:75]   --->   Operation 218 'sext' 'sext_ln75_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln75_11" [covariance_no_taffo.c:75]   --->   Operation 219 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %gmem_addr_read" [covariance_no_taffo.c:75]   --->   Operation 220 'bitcast' 'bitcast_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 221 [2/2] (13.1ns)   --->   "%add = fadd i32 %bitcast_ln75, i32 %mul" [covariance_no_taffo.c:75]   --->   Operation 221 'fadd' 'add' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/2] (8.46ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_2" [covariance_no_taffo.c:75]   --->   Operation 222 'fmul' 'mul_1' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln75_3 = bitcast i32 %gmem_addr_3_read" [covariance_no_taffo.c:75]   --->   Operation 223 'bitcast' 'bitcast_ln75_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 224 [2/2] (8.46ns)   --->   "%mul_2 = fmul i32 %bitcast_ln75_3, i32 %bitcast_ln75_3" [covariance_no_taffo.c:75]   --->   Operation 224 'fmul' 'mul_2' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [covariance_no_taffo.c:75]   --->   Operation 225 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [1/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [covariance_no_taffo.c:75]   --->   Operation 226 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [2/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 227 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [3/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 228 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 229 [4/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 229 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 230 [5/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 230 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 231 [6/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 231 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 232 [7/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 232 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 233 [1/1] (1.78ns)   --->   "%add_ln75_21 = add i62 %empty_20, i62 176" [covariance_no_taffo.c:75]   --->   Operation 233 'add' 'add_ln75_21' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln75_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_21, i2 0" [covariance_no_taffo.c:75]   --->   Operation 234 'bitconcatenate' 'shl_ln75_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (1.81ns)   --->   "%add_ln75_22 = add i64 %shl_ln75_10, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 235 'add' 'add_ln75_22' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln75_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_22, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 236 'partselect' 'trunc_ln75_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i62 %trunc_ln75_11" [covariance_no_taffo.c:75]   --->   Operation 237 'sext' 'sext_ln75_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln75_12" [covariance_no_taffo.c:75]   --->   Operation 238 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 239 [1/2] (13.1ns)   --->   "%add = fadd i32 %bitcast_ln75, i32 %mul" [covariance_no_taffo.c:75]   --->   Operation 239 'fadd' 'add' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/2] (8.46ns)   --->   "%mul_2 = fmul i32 %bitcast_ln75_3, i32 %bitcast_ln75_3" [covariance_no_taffo.c:75]   --->   Operation 240 'fmul' 'mul_2' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln75_4 = bitcast i32 %gmem_addr_4_read" [covariance_no_taffo.c:75]   --->   Operation 241 'bitcast' 'bitcast_ln75_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 242 [2/2] (8.46ns)   --->   "%mul_3 = fmul i32 %bitcast_ln75_4, i32 %bitcast_ln75_4" [covariance_no_taffo.c:75]   --->   Operation 242 'fmul' 'mul_3' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [covariance_no_taffo.c:75]   --->   Operation 243 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 244 [1/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [covariance_no_taffo.c:75]   --->   Operation 244 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 245 [2/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 245 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 246 [3/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 246 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 247 [4/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 247 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 248 [5/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 248 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 249 [6/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 249 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 250 [7/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 250 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 251 [1/1] (1.78ns)   --->   "%add_ln75_23 = add i62 %empty_20, i62 192" [covariance_no_taffo.c:75]   --->   Operation 251 'add' 'add_ln75_23' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln75_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_23, i2 0" [covariance_no_taffo.c:75]   --->   Operation 252 'bitconcatenate' 'shl_ln75_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (1.81ns)   --->   "%add_ln75_24 = add i64 %shl_ln75_11, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 253 'add' 'add_ln75_24' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln75_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_24, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 254 'partselect' 'trunc_ln75_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i62 %trunc_ln75_12" [covariance_no_taffo.c:75]   --->   Operation 255 'sext' 'sext_ln75_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln75_13" [covariance_no_taffo.c:75]   --->   Operation 256 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (1.78ns)   --->   "%add_ln75_25 = add i62 %empty_20, i62 208" [covariance_no_taffo.c:75]   --->   Operation 257 'add' 'add_ln75_25' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln75_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_25, i2 0" [covariance_no_taffo.c:75]   --->   Operation 258 'bitconcatenate' 'shl_ln75_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (1.81ns)   --->   "%add_ln75_26 = add i64 %shl_ln75_12, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 259 'add' 'add_ln75_26' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln75_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_26, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 260 'partselect' 'trunc_ln75_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i62 %trunc_ln75_13" [covariance_no_taffo.c:75]   --->   Operation 261 'sext' 'sext_ln75_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln75_14" [covariance_no_taffo.c:75]   --->   Operation 262 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (1.78ns)   --->   "%add_ln75_27 = add i62 %empty_20, i62 224" [covariance_no_taffo.c:75]   --->   Operation 263 'add' 'add_ln75_27' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln75_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_27, i2 0" [covariance_no_taffo.c:75]   --->   Operation 264 'bitconcatenate' 'shl_ln75_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (1.81ns)   --->   "%add_ln75_28 = add i64 %shl_ln75_13, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 265 'add' 'add_ln75_28' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln75_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_28, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 266 'partselect' 'trunc_ln75_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i62 %trunc_ln75_14" [covariance_no_taffo.c:75]   --->   Operation 267 'sext' 'sext_ln75_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln75_15" [covariance_no_taffo.c:75]   --->   Operation 268 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (1.78ns)   --->   "%add_ln75_29 = add i62 %empty_20, i62 240" [covariance_no_taffo.c:75]   --->   Operation 269 'add' 'add_ln75_29' <Predicate = (!icmp_ln70)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln75_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln75_29, i2 0" [covariance_no_taffo.c:75]   --->   Operation 270 'bitconcatenate' 'shl_ln75_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (1.81ns)   --->   "%add_ln75_30 = add i64 %shl_ln75_14, i64 %data_read" [covariance_no_taffo.c:75]   --->   Operation 271 'add' 'add_ln75_30' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln75_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_30, i32 2, i32 63" [covariance_no_taffo.c:75]   --->   Operation 272 'partselect' 'trunc_ln75_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i62 %trunc_ln75_15" [covariance_no_taffo.c:75]   --->   Operation 273 'sext' 'sext_ln75_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln75_16" [covariance_no_taffo.c:75]   --->   Operation 274 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 275 [2/2] (13.1ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [covariance_no_taffo.c:75]   --->   Operation 275 'fadd' 'add_1' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/2] (8.46ns)   --->   "%mul_3 = fmul i32 %bitcast_ln75_4, i32 %bitcast_ln75_4" [covariance_no_taffo.c:75]   --->   Operation 276 'fmul' 'mul_3' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln75_5 = bitcast i32 %gmem_addr_6_read" [covariance_no_taffo.c:75]   --->   Operation 277 'bitcast' 'bitcast_ln75_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 278 [2/2] (8.46ns)   --->   "%mul_4 = fmul i32 %bitcast_ln75_5, i32 %bitcast_ln75_5" [covariance_no_taffo.c:75]   --->   Operation 278 'fmul' 'mul_4' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [covariance_no_taffo.c:75]   --->   Operation 279 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 280 [1/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [covariance_no_taffo.c:75]   --->   Operation 280 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 281 [2/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 281 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 282 [3/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 282 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 283 [4/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 283 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 284 [5/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 284 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 285 [6/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 285 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 286 [7/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 286 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 287 [1/2] (13.1ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [covariance_no_taffo.c:75]   --->   Operation 287 'fadd' 'add_1' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/2] (8.46ns)   --->   "%mul_4 = fmul i32 %bitcast_ln75_5, i32 %bitcast_ln75_5" [covariance_no_taffo.c:75]   --->   Operation 288 'fmul' 'mul_4' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln75_6 = bitcast i32 %gmem_addr_7_read" [covariance_no_taffo.c:75]   --->   Operation 289 'bitcast' 'bitcast_ln75_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_17 : Operation 290 [2/2] (8.46ns)   --->   "%mul_5 = fmul i32 %bitcast_ln75_6, i32 %bitcast_ln75_6" [covariance_no_taffo.c:75]   --->   Operation 290 'fmul' 'mul_5' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [covariance_no_taffo.c:75]   --->   Operation 291 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 292 [1/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [covariance_no_taffo.c:75]   --->   Operation 292 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 293 [2/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 293 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 294 [3/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 294 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 295 [4/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 295 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 296 [5/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 296 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 297 [6/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 297 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 298 [7/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 298 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 299 [2/2] (13.1ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [covariance_no_taffo.c:75]   --->   Operation 299 'fadd' 'add_2' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/2] (8.46ns)   --->   "%mul_5 = fmul i32 %bitcast_ln75_6, i32 %bitcast_ln75_6" [covariance_no_taffo.c:75]   --->   Operation 300 'fmul' 'mul_5' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln75_7 = bitcast i32 %gmem_addr_8_read" [covariance_no_taffo.c:75]   --->   Operation 301 'bitcast' 'bitcast_ln75_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_18 : Operation 302 [2/2] (8.46ns)   --->   "%mul_6 = fmul i32 %bitcast_ln75_7, i32 %bitcast_ln75_7" [covariance_no_taffo.c:75]   --->   Operation 302 'fmul' 'mul_6' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [covariance_no_taffo.c:75]   --->   Operation 303 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 304 [1/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [covariance_no_taffo.c:75]   --->   Operation 304 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 305 [2/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 305 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 306 [3/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 306 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 307 [4/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 307 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 308 [5/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 308 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 309 [6/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 309 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 310 [7/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 310 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 311 [1/2] (13.1ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [covariance_no_taffo.c:75]   --->   Operation 311 'fadd' 'add_2' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/2] (8.46ns)   --->   "%mul_6 = fmul i32 %bitcast_ln75_7, i32 %bitcast_ln75_7" [covariance_no_taffo.c:75]   --->   Operation 312 'fmul' 'mul_6' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln75_8 = bitcast i32 %gmem_addr_9_read" [covariance_no_taffo.c:75]   --->   Operation 313 'bitcast' 'bitcast_ln75_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_19 : Operation 314 [2/2] (8.46ns)   --->   "%mul_7 = fmul i32 %bitcast_ln75_8, i32 %bitcast_ln75_8" [covariance_no_taffo.c:75]   --->   Operation 314 'fmul' 'mul_7' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [covariance_no_taffo.c:75]   --->   Operation 315 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 316 [1/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [covariance_no_taffo.c:75]   --->   Operation 316 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 317 [2/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 317 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 318 [3/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 318 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 319 [4/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 319 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 320 [5/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 320 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 321 [6/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 321 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 322 [7/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 322 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 323 [2/2] (13.1ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [covariance_no_taffo.c:75]   --->   Operation 323 'fadd' 'add_3' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/2] (8.46ns)   --->   "%mul_7 = fmul i32 %bitcast_ln75_8, i32 %bitcast_ln75_8" [covariance_no_taffo.c:75]   --->   Operation 324 'fmul' 'mul_7' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln75_9 = bitcast i32 %gmem_addr_10_read" [covariance_no_taffo.c:75]   --->   Operation 325 'bitcast' 'bitcast_ln75_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_20 : Operation 326 [2/2] (8.46ns)   --->   "%mul_8 = fmul i32 %bitcast_ln75_9, i32 %bitcast_ln75_9" [covariance_no_taffo.c:75]   --->   Operation 326 'fmul' 'mul_8' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [covariance_no_taffo.c:75]   --->   Operation 327 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [1/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [covariance_no_taffo.c:75]   --->   Operation 328 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [2/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 329 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 330 [3/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 330 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 331 [4/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 331 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 332 [5/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 332 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 333 [6/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 333 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 334 [1/2] (13.1ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [covariance_no_taffo.c:75]   --->   Operation 334 'fadd' 'add_3' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/2] (8.46ns)   --->   "%mul_8 = fmul i32 %bitcast_ln75_9, i32 %bitcast_ln75_9" [covariance_no_taffo.c:75]   --->   Operation 335 'fmul' 'mul_8' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln75_10 = bitcast i32 %gmem_addr_11_read" [covariance_no_taffo.c:75]   --->   Operation 336 'bitcast' 'bitcast_ln75_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_21 : Operation 337 [2/2] (8.46ns)   --->   "%mul_9 = fmul i32 %bitcast_ln75_10, i32 %bitcast_ln75_10" [covariance_no_taffo.c:75]   --->   Operation 337 'fmul' 'mul_9' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [covariance_no_taffo.c:75]   --->   Operation 338 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [1/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [covariance_no_taffo.c:75]   --->   Operation 339 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [2/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 340 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [3/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 341 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 342 [4/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 342 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 343 [5/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 343 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 344 [2/2] (13.1ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [covariance_no_taffo.c:75]   --->   Operation 344 'fadd' 'add_4' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [1/2] (8.46ns)   --->   "%mul_9 = fmul i32 %bitcast_ln75_10, i32 %bitcast_ln75_10" [covariance_no_taffo.c:75]   --->   Operation 345 'fmul' 'mul_9' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln75_11 = bitcast i32 %gmem_addr_12_read" [covariance_no_taffo.c:75]   --->   Operation 346 'bitcast' 'bitcast_ln75_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_22 : Operation 347 [2/2] (8.46ns)   --->   "%mul_s = fmul i32 %bitcast_ln75_11, i32 %bitcast_ln75_11" [covariance_no_taffo.c:75]   --->   Operation 347 'fmul' 'mul_s' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [covariance_no_taffo.c:75]   --->   Operation 348 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 349 [1/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [covariance_no_taffo.c:75]   --->   Operation 349 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 350 [2/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 350 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [3/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 351 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 352 [4/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 352 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 353 [1/2] (13.1ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul_4" [covariance_no_taffo.c:75]   --->   Operation 353 'fadd' 'add_4' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/2] (8.46ns)   --->   "%mul_s = fmul i32 %bitcast_ln75_11, i32 %bitcast_ln75_11" [covariance_no_taffo.c:75]   --->   Operation 354 'fmul' 'mul_s' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%bitcast_ln75_12 = bitcast i32 %gmem_addr_13_read" [covariance_no_taffo.c:75]   --->   Operation 355 'bitcast' 'bitcast_ln75_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_23 : Operation 356 [2/2] (8.46ns)   --->   "%mul_10 = fmul i32 %bitcast_ln75_12, i32 %bitcast_ln75_12" [covariance_no_taffo.c:75]   --->   Operation 356 'fmul' 'mul_10' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [covariance_no_taffo.c:75]   --->   Operation 357 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 358 [1/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [covariance_no_taffo.c:75]   --->   Operation 358 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 359 [2/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 359 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 360 [3/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 360 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 361 [2/2] (13.1ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [covariance_no_taffo.c:75]   --->   Operation 361 'fadd' 'add_5' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/2] (8.46ns)   --->   "%mul_10 = fmul i32 %bitcast_ln75_12, i32 %bitcast_ln75_12" [covariance_no_taffo.c:75]   --->   Operation 362 'fmul' 'mul_10' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln75_13 = bitcast i32 %gmem_addr_14_read" [covariance_no_taffo.c:75]   --->   Operation 363 'bitcast' 'bitcast_ln75_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_24 : Operation 364 [2/2] (8.46ns)   --->   "%mul_11 = fmul i32 %bitcast_ln75_13, i32 %bitcast_ln75_13" [covariance_no_taffo.c:75]   --->   Operation 364 'fmul' 'mul_11' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [covariance_no_taffo.c:75]   --->   Operation 365 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 366 [1/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [covariance_no_taffo.c:75]   --->   Operation 366 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 367 [2/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 367 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 368 [1/2] (13.1ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul_5" [covariance_no_taffo.c:75]   --->   Operation 368 'fadd' 'add_5' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [1/2] (8.46ns)   --->   "%mul_11 = fmul i32 %bitcast_ln75_13, i32 %bitcast_ln75_13" [covariance_no_taffo.c:75]   --->   Operation 369 'fmul' 'mul_11' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln75_14 = bitcast i32 %gmem_addr_15_read" [covariance_no_taffo.c:75]   --->   Operation 370 'bitcast' 'bitcast_ln75_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_25 : Operation 371 [2/2] (8.46ns)   --->   "%mul_12 = fmul i32 %bitcast_ln75_14, i32 %bitcast_ln75_14" [covariance_no_taffo.c:75]   --->   Operation 371 'fmul' 'mul_12' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [covariance_no_taffo.c:75]   --->   Operation 372 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 373 [1/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [covariance_no_taffo.c:75]   --->   Operation 373 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 374 [2/2] (13.1ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [covariance_no_taffo.c:75]   --->   Operation 374 'fadd' 'add_6' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/2] (8.46ns)   --->   "%mul_12 = fmul i32 %bitcast_ln75_14, i32 %bitcast_ln75_14" [covariance_no_taffo.c:75]   --->   Operation 375 'fmul' 'mul_12' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln75_15 = bitcast i32 %gmem_addr_16_read" [covariance_no_taffo.c:75]   --->   Operation 376 'bitcast' 'bitcast_ln75_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_26 : Operation 377 [2/2] (8.46ns)   --->   "%mul_13 = fmul i32 %bitcast_ln75_15, i32 %bitcast_ln75_15" [covariance_no_taffo.c:75]   --->   Operation 377 'fmul' 'mul_13' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 378 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [covariance_no_taffo.c:75]   --->   Operation 378 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 379 [1/2] (13.1ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul_6" [covariance_no_taffo.c:75]   --->   Operation 379 'fadd' 'add_6' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/2] (8.46ns)   --->   "%mul_13 = fmul i32 %bitcast_ln75_15, i32 %bitcast_ln75_15" [covariance_no_taffo.c:75]   --->   Operation 380 'fmul' 'mul_13' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln75_16 = bitcast i32 %gmem_addr_17_read" [covariance_no_taffo.c:75]   --->   Operation 381 'bitcast' 'bitcast_ln75_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_27 : Operation 382 [2/2] (8.46ns)   --->   "%mul_14 = fmul i32 %bitcast_ln75_16, i32 %bitcast_ln75_16" [covariance_no_taffo.c:75]   --->   Operation 382 'fmul' 'mul_14' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 383 [2/2] (13.1ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [covariance_no_taffo.c:75]   --->   Operation 383 'fadd' 'add_7' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 384 [1/2] (8.46ns)   --->   "%mul_14 = fmul i32 %bitcast_ln75_16, i32 %bitcast_ln75_16" [covariance_no_taffo.c:75]   --->   Operation 384 'fmul' 'mul_14' <Predicate = (!icmp_ln70)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 385 [1/2] (13.1ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul_7" [covariance_no_taffo.c:75]   --->   Operation 385 'fadd' 'add_7' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 386 [2/2] (13.1ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [covariance_no_taffo.c:75]   --->   Operation 386 'fadd' 'add_8' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 387 [1/2] (13.1ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul_8" [covariance_no_taffo.c:75]   --->   Operation 387 'fadd' 'add_8' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 388 [2/2] (13.1ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [covariance_no_taffo.c:75]   --->   Operation 388 'fadd' 'add_9' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 389 [1/2] (13.1ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul_9" [covariance_no_taffo.c:75]   --->   Operation 389 'fadd' 'add_9' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 390 [2/2] (13.1ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [covariance_no_taffo.c:75]   --->   Operation 390 'fadd' 'add_s' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 391 [1/2] (13.1ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul_s" [covariance_no_taffo.c:75]   --->   Operation 391 'fadd' 'add_s' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 392 [2/2] (13.1ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [covariance_no_taffo.c:75]   --->   Operation 392 'fadd' 'add_10' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 393 [1/2] (13.1ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul_10" [covariance_no_taffo.c:75]   --->   Operation 393 'fadd' 'add_10' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 394 [2/2] (13.1ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [covariance_no_taffo.c:75]   --->   Operation 394 'fadd' 'add_11' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 395 [1/2] (13.1ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul_11" [covariance_no_taffo.c:75]   --->   Operation 395 'fadd' 'add_11' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 396 [2/2] (13.1ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [covariance_no_taffo.c:75]   --->   Operation 396 'fadd' 'add_12' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 397 [1/2] (13.1ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul_12" [covariance_no_taffo.c:75]   --->   Operation 397 'fadd' 'add_12' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 398 [2/2] (13.1ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [covariance_no_taffo.c:75]   --->   Operation 398 'fadd' 'add_13' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 399 [1/2] (13.1ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul_13" [covariance_no_taffo.c:75]   --->   Operation 399 'fadd' 'add_13' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 400 [2/2] (13.1ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [covariance_no_taffo.c:75]   --->   Operation 400 'fadd' 'add_14' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 401 [1/2] (13.1ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul_14" [covariance_no_taffo.c:75]   --->   Operation 401 'fadd' 'add_14' <Predicate = (!icmp_ln70)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.7>
ST_46 : Operation 402 [6/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 402 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.7>
ST_47 : Operation 403 [5/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 403 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.7>
ST_48 : Operation 404 [4/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 404 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 405 [3/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 405 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.7>
ST_50 : Operation 406 [2/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 406 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 407 [1/6] (12.7ns)   --->   "%div1 = fdiv i32 %add_14, i32 15" [covariance_no_taffo.c:77]   --->   Operation 407 'fdiv' 'div1' <Predicate = (!icmp_ln70)> <Delay = 12.7> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 408 [1/1] (14.6ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [covariance_no_taffo.c:77]   --->   Operation 408 'writereq' 'gmem_addr_4_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %div1" [covariance_no_taffo.c:77]   --->   Operation 409 'bitcast' 'bitcast_ln77' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_52 : Operation 410 [1/1] (14.6ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln77, i4 15" [covariance_no_taffo.c:77]   --->   Operation 410 'write' 'write_ln77' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 411 [1/1] (14.6ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [covariance_no_taffo.c:78]   --->   Operation 411 'writereq' 'gmem_addr_5_req' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 412 [5/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:77]   --->   Operation 412 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 413 [1/1] (14.6ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_5, i32 %bitcast_ln77, i4 15" [covariance_no_taffo.c:78]   --->   Operation 413 'write' 'write_ln78' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 414 [4/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:77]   --->   Operation 414 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 415 [5/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [covariance_no_taffo.c:78]   --->   Operation 415 'writeresp' 'gmem_addr_5_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 416 [3/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:77]   --->   Operation 416 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 417 [4/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [covariance_no_taffo.c:78]   --->   Operation 417 'writeresp' 'gmem_addr_5_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 418 [2/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:77]   --->   Operation 418 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 419 [3/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [covariance_no_taffo.c:78]   --->   Operation 419 'writeresp' 'gmem_addr_5_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 420 [1/5] (14.6ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [covariance_no_taffo.c:77]   --->   Operation 420 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 421 [2/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [covariance_no_taffo.c:78]   --->   Operation 421 'writeresp' 'gmem_addr_5_resp' <Predicate = (!icmp_ln70)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 422 [1/1] (1.81ns)   --->   "%add_ln70 = add i64 %j_1, i64 1" [covariance_no_taffo.c:70]   --->   Operation 422 'add' 'add_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 423 [1/1] (0.84ns)   --->   "%store_ln70 = store i64 %add_ln70, i64 %j" [covariance_no_taffo.c:70]   --->   Operation 423 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.84>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [covariance_no_taffo.c:29]   --->   Operation 424 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 425 [1/5] (14.6ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5" [covariance_no_taffo.c:78]   --->   Operation 425 'writeresp' 'gmem_addr_5_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln70 = br void %VITIS_LOOP_73_7" [covariance_no_taffo.c:70]   --->   Operation 426 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln68_cast' on local variable 'j' [16]  (0.844 ns)

 <State 2>: 3.6ns
The critical path consists of the following:
	'load' operation ('j', covariance_no_taffo.c:78) on local variable 'j' [19]  (0 ns)
	'add' operation ('empty_21', covariance_no_taffo.c:78) [28]  (1.78 ns)
	'add' operation ('empty_22', covariance_no_taffo.c:78) [30]  (1.81 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [34]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [35]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [43]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [54]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [65]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [76]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [87]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [98]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [109]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [120]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [131]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [142]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [153]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [164]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [175]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [186]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [197]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', covariance_no_taffo.c:75) on port 'gmem' (covariance_no_taffo.c:75) [208]  (14.6 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_6', covariance_no_taffo.c:75) [112]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_7', covariance_no_taffo.c:75) [123]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_7', covariance_no_taffo.c:75) [123]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_8', covariance_no_taffo.c:75) [134]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_8', covariance_no_taffo.c:75) [134]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_9', covariance_no_taffo.c:75) [145]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_9', covariance_no_taffo.c:75) [145]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_s', covariance_no_taffo.c:75) [156]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_s', covariance_no_taffo.c:75) [156]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_10', covariance_no_taffo.c:75) [167]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_10', covariance_no_taffo.c:75) [167]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_11', covariance_no_taffo.c:75) [178]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_11', covariance_no_taffo.c:75) [178]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_12', covariance_no_taffo.c:75) [189]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_12', covariance_no_taffo.c:75) [189]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_13', covariance_no_taffo.c:75) [200]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_13', covariance_no_taffo.c:75) [200]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_14', covariance_no_taffo.c:75) [211]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_14', covariance_no_taffo.c:75) [211]  (13.1 ns)

 <State 46>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div1', covariance_no_taffo.c:77) [212]  (12.8 ns)

 <State 47>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div1', covariance_no_taffo.c:77) [212]  (12.8 ns)

 <State 48>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div1', covariance_no_taffo.c:77) [212]  (12.8 ns)

 <State 49>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div1', covariance_no_taffo.c:77) [212]  (12.8 ns)

 <State 50>: 12.8ns
The critical path consists of the following:
	'fdiv' operation ('div1', covariance_no_taffo.c:77) [212]  (12.8 ns)

 <State 51>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_4_req', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [214]  (14.6 ns)

 <State 52>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln77', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [215]  (14.6 ns)

 <State 53>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [216]  (14.6 ns)

 <State 54>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [216]  (14.6 ns)

 <State 55>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [216]  (14.6 ns)

 <State 56>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [216]  (14.6 ns)

 <State 57>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_4_resp', covariance_no_taffo.c:77) on port 'gmem' (covariance_no_taffo.c:77) [216]  (14.6 ns)

 <State 58>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_5_resp', covariance_no_taffo.c:78) on port 'gmem' (covariance_no_taffo.c:78) [225]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
