INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CE409/ASIC-Verification-Methodology/Router/Router.srcs/sim_1/new/router_io.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CE409/ASIC-Verification-Methodology/routerwithoop/routerwithoop.srcs/sources_1/new/testwithclass.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/CE409/ASIC-Verification-Methodology/Router/Router.srcs/sim_1/new/router_test_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router_test_top
