0 1 1 fig
1 2 2 .
2 3 3 4
3 4 4 shows
4 5 5 a
5 6 6 basic
6 7 7 cell
7 8 8 layout
8 9 9 for
9 10 10 a
10 11 11 conventional
11 12 12 cmos
12 13 13 gate
13 14 14 array
14 15 15 .
15
