#! /home1/c/cis571/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis571/tools/lib64/ivl/system.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/va_math.vpi";
S_0x15210e0 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x1559d60_0 .var "clk", 0 0;
v0x1559e20_0 .var/i "errors", 31 0;
v0x1559f00_0 .var "expected_rs_A", 15 0;
v0x1559ff0_0 .var "expected_rs_B", 15 0;
v0x155a0d0_0 .var "expected_rt_A", 15 0;
v0x155a200_0 .var "expected_rt_B", 15 0;
v0x155a2e0_0 .var "gwe", 0 0;
v0x155a380_0 .var/i "input_file", 31 0;
v0x155a460_0 .var/i "output_file", 31 0;
v0x155a540_0 .var "rd_A", 2 0;
v0x155a600_0 .var "rd_B", 2 0;
v0x155a6d0_0 .var "rs_A", 2 0;
v0x155a7a0_0 .var "rs_B", 2 0;
v0x155a870_0 .net "rs_data_A", 15 0, L_0x1562c90;  1 drivers
v0x155a940_0 .net "rs_data_B", 15 0, L_0x15634d0;  1 drivers
v0x155aa10_0 .var "rst", 0 0;
v0x155aab0_0 .var "rt_A", 2 0;
v0x155ac90_0 .var "rt_B", 2 0;
v0x155ad60_0 .net "rt_data_A", 15 0, L_0x1563d90;  1 drivers
v0x155ae30_0 .net "rt_data_B", 15 0, L_0x15646c0;  1 drivers
v0x155af00_0 .var/i "tests", 31 0;
v0x155afc0_0 .var "wdata_A", 15 0;
v0x155b0b0_0 .var "wdata_B", 15 0;
v0x155b180_0 .var "wen_A", 0 0;
v0x155b250_0 .var "wen_B", 0 0;
S_0x151ecb0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x15210e0;
 .timescale -9 -12;
v0x150db30_0 .var "actual", 31 0;
v0x1509230_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x1509230_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x150db30_0 {0 0 0};
    %end;
S_0x1549590 .scope module, "regfile_ss" "lc4_regfile_ss" 2 54, 4 18 0, S_0x15210e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs_A";
    .port_info 4 /OUTPUT 16 "o_rs_data_A";
    .port_info 5 /INPUT 3 "i_rt_A";
    .port_info 6 /OUTPUT 16 "o_rt_data_A";
    .port_info 7 /INPUT 3 "i_rs_B";
    .port_info 8 /OUTPUT 16 "o_rs_data_B";
    .port_info 9 /INPUT 3 "i_rt_B";
    .port_info 10 /OUTPUT 16 "o_rt_data_B";
    .port_info 11 /INPUT 3 "i_rd_A";
    .port_info 12 /INPUT 16 "i_wdata_A";
    .port_info 13 /INPUT 1 "i_rd_we_A";
    .port_info 14 /INPUT 3 "i_rd_B";
    .port_info 15 /INPUT 16 "i_wdata_B";
    .port_info 16 /INPUT 1 "i_rd_we_B";
P_0x1549790 .param/l "n" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x1562770 .functor AND 1, L_0x1562680, v0x155b250_0, C4<1>, C4<1>;
L_0x15628d0 .functor AND 1, L_0x1562830, v0x155b180_0, C4<1>, C4<1>;
L_0x1562f50 .functor AND 1, L_0x1562e60, v0x155b250_0, C4<1>, C4<1>;
L_0x1563100 .functor AND 1, L_0x1563010, v0x155b180_0, C4<1>, C4<1>;
L_0x15637c0 .functor AND 1, L_0x15636d0, v0x155b250_0, C4<1>, C4<1>;
L_0x1563570 .functor AND 1, L_0x1563880, v0x155b180_0, C4<1>, C4<1>;
L_0x15640b0 .functor AND 1, L_0x1563fc0, v0x155b250_0, C4<1>, C4<1>;
L_0x15642c0 .functor AND 1, L_0x1564170, v0x155b180_0, C4<1>, C4<1>;
v0x1556d80_0 .net *"_ivl_0", 0 0, L_0x1562680;  1 drivers
v0x1556e60_0 .net *"_ivl_10", 4 0, L_0x1562a30;  1 drivers
L_0x7f4f50b26d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1556f40_0 .net *"_ivl_13", 1 0, L_0x7f4f50b26d98;  1 drivers
v0x1557000_0 .net *"_ivl_14", 15 0, L_0x1562b50;  1 drivers
v0x15570e0_0 .net *"_ivl_18", 0 0, L_0x1562e60;  1 drivers
v0x15571a0_0 .net *"_ivl_2", 0 0, L_0x1562770;  1 drivers
v0x1557280_0 .net *"_ivl_20", 0 0, L_0x1562f50;  1 drivers
v0x1557360_0 .net *"_ivl_22", 0 0, L_0x1563010;  1 drivers
v0x1557420_0 .net *"_ivl_24", 0 0, L_0x1563100;  1 drivers
v0x1557590_0 .net *"_ivl_26", 15 0, L_0x15631f0;  1 drivers
v0x1557670_0 .net *"_ivl_28", 4 0, L_0x1563290;  1 drivers
L_0x7f4f50b26de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1557750_0 .net *"_ivl_31", 1 0, L_0x7f4f50b26de0;  1 drivers
v0x1557830_0 .net *"_ivl_32", 15 0, L_0x15633e0;  1 drivers
v0x1557910_0 .net *"_ivl_36", 0 0, L_0x15636d0;  1 drivers
v0x15579d0_0 .net *"_ivl_38", 0 0, L_0x15637c0;  1 drivers
v0x1557ab0_0 .net *"_ivl_4", 0 0, L_0x1562830;  1 drivers
v0x1557b70_0 .net *"_ivl_40", 0 0, L_0x1563880;  1 drivers
v0x1557c30_0 .net *"_ivl_42", 0 0, L_0x1563570;  1 drivers
v0x1557d10_0 .net *"_ivl_44", 15 0, L_0x1563a30;  1 drivers
v0x1557df0_0 .net *"_ivl_46", 4 0, L_0x1563ad0;  1 drivers
L_0x7f4f50b26e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1557ed0_0 .net *"_ivl_49", 1 0, L_0x7f4f50b26e28;  1 drivers
v0x1557fb0_0 .net *"_ivl_50", 15 0, L_0x1563c50;  1 drivers
v0x1558090_0 .net *"_ivl_54", 0 0, L_0x1563fc0;  1 drivers
v0x1558150_0 .net *"_ivl_56", 0 0, L_0x15640b0;  1 drivers
v0x1558230_0 .net *"_ivl_58", 0 0, L_0x1564170;  1 drivers
v0x15582f0_0 .net *"_ivl_6", 0 0, L_0x15628d0;  1 drivers
v0x15583d0_0 .net *"_ivl_60", 0 0, L_0x15642c0;  1 drivers
v0x15584b0_0 .net *"_ivl_62", 15 0, L_0x1563e30;  1 drivers
v0x1558590_0 .net *"_ivl_64", 4 0, L_0x15643d0;  1 drivers
L_0x7f4f50b26e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1558670_0 .net *"_ivl_67", 1 0, L_0x7f4f50b26e70;  1 drivers
v0x1558750_0 .net *"_ivl_68", 15 0, L_0x1564580;  1 drivers
v0x1558830_0 .net *"_ivl_8", 15 0, L_0x1562990;  1 drivers
v0x1558910_0 .net "clk", 0 0, v0x1559d60_0;  1 drivers
v0x1558bc0_0 .net "gwe", 0 0, v0x155a2e0_0;  1 drivers
v0x1558c60_0 .net "i_rd_A", 2 0, v0x155a540_0;  1 drivers
v0x1558d40_0 .net "i_rd_B", 2 0, v0x155a600_0;  1 drivers
v0x1558e20_0 .net "i_rd_we_A", 0 0, v0x155b180_0;  1 drivers
v0x1558ee0_0 .net "i_rd_we_B", 0 0, v0x155b250_0;  1 drivers
v0x1558fa0_0 .net "i_rs_A", 2 0, v0x155a6d0_0;  1 drivers
v0x1559080_0 .net "i_rs_B", 2 0, v0x155a7a0_0;  1 drivers
v0x1559160_0 .net "i_rt_A", 2 0, v0x155aab0_0;  1 drivers
v0x1559240_0 .net "i_rt_B", 2 0, v0x155ac90_0;  1 drivers
v0x1559320_0 .net "i_wdata_A", 15 0, v0x155afc0_0;  1 drivers
v0x1559400_0 .net "i_wdata_B", 15 0, v0x155b0b0_0;  1 drivers
v0x15594e0_0 .net "o_rs_data_A", 15 0, L_0x1562c90;  alias, 1 drivers
v0x15595c0_0 .net "o_rs_data_B", 15 0, L_0x15634d0;  alias, 1 drivers
v0x15596a0_0 .net "o_rt_data_A", 15 0, L_0x1563d90;  alias, 1 drivers
v0x1559780_0 .net "o_rt_data_B", 15 0, L_0x15646c0;  alias, 1 drivers
v0x1559860 .array "output_data", 0 8;
v0x1559860_0 .net v0x1559860 0, 15 0, L_0x1509110; 1 drivers
v0x1559860_1 .net v0x1559860 1, 15 0, L_0x1529190; 1 drivers
v0x1559860_2 .net v0x1559860 2, 15 0, L_0x155cbe0; 1 drivers
v0x1559860_3 .net v0x1559860 3, 15 0, L_0x155d920; 1 drivers
v0x1559860_4 .net v0x1559860 4, 15 0, L_0x155e810; 1 drivers
v0x1559860_5 .net v0x1559860 5, 15 0, L_0x155f620; 1 drivers
v0x1559860_6 .net v0x1559860 6, 15 0, L_0x1560530; 1 drivers
v0x1559860_7 .net v0x1559860 7, 15 0, L_0x1561450; 1 drivers
o0x7f4f50b86f28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1559860_8 .net v0x1559860 8, 15 0, o0x7f4f50b86f28; 0 drivers
v0x1559a70_0 .net "rst", 0 0, v0x155aa10_0;  1 drivers
L_0x1562680 .cmp/eq 3, v0x155a600_0, v0x155a6d0_0;
L_0x1562830 .cmp/eq 3, v0x155a540_0, v0x155a6d0_0;
L_0x1562990 .array/port v0x1559860, L_0x1562a30;
L_0x1562a30 .concat [ 3 2 0 0], v0x155a6d0_0, L_0x7f4f50b26d98;
L_0x1562b50 .functor MUXZ 16, L_0x1562990, v0x155afc0_0, L_0x15628d0, C4<>;
L_0x1562c90 .functor MUXZ 16, L_0x1562b50, v0x155b0b0_0, L_0x1562770, C4<>;
L_0x1562e60 .cmp/eq 3, v0x155a600_0, v0x155a7a0_0;
L_0x1563010 .cmp/eq 3, v0x155a540_0, v0x155a7a0_0;
L_0x15631f0 .array/port v0x1559860, L_0x1563290;
L_0x1563290 .concat [ 3 2 0 0], v0x155a7a0_0, L_0x7f4f50b26de0;
L_0x15633e0 .functor MUXZ 16, L_0x15631f0, v0x155afc0_0, L_0x1563100, C4<>;
L_0x15634d0 .functor MUXZ 16, L_0x15633e0, v0x155b0b0_0, L_0x1562f50, C4<>;
L_0x15636d0 .cmp/eq 3, v0x155a600_0, v0x155aab0_0;
L_0x1563880 .cmp/eq 3, v0x155a540_0, v0x155aab0_0;
L_0x1563a30 .array/port v0x1559860, L_0x1563ad0;
L_0x1563ad0 .concat [ 3 2 0 0], v0x155aab0_0, L_0x7f4f50b26e28;
L_0x1563c50 .functor MUXZ 16, L_0x1563a30, v0x155afc0_0, L_0x1563570, C4<>;
L_0x1563d90 .functor MUXZ 16, L_0x1563c50, v0x155b0b0_0, L_0x15637c0, C4<>;
L_0x1563fc0 .cmp/eq 3, v0x155a600_0, v0x155ac90_0;
L_0x1564170 .cmp/eq 3, v0x155a540_0, v0x155ac90_0;
L_0x1563e30 .array/port v0x1559860, L_0x15643d0;
L_0x15643d0 .concat [ 3 2 0 0], v0x155ac90_0, L_0x7f4f50b26e70;
L_0x1564580 .functor MUXZ 16, L_0x1563e30, v0x155afc0_0, L_0x15642c0, C4<>;
L_0x15646c0 .functor MUXZ 16, L_0x1564580, v0x155b0b0_0, L_0x15640b0, C4<>;
S_0x15499d0 .scope generate, "genblk1[0]" "genblk1[0]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x1549bd0 .param/l "i" 0 4 183, +C4<00>;
L_0x1504810 .functor AND 1, L_0x155b640, v0x155b250_0, C4<1>, C4<1>;
L_0x14fff10 .functor AND 1, L_0x155bb50, v0x155b180_0, C4<1>, C4<1>;
L_0x14fb630 .functor AND 1, L_0x155beb0, v0x155b250_0, C4<1>, C4<1>;
L_0x1529020 .functor OR 1, L_0x14fff10, L_0x14fb630, C4<0>, C4<0>;
v0x154a430_0 .net *"_ivl_0", 3 0, L_0x155b4d0;  1 drivers
v0x154a530_0 .net *"_ivl_13", 3 0, L_0x155b9e0;  1 drivers
L_0x7f4f50b260a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154a610_0 .net *"_ivl_16", 0 0, L_0x7f4f50b260a8;  1 drivers
L_0x7f4f50b260f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x154a6d0_0 .net/2u *"_ivl_17", 3 0, L_0x7f4f50b260f0;  1 drivers
v0x154a7b0_0 .net *"_ivl_19", 0 0, L_0x155bb50;  1 drivers
v0x154a8c0_0 .net *"_ivl_21", 0 0, L_0x14fff10;  1 drivers
v0x154a9a0_0 .net *"_ivl_23", 3 0, L_0x155bd30;  1 drivers
L_0x7f4f50b26138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154aa80_0 .net *"_ivl_26", 0 0, L_0x7f4f50b26138;  1 drivers
L_0x7f4f50b26180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x154ab60_0 .net/2u *"_ivl_27", 3 0, L_0x7f4f50b26180;  1 drivers
v0x154ac40_0 .net *"_ivl_29", 0 0, L_0x155beb0;  1 drivers
L_0x7f4f50b26018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ad00_0 .net *"_ivl_3", 0 0, L_0x7f4f50b26018;  1 drivers
v0x154ade0_0 .net *"_ivl_31", 0 0, L_0x14fb630;  1 drivers
L_0x7f4f50b26060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x154aec0_0 .net/2u *"_ivl_4", 3 0, L_0x7f4f50b26060;  1 drivers
v0x154afa0_0 .net *"_ivl_6", 0 0, L_0x155b640;  1 drivers
v0x154b060_0 .net *"_ivl_8", 0 0, L_0x1504810;  1 drivers
L_0x155b4d0 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26018;
L_0x155b640 .cmp/eq 4, L_0x155b4d0, L_0x7f4f50b26060;
L_0x155b850 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x1504810, C4<>;
L_0x155b9e0 .concat [ 3 1 0 0], v0x155a540_0, L_0x7f4f50b260a8;
L_0x155bb50 .cmp/eq 4, L_0x155b9e0, L_0x7f4f50b260f0;
L_0x155bd30 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26138;
L_0x155beb0 .cmp/eq 4, L_0x155bd30, L_0x7f4f50b26180;
S_0x1549cb0 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x15499d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1527a30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1527a70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1509110/d .functor BUFZ 16, v0x154a1d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1509110 .delay 16 (1000,1000,1000) L_0x1509110/d;
v0x1500030_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x14fb750_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x1529400_0 .net "in", 15 0, L_0x155b850;  1 drivers
v0x15294a0_0 .net "out", 15 0, L_0x1509110;  alias, 1 drivers
v0x154a0c0_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x154a1d0_0 .var "state", 15 0;
v0x154a2b0_0 .net "we", 0 0, L_0x1529020;  1 drivers
E_0x14e5150 .event posedge, v0x1500030_0;
S_0x154b140 .scope generate, "genblk1[1]" "genblk1[1]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x154b310 .param/l "i" 0 4 183, +C4<01>;
L_0x1529200 .functor AND 1, L_0x155c2a0, v0x155b250_0, C4<1>, C4<1>;
L_0x155c6b0 .functor AND 1, L_0x155c5c0, v0x155b180_0, C4<1>, C4<1>;
L_0x155c9e0 .functor AND 1, L_0x155c8a0, v0x155b250_0, C4<1>, C4<1>;
L_0x155caa0 .functor OR 1, L_0x155c6b0, L_0x155c9e0, C4<0>, C4<0>;
v0x154be90_0 .net *"_ivl_0", 3 0, L_0x155c200;  1 drivers
v0x154bf90_0 .net *"_ivl_13", 3 0, L_0x155c4d0;  1 drivers
L_0x7f4f50b26258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154c070_0 .net *"_ivl_16", 0 0, L_0x7f4f50b26258;  1 drivers
L_0x7f4f50b262a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x154c160_0 .net/2u *"_ivl_17", 3 0, L_0x7f4f50b262a0;  1 drivers
v0x154c240_0 .net *"_ivl_19", 0 0, L_0x155c5c0;  1 drivers
v0x154c350_0 .net *"_ivl_21", 0 0, L_0x155c6b0;  1 drivers
v0x154c430_0 .net *"_ivl_23", 3 0, L_0x155c770;  1 drivers
L_0x7f4f50b262e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154c510_0 .net *"_ivl_26", 0 0, L_0x7f4f50b262e8;  1 drivers
L_0x7f4f50b26330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x154c5f0_0 .net/2u *"_ivl_27", 3 0, L_0x7f4f50b26330;  1 drivers
v0x154c6d0_0 .net *"_ivl_29", 0 0, L_0x155c8a0;  1 drivers
L_0x7f4f50b261c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154c790_0 .net *"_ivl_3", 0 0, L_0x7f4f50b261c8;  1 drivers
v0x154c870_0 .net *"_ivl_31", 0 0, L_0x155c9e0;  1 drivers
L_0x7f4f50b26210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x154c950_0 .net/2u *"_ivl_4", 3 0, L_0x7f4f50b26210;  1 drivers
v0x154ca30_0 .net *"_ivl_6", 0 0, L_0x155c2a0;  1 drivers
v0x154caf0_0 .net *"_ivl_8", 0 0, L_0x1529200;  1 drivers
L_0x155c200 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b261c8;
L_0x155c2a0 .cmp/eq 4, L_0x155c200, L_0x7f4f50b26210;
L_0x155c430 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x1529200, C4<>;
L_0x155c4d0 .concat [ 3 1 0 0], v0x155a540_0, L_0x7f4f50b26258;
L_0x155c5c0 .cmp/eq 4, L_0x155c4d0, L_0x7f4f50b262a0;
L_0x155c770 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b262e8;
L_0x155c8a0 .cmp/eq 4, L_0x155c770, L_0x7f4f50b26330;
S_0x154b3d0 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x154b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x154b5b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x154b5f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1529190/d .functor BUFZ 16, v0x154bc50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1529190 .delay 16 (1000,1000,1000) L_0x1529190/d;
v0x154b810_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x154b900_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x154b9d0_0 .net "in", 15 0, L_0x155c430;  1 drivers
v0x154baa0_0 .net "out", 15 0, L_0x1529190;  alias, 1 drivers
v0x154bb60_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x154bc50_0 .var "state", 15 0;
v0x154bd10_0 .net "we", 0 0, L_0x155caa0;  1 drivers
S_0x154cbd0 .scope generate, "genblk1[2]" "genblk1[2]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x154cd80 .param/l "i" 0 4 183, +C4<010>;
L_0x155cf70 .functor AND 1, L_0x155ce30, v0x155b250_0, C4<1>, C4<1>;
L_0x155d3b0 .functor AND 1, L_0x155d310, v0x155b180_0, C4<1>, C4<1>;
L_0x155d720 .functor AND 1, L_0x155d5e0, v0x155b250_0, C4<1>, C4<1>;
L_0x155d7e0 .functor OR 1, L_0x155d3b0, L_0x155d720, C4<0>, C4<0>;
v0x154da20_0 .net *"_ivl_0", 3 0, L_0x155cd40;  1 drivers
v0x154db20_0 .net *"_ivl_13", 3 0, L_0x155d1b0;  1 drivers
L_0x7f4f50b26408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154dc00_0 .net *"_ivl_16", 0 0, L_0x7f4f50b26408;  1 drivers
L_0x7f4f50b26450 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x154dcc0_0 .net/2u *"_ivl_17", 3 0, L_0x7f4f50b26450;  1 drivers
v0x154dda0_0 .net *"_ivl_19", 0 0, L_0x155d310;  1 drivers
v0x154deb0_0 .net *"_ivl_21", 0 0, L_0x155d3b0;  1 drivers
v0x154df90_0 .net *"_ivl_23", 3 0, L_0x155d500;  1 drivers
L_0x7f4f50b26498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154e070_0 .net *"_ivl_26", 0 0, L_0x7f4f50b26498;  1 drivers
L_0x7f4f50b264e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x154e150_0 .net/2u *"_ivl_27", 3 0, L_0x7f4f50b264e0;  1 drivers
v0x154e230_0 .net *"_ivl_29", 0 0, L_0x155d5e0;  1 drivers
L_0x7f4f50b26378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154e2f0_0 .net *"_ivl_3", 0 0, L_0x7f4f50b26378;  1 drivers
v0x154e3d0_0 .net *"_ivl_31", 0 0, L_0x155d720;  1 drivers
L_0x7f4f50b263c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x154e4b0_0 .net/2u *"_ivl_4", 3 0, L_0x7f4f50b263c0;  1 drivers
v0x154e590_0 .net *"_ivl_6", 0 0, L_0x155ce30;  1 drivers
v0x154e650_0 .net *"_ivl_8", 0 0, L_0x155cf70;  1 drivers
L_0x155cd40 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26378;
L_0x155ce30 .cmp/eq 4, L_0x155cd40, L_0x7f4f50b263c0;
L_0x155d030 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x155cf70, C4<>;
L_0x155d1b0 .concat [ 3 1 0 0], v0x155a540_0, L_0x7f4f50b26408;
L_0x155d310 .cmp/eq 4, L_0x155d1b0, L_0x7f4f50b26450;
L_0x155d500 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26498;
L_0x155d5e0 .cmp/eq 4, L_0x155d500, L_0x7f4f50b264e0;
S_0x154ce40 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x154cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x154d020 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x154d060 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x155cbe0/d .functor BUFZ 16, v0x154d7c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x155cbe0 .delay 16 (1000,1000,1000) L_0x155cbe0/d;
v0x154d2e0_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x154d3f0_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x154d500_0 .net "in", 15 0, L_0x155d030;  1 drivers
v0x154d5a0_0 .net "out", 15 0, L_0x155cbe0;  alias, 1 drivers
v0x154d680_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x154d7c0_0 .var "state", 15 0;
v0x154d8a0_0 .net "we", 0 0, L_0x155d7e0;  1 drivers
S_0x154e730 .scope generate, "genblk1[3]" "genblk1[3]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x154e8e0 .param/l "i" 0 4 183, +C4<011>;
L_0x155ddc0 .functor AND 1, L_0x155dc80, v0x155b250_0, C4<1>, C4<1>;
L_0x155e2e0 .functor AND 1, L_0x155e1a0, v0x155b180_0, C4<1>, C4<1>;
L_0x155e610 .functor AND 1, L_0x155e4d0, v0x155b250_0, C4<1>, C4<1>;
L_0x155e6d0 .functor OR 1, L_0x155e2e0, L_0x155e610, C4<0>, C4<0>;
v0x154f450_0 .net *"_ivl_0", 3 0, L_0x155db90;  1 drivers
v0x154f550_0 .net *"_ivl_13", 3 0, L_0x155e080;  1 drivers
L_0x7f4f50b265b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154f630_0 .net *"_ivl_16", 0 0, L_0x7f4f50b265b8;  1 drivers
L_0x7f4f50b26600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x154f6f0_0 .net/2u *"_ivl_17", 3 0, L_0x7f4f50b26600;  1 drivers
v0x154f7d0_0 .net *"_ivl_19", 0 0, L_0x155e1a0;  1 drivers
v0x154f8e0_0 .net *"_ivl_21", 0 0, L_0x155e2e0;  1 drivers
v0x154f9c0_0 .net *"_ivl_23", 3 0, L_0x155e3a0;  1 drivers
L_0x7f4f50b26648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154faa0_0 .net *"_ivl_26", 0 0, L_0x7f4f50b26648;  1 drivers
L_0x7f4f50b26690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x154fb80_0 .net/2u *"_ivl_27", 3 0, L_0x7f4f50b26690;  1 drivers
v0x154fc60_0 .net *"_ivl_29", 0 0, L_0x155e4d0;  1 drivers
L_0x7f4f50b26528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154fd20_0 .net *"_ivl_3", 0 0, L_0x7f4f50b26528;  1 drivers
v0x154fe00_0 .net *"_ivl_31", 0 0, L_0x155e610;  1 drivers
L_0x7f4f50b26570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x154fee0_0 .net/2u *"_ivl_4", 3 0, L_0x7f4f50b26570;  1 drivers
v0x154ffc0_0 .net *"_ivl_6", 0 0, L_0x155dc80;  1 drivers
v0x1550080_0 .net *"_ivl_8", 0 0, L_0x155ddc0;  1 drivers
L_0x155db90 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26528;
L_0x155dc80 .cmp/eq 4, L_0x155db90, L_0x7f4f50b26570;
L_0x155df90 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x155ddc0, C4<>;
L_0x155e080 .concat [ 3 1 0 0], v0x155a540_0, L_0x7f4f50b265b8;
L_0x155e1a0 .cmp/eq 4, L_0x155e080, L_0x7f4f50b26600;
L_0x155e3a0 .concat [ 3 1 0 0], v0x155a600_0, L_0x7f4f50b26648;
L_0x155e4d0 .cmp/eq 4, L_0x155e3a0, L_0x7f4f50b26690;
S_0x154e9c0 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x154e730;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x154eba0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x154ebe0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x155d920/d .functor BUFZ 16, v0x154f1f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x155d920 .delay 16 (1000,1000,1000) L_0x155d920/d;
v0x154ee00_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x154eec0_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x154ef80_0 .net "in", 15 0, L_0x155df90;  1 drivers
v0x154f020_0 .net "out", 15 0, L_0x155d920;  alias, 1 drivers
v0x154f100_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x154f1f0_0 .var "state", 15 0;
v0x154f2d0_0 .net "we", 0 0, L_0x155e6d0;  1 drivers
S_0x1550160 .scope generate, "genblk1[4]" "genblk1[4]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x1550360 .param/l "i" 0 4 183, +C4<0100>;
L_0x155ecb0 .functor AND 1, L_0x155eb70, v0x155b250_0, C4<1>, C4<1>;
L_0x155f0f0 .functor AND 1, L_0x155ef80, v0x155b180_0, C4<1>, C4<1>;
L_0x155f420 .functor AND 1, L_0x155f2e0, v0x155b250_0, C4<1>, C4<1>;
L_0x155f4e0 .functor OR 1, L_0x155f0f0, L_0x155f420, C4<0>, C4<0>;
v0x1551010_0 .net *"_ivl_0", 4 0, L_0x155ea80;  1 drivers
v0x1551110_0 .net *"_ivl_13", 4 0, L_0x155ee60;  1 drivers
L_0x7f4f50b26768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15511f0_0 .net *"_ivl_16", 1 0, L_0x7f4f50b26768;  1 drivers
L_0x7f4f50b267b0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x15512b0_0 .net/2u *"_ivl_17", 4 0, L_0x7f4f50b267b0;  1 drivers
v0x1551390_0 .net *"_ivl_19", 0 0, L_0x155ef80;  1 drivers
v0x1551450_0 .net *"_ivl_21", 0 0, L_0x155f0f0;  1 drivers
v0x1551530_0 .net *"_ivl_23", 4 0, L_0x155f1b0;  1 drivers
L_0x7f4f50b267f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1551610_0 .net *"_ivl_26", 1 0, L_0x7f4f50b267f8;  1 drivers
L_0x7f4f50b26840 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x15516f0_0 .net/2u *"_ivl_27", 4 0, L_0x7f4f50b26840;  1 drivers
v0x1551860_0 .net *"_ivl_29", 0 0, L_0x155f2e0;  1 drivers
L_0x7f4f50b266d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1551920_0 .net *"_ivl_3", 1 0, L_0x7f4f50b266d8;  1 drivers
v0x1551a00_0 .net *"_ivl_31", 0 0, L_0x155f420;  1 drivers
L_0x7f4f50b26720 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1551ae0_0 .net/2u *"_ivl_4", 4 0, L_0x7f4f50b26720;  1 drivers
v0x1551bc0_0 .net *"_ivl_6", 0 0, L_0x155eb70;  1 drivers
v0x1551c80_0 .net *"_ivl_8", 0 0, L_0x155ecb0;  1 drivers
L_0x155ea80 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b266d8;
L_0x155eb70 .cmp/eq 5, L_0x155ea80, L_0x7f4f50b26720;
L_0x155ed70 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x155ecb0, C4<>;
L_0x155ee60 .concat [ 3 2 0 0], v0x155a540_0, L_0x7f4f50b26768;
L_0x155ef80 .cmp/eq 5, L_0x155ee60, L_0x7f4f50b267b0;
L_0x155f1b0 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b267f8;
L_0x155f2e0 .cmp/eq 5, L_0x155f1b0, L_0x7f4f50b26840;
S_0x1550440 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x1550160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1550620 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1550660 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x155e810/d .functor BUFZ 16, v0x1550d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x155e810 .delay 16 (1000,1000,1000) L_0x155e810/d;
v0x1550880_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x1550940_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x1550a90_0 .net "in", 15 0, L_0x155ed70;  1 drivers
v0x1550b60_0 .net "out", 15 0, L_0x155e810;  alias, 1 drivers
v0x1550c40_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x1550d70_0 .var "state", 15 0;
v0x1550e50_0 .net "we", 0 0, L_0x155f4e0;  1 drivers
S_0x1551d60 .scope generate, "genblk1[5]" "genblk1[5]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x154d3a0 .param/l "i" 0 4 183, +C4<0101>;
L_0x155f9b0 .functor AND 1, L_0x155f870, v0x155b250_0, C4<1>, C4<1>;
L_0x1560000 .functor AND 1, L_0x155fe90, v0x155b180_0, C4<1>, C4<1>;
L_0x1560330 .functor AND 1, L_0x15601f0, v0x155b250_0, C4<1>, C4<1>;
L_0x15603f0 .functor OR 1, L_0x1560000, L_0x1560330, C4<0>, C4<0>;
v0x1552ad0_0 .net *"_ivl_0", 4 0, L_0x155f780;  1 drivers
v0x1552bd0_0 .net *"_ivl_13", 4 0, L_0x155fb60;  1 drivers
L_0x7f4f50b26918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1552cb0_0 .net *"_ivl_16", 1 0, L_0x7f4f50b26918;  1 drivers
L_0x7f4f50b26960 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1552d70_0 .net/2u *"_ivl_17", 4 0, L_0x7f4f50b26960;  1 drivers
v0x1552e50_0 .net *"_ivl_19", 0 0, L_0x155fe90;  1 drivers
v0x1552f60_0 .net *"_ivl_21", 0 0, L_0x1560000;  1 drivers
v0x1553040_0 .net *"_ivl_23", 4 0, L_0x15600c0;  1 drivers
L_0x7f4f50b269a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1553120_0 .net *"_ivl_26", 1 0, L_0x7f4f50b269a8;  1 drivers
L_0x7f4f50b269f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1553200_0 .net/2u *"_ivl_27", 4 0, L_0x7f4f50b269f0;  1 drivers
v0x15532e0_0 .net *"_ivl_29", 0 0, L_0x15601f0;  1 drivers
L_0x7f4f50b26888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15533a0_0 .net *"_ivl_3", 1 0, L_0x7f4f50b26888;  1 drivers
v0x1553480_0 .net *"_ivl_31", 0 0, L_0x1560330;  1 drivers
L_0x7f4f50b268d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1553560_0 .net/2u *"_ivl_4", 4 0, L_0x7f4f50b268d0;  1 drivers
v0x1553640_0 .net *"_ivl_6", 0 0, L_0x155f870;  1 drivers
v0x1553700_0 .net *"_ivl_8", 0 0, L_0x155f9b0;  1 drivers
L_0x155f780 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b26888;
L_0x155f870 .cmp/eq 5, L_0x155f780, L_0x7f4f50b268d0;
L_0x155fa70 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x155f9b0, C4<>;
L_0x155fb60 .concat [ 3 2 0 0], v0x155a540_0, L_0x7f4f50b26918;
L_0x155fe90 .cmp/eq 5, L_0x155fb60, L_0x7f4f50b26960;
L_0x15600c0 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b269a8;
L_0x15601f0 .cmp/eq 5, L_0x15600c0, L_0x7f4f50b269f0;
S_0x1551fa0 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x1551d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1552180 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x15521c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x155f620/d .functor BUFZ 16, v0x1552830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x155f620 .delay 16 (1000,1000,1000) L_0x155f620/d;
v0x1552410_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x15524d0_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x1552590_0 .net "in", 15 0, L_0x155fa70;  1 drivers
v0x1552660_0 .net "out", 15 0, L_0x155f620;  alias, 1 drivers
v0x1552740_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x1552830_0 .var "state", 15 0;
v0x1552910_0 .net "we", 0 0, L_0x15603f0;  1 drivers
S_0x15537e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x1553990 .param/l "i" 0 4 183, +C4<0110>;
L_0x15608c0 .functor AND 1, L_0x1560780, v0x155b250_0, C4<1>, C4<1>;
L_0x1560e10 .functor AND 1, L_0x1560ca0, v0x155b180_0, C4<1>, C4<1>;
L_0x1561250 .functor AND 1, L_0x1561110, v0x155b250_0, C4<1>, C4<1>;
L_0x1561310 .functor OR 1, L_0x1560e10, L_0x1561250, C4<0>, C4<0>;
v0x15545a0_0 .net *"_ivl_0", 4 0, L_0x1560690;  1 drivers
v0x15546a0_0 .net *"_ivl_13", 4 0, L_0x1560a70;  1 drivers
L_0x7f4f50b26ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1554780_0 .net *"_ivl_16", 1 0, L_0x7f4f50b26ac8;  1 drivers
L_0x7f4f50b26b10 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1554840_0 .net/2u *"_ivl_17", 4 0, L_0x7f4f50b26b10;  1 drivers
v0x1554920_0 .net *"_ivl_19", 0 0, L_0x1560ca0;  1 drivers
v0x1554a30_0 .net *"_ivl_21", 0 0, L_0x1560e10;  1 drivers
v0x1554b10_0 .net *"_ivl_23", 4 0, L_0x1560fe0;  1 drivers
L_0x7f4f50b26b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1554bf0_0 .net *"_ivl_26", 1 0, L_0x7f4f50b26b58;  1 drivers
L_0x7f4f50b26ba0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1554cd0_0 .net/2u *"_ivl_27", 4 0, L_0x7f4f50b26ba0;  1 drivers
v0x1554db0_0 .net *"_ivl_29", 0 0, L_0x1561110;  1 drivers
L_0x7f4f50b26a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1554e70_0 .net *"_ivl_3", 1 0, L_0x7f4f50b26a38;  1 drivers
v0x1554f50_0 .net *"_ivl_31", 0 0, L_0x1561250;  1 drivers
L_0x7f4f50b26a80 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1555030_0 .net/2u *"_ivl_4", 4 0, L_0x7f4f50b26a80;  1 drivers
v0x1555110_0 .net *"_ivl_6", 0 0, L_0x1560780;  1 drivers
v0x15551d0_0 .net *"_ivl_8", 0 0, L_0x15608c0;  1 drivers
L_0x1560690 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b26a38;
L_0x1560780 .cmp/eq 5, L_0x1560690, L_0x7f4f50b26a80;
L_0x1560980 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x15608c0, C4<>;
L_0x1560a70 .concat [ 3 2 0 0], v0x155a540_0, L_0x7f4f50b26ac8;
L_0x1560ca0 .cmp/eq 5, L_0x1560a70, L_0x7f4f50b26b10;
L_0x1560fe0 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b26b58;
L_0x1561110 .cmp/eq 5, L_0x1560fe0, L_0x7f4f50b26ba0;
S_0x1553a70 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x15537e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1553c50 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1553c90 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1560530/d .functor BUFZ 16, v0x1554300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1560530 .delay 16 (1000,1000,1000) L_0x1560530/d;
v0x1553ee0_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x1553fa0_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x1554060_0 .net "in", 15 0, L_0x1560980;  1 drivers
v0x1554130_0 .net "out", 15 0, L_0x1560530;  alias, 1 drivers
v0x1554210_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x1554300_0 .var "state", 15 0;
v0x15543e0_0 .net "we", 0 0, L_0x1561310;  1 drivers
S_0x15552b0 .scope generate, "genblk1[7]" "genblk1[7]" 4 183, 4 183 0, S_0x1549590;
 .timescale -9 -12;
P_0x1555460 .param/l "i" 0 4 183, +C4<0111>;
L_0x1561b00 .functor AND 1, L_0x15619c0, v0x155b250_0, C4<1>, C4<1>;
L_0x1562150 .functor AND 1, L_0x1561fe0, v0x155b180_0, C4<1>, C4<1>;
L_0x1562480 .functor AND 1, L_0x1562340, v0x155b250_0, C4<1>, C4<1>;
L_0x1562540 .functor OR 1, L_0x1562150, L_0x1562480, C4<0>, C4<0>;
v0x1556070_0 .net *"_ivl_0", 4 0, L_0x15616c0;  1 drivers
v0x1556170_0 .net *"_ivl_13", 4 0, L_0x1561ec0;  1 drivers
L_0x7f4f50b26c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1556250_0 .net *"_ivl_16", 1 0, L_0x7f4f50b26c78;  1 drivers
L_0x7f4f50b26cc0 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1556310_0 .net/2u *"_ivl_17", 4 0, L_0x7f4f50b26cc0;  1 drivers
v0x15563f0_0 .net *"_ivl_19", 0 0, L_0x1561fe0;  1 drivers
v0x1556500_0 .net *"_ivl_21", 0 0, L_0x1562150;  1 drivers
v0x15565e0_0 .net *"_ivl_23", 4 0, L_0x1562210;  1 drivers
L_0x7f4f50b26d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15566c0_0 .net *"_ivl_26", 1 0, L_0x7f4f50b26d08;  1 drivers
L_0x7f4f50b26d50 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x15567a0_0 .net/2u *"_ivl_27", 4 0, L_0x7f4f50b26d50;  1 drivers
v0x1556880_0 .net *"_ivl_29", 0 0, L_0x1562340;  1 drivers
L_0x7f4f50b26be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1556940_0 .net *"_ivl_3", 1 0, L_0x7f4f50b26be8;  1 drivers
v0x1556a20_0 .net *"_ivl_31", 0 0, L_0x1562480;  1 drivers
L_0x7f4f50b26c30 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1556b00_0 .net/2u *"_ivl_4", 4 0, L_0x7f4f50b26c30;  1 drivers
v0x1556be0_0 .net *"_ivl_6", 0 0, L_0x15619c0;  1 drivers
v0x1556ca0_0 .net *"_ivl_8", 0 0, L_0x1561b00;  1 drivers
L_0x15616c0 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b26be8;
L_0x15619c0 .cmp/eq 5, L_0x15616c0, L_0x7f4f50b26c30;
L_0x1561dd0 .functor MUXZ 16, v0x155afc0_0, v0x155b0b0_0, L_0x1561b00, C4<>;
L_0x1561ec0 .concat [ 3 2 0 0], v0x155a540_0, L_0x7f4f50b26c78;
L_0x1561fe0 .cmp/eq 5, L_0x1561ec0, L_0x7f4f50b26cc0;
L_0x1562210 .concat [ 3 2 0 0], v0x155a600_0, L_0x7f4f50b26d08;
L_0x1562340 .cmp/eq 5, L_0x1562210, L_0x7f4f50b26d50;
S_0x1555540 .scope module, "register" "Nbit_reg" 4 184, 5 14 0, S_0x15552b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1555720 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1555760 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1561450/d .functor BUFZ 16, v0x1555dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1561450 .delay 16 (1000,1000,1000) L_0x1561450/d;
v0x15559b0_0 .net "clk", 0 0, v0x1559d60_0;  alias, 1 drivers
v0x1555a70_0 .net "gwe", 0 0, v0x155a2e0_0;  alias, 1 drivers
v0x1555b30_0 .net "in", 15 0, L_0x1561dd0;  1 drivers
v0x1555c00_0 .net "out", 15 0, L_0x1561450;  alias, 1 drivers
v0x1555ce0_0 .net "rst", 0 0, v0x155aa10_0;  alias, 1 drivers
v0x1555dd0_0 .var "state", 15 0;
v0x1555eb0_0 .net "we", 0 0, L_0x1562540;  1 drivers
    .scope S_0x1549cb0;
T_1 ;
    %wait E_0x14e5150;
    %load/vec4 v0x14fb750_0;
    %load/vec4 v0x154a0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x154a1d0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14fb750_0;
    %load/vec4 v0x154a2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1529400_0;
    %store/vec4 v0x154a1d0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154b3d0;
T_2 ;
    %wait E_0x14e5150;
    %load/vec4 v0x154b900_0;
    %load/vec4 v0x154bb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x154bc50_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x154b900_0;
    %load/vec4 v0x154bd10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x154b9d0_0;
    %store/vec4 v0x154bc50_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154ce40;
T_3 ;
    %wait E_0x14e5150;
    %load/vec4 v0x154d3f0_0;
    %load/vec4 v0x154d680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x154d7c0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x154d3f0_0;
    %load/vec4 v0x154d8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x154d500_0;
    %store/vec4 v0x154d7c0_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154e9c0;
T_4 ;
    %wait E_0x14e5150;
    %load/vec4 v0x154eec0_0;
    %load/vec4 v0x154f100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x154f1f0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x154eec0_0;
    %load/vec4 v0x154f2d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x154ef80_0;
    %store/vec4 v0x154f1f0_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1550440;
T_5 ;
    %wait E_0x14e5150;
    %load/vec4 v0x1550940_0;
    %load/vec4 v0x1550c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1550d70_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1550940_0;
    %load/vec4 v0x1550e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1550a90_0;
    %store/vec4 v0x1550d70_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1551fa0;
T_6 ;
    %wait E_0x14e5150;
    %load/vec4 v0x15524d0_0;
    %load/vec4 v0x1552740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1552830_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15524d0_0;
    %load/vec4 v0x1552910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1552590_0;
    %store/vec4 v0x1552830_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1553a70;
T_7 ;
    %wait E_0x14e5150;
    %load/vec4 v0x1553fa0_0;
    %load/vec4 v0x1554210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1554300_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1553fa0_0;
    %load/vec4 v0x15543e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1554060_0;
    %store/vec4 v0x1554300_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1555540;
T_8 ;
    %wait E_0x14e5150;
    %load/vec4 v0x1555a70_0;
    %load/vec4 v0x1555ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1555dd0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1555a70_0;
    %load/vec4 v0x1555eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1555b30_0;
    %store/vec4 v0x1555dd0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15210e0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1559d60_0;
    %inv;
    %assign/vec4 v0x1559d60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15210e0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155a6d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155aab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155a540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155b180_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x155afc0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155a7a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155ac90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155a600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155b250_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x155b0b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1559d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1559e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155af00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155a460_0, 0, 32;
    %vpi_func 2 104 "$fopen" 32, "test_lc4_regfile_ss.input", "r" {0 0 0};
    %store/vec4 v0x155a380_0, 0, 32;
    %load/vec4 v0x155a380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 106 "$display", "Error opening file: ", "test_lc4_regfile_ss.input" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
T_10.0 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155aa10_0, 0, 1;
    %delay 2000, 0;
T_10.2 ;
    %vpi_func 2 126 "$fscanf" 32, v0x155a380_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x155a6d0_0, v0x155aab0_0, v0x155a540_0, v0x155b180_0, v0x155afc0_0, v0x1559f00_0, v0x155a0d0_0, v0x155a7a0_0, v0x155ac90_0, v0x155a600_0, v0x155b250_0, v0x155b0b0_0, v0x1559ff0_0, v0x155a200_0 {0 0 0};
    %cmpi/e 14, 0, 32;
    %jmp/0xz T_10.3, 4;
    %delay 8000, 0;
    %load/vec4 v0x155af00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x155af00_0, 0, 32;
    %load/vec4 v0x155a460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 135 "$fdisplay", v0x155a460_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x155a6d0_0, v0x155aab0_0, v0x155a540_0, v0x155b180_0, v0x155afc0_0, v0x155a870_0, v0x155ad60_0, v0x155a7a0_0, v0x155ac90_0, v0x155a600_0, v0x155b250_0, v0x155b0b0_0, v0x155a940_0, v0x155ae30_0 {0 0 0};
T_10.4 ;
    %load/vec4 v0x155a870_0;
    %load/vec4 v0x1559f00_0;
    %cmp/ne;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 139 "$display", "Error at test %d: Value of register %d on output rs_A should have been %h, but was %h instead", v0x155af00_0, v0x155a6d0_0, v0x1559f00_0, v0x155a870_0 {0 0 0};
    %load/vec4 v0x1559e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1559e20_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x155ad60_0;
    %load/vec4 v0x155a0d0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 144 "$display", "Error at test %d: Value of register %d on output rt_A should have been %h, but was %h instead", v0x155af00_0, v0x155aab0_0, v0x155a0d0_0, v0x155ad60_0 {0 0 0};
    %load/vec4 v0x1559e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1559e20_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x155a940_0;
    %load/vec4 v0x1559ff0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 149 "$display", "Error at test %d: Value of register %d on output rs_B should have been %h, but was %h instead", v0x155af00_0, v0x155a7a0_0, v0x1559ff0_0, v0x155a940_0 {0 0 0};
    %load/vec4 v0x1559e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1559e20_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x155ae30_0;
    %load/vec4 v0x155a200_0;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %vpi_call 2 154 "$display", "Error at test %d: Value of register %d on output rt_B should have been %h, but was %h instead", v0x155af00_0, v0x155ac90_0, v0x155a200_0, v0x155ae30_0 {0 0 0};
    %load/vec4 v0x1559e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1559e20_0, 0, 32;
T_10.12 ;
    %delay 2000, 0;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0x155a380_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 162 "$fclose", v0x155a380_0 {0 0 0};
T_10.14 ;
    %load/vec4 v0x155a460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %vpi_call 2 163 "$fclose", v0x155a460_0 {0 0 0};
T_10.16 ;
    %vpi_call 2 164 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x155af00_0, v0x1559e20_0, "test_lc4_regfile_ss.input" {0 0 0};
    %load/vec4 v0x155af00_0;
    %store/vec4 v0x1509230_0, 0, 32;
    %load/vec4 v0x155af00_0;
    %load/vec4 v0x1559e20_0;
    %sub;
    %store/vec4 v0x150db30_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x151ecb0;
    %join;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile_ss.v";
    "./print_points.v";
    "lc4_regfile_ss.v";
    "register.v";
