Project Informatione:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/16/2012 09:27:22

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ictr      EPM7096LC68-7    18       14       0      67      14          69 %

User Pins:                 18       14       0  



Project Informatione:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt

** FILE HIERARCHY **



|plmt_rg:5|
|plmt_rg:5|x1:3|
|plmt_rg:5|x2:4|
|plmt_rg:5|rg:8|
|plmt_rg:5|rg:7|
|plmt_rg:5|rg:6|
|plmt_rg:5|rg:5|
|plmt_sum:6|
|plmt_sum:6|sm:11|
|plmt_sum:6|sm:14|
|plmt_sum:6|sm:13|
|plmt_sum:6|sm:12|
|plmt_ctr:15|
|plmt_ctr:15|x1:11|
|plmt_ctr:15|x2:10|
|plmt_ctr:15|ctr:14|
|plmt_ctr:15|ctr:35|
|plmt_ctr:15|ctr:27|
|plmt_ctr:15|ctr:26|
|plmt_ctr:15|ctr:25|
|plmt_ctr:15|ctr:24|
|plmt_ctr:15|ctr:15|
|plmt_ctr:15|ctr:17|
|plmt_ctr:15|ctr:16|


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

***** Logic for device 'ictr' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                             R                       R     R  R  
                             E                       E     E  E  
                             S  V                    S     S  S  
                             E  C                    E  V  E  E  
                             R  C                    R  C  R  R  
                 C  D  G  D  V  I  G  G  G  G  G  Q  V  C  V  V  
              F  L  1  N  1  E  N  N  N  N  N  N  1  E  I  E  E  
              0  K  2  D  1  D  T  D  D  D  D  D  2  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      F1 | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
      F2 | 12                                                  58 | GND 
      F3 | 13                                                  57 | RESERVED 
      D4 | 14                                                  56 | overflow 
      D3 | 15                                                  55 | Q10 
     GND | 16                                                  54 | RESERVED 
      D2 | 17                                                  53 | VCCIO 
      D1 | 18                  EPM7096LC68-7                   52 | RESERVED 
     Q11 | 19                                                  51 | RESERVED 
      Q5 | 20                                                  50 | RESERVED 
   VCCIO | 21                                                  49 | RESERVED 
      Q2 | 22                                                  48 | GND 
      Q0 | 23                                                  47 | RESERVED 
      Q7 | 24                                                  46 | Q3 
      Q4 | 25                                                  45 | Q8 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              D  D  Q  D  V  D  D  G  V  Q  D  G  D  R  R  Q  V  
              7  8  1  6  C  9  5  N  C  9  0  N  1  E  E  6  C  
                          C        D  C        D  0  S  S     C  
                          I           I              E  E     I  
                          O           N              R  R     O  
                                      T              V  V        
                                                     E  E        
                                                     D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     9/16( 56%)   7/ 8( 87%)   9/16( 56%)  14/36( 38%) 
B:    LC17 - LC32     6/16( 37%)   8/ 8(100%)   5/16( 31%)  31/36( 86%) 
C:    LC33 - LC48    13/16( 81%)   8/ 8(100%)  16/16(100%)  26/36( 72%) 
D:    LC49 - LC64    14/16( 87%)   5/ 8( 62%)  13/16( 81%)  32/36( 88%) 
E:    LC65 - LC80     9/16( 56%)   2/ 8( 25%)  11/16( 68%)  27/36( 75%) 
F:    LC81 - LC96    16/16(100%)   2/ 8( 25%)  16/16(100%)  26/36( 72%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            32/48     ( 66%)
Total logic cells used:                         67/96     ( 69%)
Total shareable expanders used:                 14/96     ( 14%)
Total Turbo logic cells used:                   67/96     ( 69%)
Total shareable expanders not available (n/a):  56/96     ( 58%)
Average fan-in:                                  10.95
Total fan-in:                                   734

Total input pins required:                      18
Total output pins required:                     14
Total bidirectional pins required:               0
Total logic cells required:                     67
Total flipflops required:                       13
Total product terms required:                  331
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           9

Synthesized logic cells:                        53/  96   ( 55%)



Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   8    (9)  (A)      INPUT               0      0   0    0    0   13    0  CLK
  37   (51)  (D)      INPUT               0      0   0    0    0    1    0  D0
  18   (25)  (B)      INPUT               0      0   0    0    0    1    0  D1
  17   (27)  (B)      INPUT               0      0   0    0    0    0    1  D2
  15   (29)  (B)      INPUT               0      0   0    0    0    0    1  D3
  14   (32)  (B)      INPUT               0      0   0    0    0    0    2  D4
  33   (33)  (C)      INPUT               0      0   0    0    0    0    1  D5
  30   (37)  (C)      INPUT               0      0   0    0    0    1    2  D6
  27   (43)  (C)      INPUT               0      0   0    0    0    0    3  D7
  28   (41)  (C)      INPUT               0      0   0    0    0    0    3  D8
  32   (35)  (C)      INPUT               0      0   0    0    0    0    2  D9
  39   (53)  (D)      INPUT               0      0   0    0    0    0    2  D10
   5   (14)  (A)      INPUT               0      0   0    0    0    0    1  D11
   7   (12)  (A)      INPUT               0      0   0    0    0    0    3  D12
   9    (8)  (A)      INPUT               0      0   0    0    0   13   38  F0
  10    (6)  (A)      INPUT               0      0   0    0    0   13   43  F1
  12    (4)  (A)      INPUT               0      0   0    0    0   12   49  F2
  13    (1)  (A)      INPUT               0      0   0    0    0   14   52  F3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  56     81    F     OUTPUT      t        4      1   0    4   13    0    0  overflow
  23     17    B         FF      t        2      1   1    6    1   11   36  Q0 (|plmt_rg:5|rg:5|:6)
  29     40    C         FF      t        5      2   1    6    2    5   41  Q1 (|plmt_rg:5|rg:6|:6)
  22     19    B         FF      t        2      1   1    5    4    3   40  Q2 (|plmt_rg:5|rg:7|:6)
  46     65    E         FF      t        3      1   1    5    8    8   38  Q3 (|plmt_rg:5|rg:8|:6)
  25     45    C         FF      t        1      1   0    4    4    6   38  Q4 (|plmt_ctr:15|ctr:14|:5)
  20     21    B         FF      t        1      1   0    4    5    6   38  Q5 (|plmt_ctr:15|ctr:15|:5)
  42     59    D         FF      t        2      1   1    6    9    6   30  Q6 (|plmt_ctr:15|ctr:16|:5)
  24     48    C         FF      t        2      1   1    5   10    5   25  Q7 (|plmt_ctr:15|ctr:17|:5)
  45     64    D         FF      t        2      1   1    5   11    4   20  Q8 (|plmt_ctr:15|ctr:35|:5)
  36     49    D         FF      t        3      1   1    5   13    4   16  Q9 (|plmt_ctr:15|ctr:24|:5)
  55     80    E         FF      t        2      1   1    5   14    2   12  Q10 (|plmt_ctr:15|ctr:25|:5)
  19     24    B         FF      t        0      0   0    3    6    2   10  Q11 (|plmt_ctr:15|ctr:26|:5)
  65     96    F         FF      t        2      1   1    5   16    1    2  Q12 (|plmt_ctr:15|ctr:27|:5)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     46    C       SOFT    s t        1      0   1    5    5    1    0  |plmt_ctr:15|ctr:14|~11~1
  (4)    16    A       SOFT    s t        1      0   1    4    4    1    0  |plmt_ctr:15|ctr:14|~11~2
   -     44    C       SOFT    s t        1      0   1    4    4    1    0  |plmt_ctr:15|ctr:14|~11~3
   -     82    F       SOFT    s t        0      0   0    2    3    1    0  |plmt_ctr:15|ctr:14|~11~4
   -     54    D       SOFT    s t        1      0   1    4    4    1    0  |plmt_ctr:15|ctr:15|~11~1
   -     39    C       SOFT    s t        1      0   1    4    5    1    0  |plmt_ctr:15|ctr:15|~11~2
 (39)    53    D       SOFT    s t        1      0   1    4    6    1    0  |plmt_ctr:15|ctr:15|~11~3
 (27)    43    C       SOFT    s t        1      0   1    4    5    1    0  |plmt_ctr:15|ctr:15|~11~4
   -     52    D       SOFT    s t        0      0   0    1    3    1    0  |plmt_ctr:15|ctr:15|~11~5
   -     50    D       SOFT    s t        1      0   1    4    5    1    0  |plmt_ctr:15|ctr:16|~11~1
   -     60    D       SOFT    s t        1      0   1    3    6    1    0  |plmt_ctr:15|ctr:16|~11~2
   -     58    D       SOFT    s t        1      0   1    4    5    1    0  |plmt_ctr:15|ctr:16|~11~3
 (41)    57    D       SOFT    s t        1      0   1    4    6    1    0  |plmt_ctr:15|ctr:16|~11~4
 (40)    56    D       SOFT    s t        0      0   0    3    2    1    0  |plmt_ctr:15|ctr:16|~11~5
 (52)    75    E       SOFT    s t        1      0   1    4    7    1    0  |plmt_ctr:15|ctr:17|~11~1
 (49)    69    E       SOFT    s t        1      0   1    4    7    1    0  |plmt_ctr:15|ctr:17|~11~2
 (44)    61    D       SOFT    s t        1      0   1    5    7    1    0  |plmt_ctr:15|ctr:17|~11~3
   -     55    D       SOFT    s t        1      0   1    4    7    1    0  |plmt_ctr:15|ctr:17|~11~4
   -     62    D       SOFT    s t        0      0   0    3    3    1    0  |plmt_ctr:15|ctr:17|~11~5
 (13)     1    A       SOFT    s t        1      0   1    4    9    1    0  |plmt_ctr:15|ctr:24|~11~1
   -     10    A       SOFT    s t        1      0   1    4    9    1    0  |plmt_ctr:15|ctr:24|~11~2
 (10)     6    A       SOFT    s t        1      0   1    4    9    1    0  |plmt_ctr:15|ctr:24|~11~3
   -     74    E       SOFT    s t        1      0   1    5    6    1    0  |plmt_ctr:15|ctr:24|~11~4
   -     78    E       SOFT    s t        1      0   1    3    5    1    0  |plmt_ctr:15|ctr:24|~11~5
   -      7    A       SOFT    s t        1      0   1    4   10    1    0  |plmt_ctr:15|ctr:25|~11~1
  (8)     9    A       SOFT    s t        1      0   1    4   10    1    0  |plmt_ctr:15|ctr:25|~11~2
  (7)    12    A       SOFT    s t        1      0   1    4   10    1    0  |plmt_ctr:15|ctr:25|~11~3
 (18)    25    B       SOFT    s t        1      0   1    5    6    1    0  |plmt_ctr:15|ctr:25|~11~4
   -     26    B       SOFT    s t        1      0   1    3    5    1    0  |plmt_ctr:15|ctr:25|~11~5
   -     83    F       SOFT    s t        0      0   0    2    1    1    0  |plmt_ctr:15|ctr:25|~11~6
 (59)    86    F       SOFT    s t        1      0   1    4   11    1    0  |plmt_ctr:15|ctr:26|~11~1
   -     95    F       SOFT    s t        1      0   1    4   12    1    0  |plmt_ctr:15|ctr:26|~11~2
   -     91    F       SOFT    s t        1      0   1    4   12    1    0  |plmt_ctr:15|ctr:26|~11~3
 (64)    94    F       SOFT    s t        1      0   1    4   11    1    0  |plmt_ctr:15|ctr:26|~11~4
   -     93    F       SOFT    s t        1      0   1    4   10    1    0  |plmt_ctr:15|ctr:26|~11~5
 (62)    92    F       SOFT    s t        0      0   0    4    9    1    0  |plmt_ctr:15|ctr:26|~11~6
   -     90    F       SOFT    s t        1      0   1    4   12    1    0  |plmt_ctr:15|ctr:27|~11~1
 (61)    89    F       SOFT    s t        1      0   1    4   12    1    0  |plmt_ctr:15|ctr:27|~11~2
 (60)    88    F       SOFT    s t        1      0   1    4   12    1    0  |plmt_ctr:15|ctr:27|~11~3
   -     87    F       SOFT    s t        1      0   1    5    6    1    0  |plmt_ctr:15|ctr:27|~11~4
   -     85    F       SOFT    s t        1      0   1    3    5    1    0  |plmt_ctr:15|ctr:27|~11~5
 (57)    84    F       SOFT    s t        0      0   0    3    3    1    0  |plmt_ctr:15|ctr:27|~11~6
   -      3    A       SOFT    s t        1      0   1    4    8    1    0  |plmt_ctr:15|ctr:35|~11~1
   -     13    A       SOFT    s t        1      0   1    4    8    1    0  |plmt_ctr:15|ctr:35|~11~2
   -     68    E       SOFT    s t        1      0   1    5    8    1    0  |plmt_ctr:15|ctr:35|~11~3
   -     66    E       SOFT    s t        1      0   1    5    9    1    0  |plmt_ctr:15|ctr:35|~11~4
 (51)    73    E       SOFT    s t        1      0   1    3    4    1    0  |plmt_ctr:15|ctr:35|~11~5
 (30)    37    C       SOFT    s t        1      0   1    3    3    1    0  |plmt_rg:5|rg:7|~10~1
   -     36    C       SOFT    s t        1      0   1    5    3    1    0  |plmt_rg:5|rg:7|~10~2
 (32)    35    C       SOFT    s t        1      0   1    3    4    1    0  |plmt_rg:5|rg:8|~10~1
   -     34    C       SOFT    s t        1      0   1    4    3    1    0  |plmt_rg:5|rg:8|~10~2
 (33)    33    C       SOFT    s t        1      0   1    4    4    1    0  |plmt_rg:5|rg:8|~10~3
   -     47    C       SOFT    s t        1      0   1    4    3    1    0  |plmt_rg:5|rg:8|~10~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                           Logic cells placed in LAB 'A'
        +----------------- LC16 |plmt_ctr:15|ctr:14|~11~2
        | +--------------- LC1 |plmt_ctr:15|ctr:24|~11~1
        | | +------------- LC10 |plmt_ctr:15|ctr:24|~11~2
        | | | +----------- LC6 |plmt_ctr:15|ctr:24|~11~3
        | | | | +--------- LC7 |plmt_ctr:15|ctr:25|~11~1
        | | | | | +------- LC9 |plmt_ctr:15|ctr:25|~11~2
        | | | | | | +----- LC12 |plmt_ctr:15|ctr:25|~11~3
        | | | | | | | +--- LC3 |plmt_ctr:15|ctr:35|~11~1
        | | | | | | | | +- LC13 |plmt_ctr:15|ctr:35|~11~2
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':

Pin
9    -> * * * * * * * * * | * * * * * * | <-- F0
10   -> * * * * * * * * * | * * * * * * | <-- F1
12   -> * * * * * * * * * | * * * * * * | <-- F2
13   -> * * * * * * * * * | * * * * * * | <-- F3
LC17 -> * * * * * * * * * | * * * * * * | <-- Q0
LC40 -> * * * * * * * * * | * * * * * * | <-- Q1
LC19 -> * * * * * * * * * | * * * * * * | <-- Q2
LC65 -> - * * * * * * * * | * * * * * * | <-- Q3
LC45 -> * * * * * * * * * | * * * * * * | <-- Q4
LC21 -> - * * * * * * * * | * * * * * * | <-- Q5
LC59 -> - * * * * * * * * | * * * * * * | <-- Q6
LC48 -> - * * * * * * * * | * * - * * * | <-- Q7
LC64 -> - * * * * * * - - | * * - * * * | <-- Q8
LC49 -> - - - - * * * - - | * * - * * * | <-- Q9


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC25 |plmt_ctr:15|ctr:25|~11~4
        | +--------- LC26 |plmt_ctr:15|ctr:25|~11~5
        | | +------- LC17 Q0
        | | | +----- LC19 Q2
        | | | | +--- LC21 Q5
        | | | | | +- LC24 Q11
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC17 -> * - * * - - | * * * * * * | <-- Q0
LC19 -> * - - - - - | * * * * * * | <-- Q2
LC21 -> - * - - - - | * * * * * * | <-- Q5

Pin
8    -> - - * * * * | - * * * * * | <-- CLK
37   -> - - * - - - | - * - - - - | <-- D0
39   -> * * - - - - | - * - - - - | <-- D10
9    -> * - * * * - | * * * * * * | <-- F0
10   -> * - * * * - | * * * * * * | <-- F1
12   -> * * * * - * | * * * * * * | <-- F2
13   -> * * * * * * | * * * * * * | <-- F3
LC54 -> - - - - * - | - * - - - - | <-- |plmt_ctr:15|ctr:15|~11~1
LC39 -> - - - - * - | - * - - - - | <-- |plmt_ctr:15|ctr:15|~11~2
LC53 -> - - - - * - | - * - - - - | <-- |plmt_ctr:15|ctr:15|~11~3
LC43 -> - - - - * - | - * - - - - | <-- |plmt_ctr:15|ctr:15|~11~4
LC52 -> - - - - * - | - * - - - - | <-- |plmt_ctr:15|ctr:15|~11~5
LC86 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~1
LC95 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~2
LC91 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~3
LC94 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~4
LC93 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~5
LC92 -> - - - - - * | - * - - - - | <-- |plmt_ctr:15|ctr:26|~11~6
LC37 -> - - - * - - | - * - - - - | <-- |plmt_rg:5|rg:7|~10~1
LC36 -> - - - * - - | - * - - - - | <-- |plmt_rg:5|rg:7|~10~2
LC40 -> * - - * - - | * * * * * * | <-- Q1
LC65 -> * - - - - - | * * * * * * | <-- Q3
LC45 -> * - - - - - | * * * * * * | <-- Q4
LC59 -> - * - - - - | * * * * * * | <-- Q6
LC48 -> - * - - - - | * * - * * * | <-- Q7
LC64 -> - * - - - - | * * - * * * | <-- Q8
LC49 -> - * - - - - | * * - * * * | <-- Q9
LC80 -> * - - - - - | - * - - - * | <-- Q10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                   Logic cells placed in LAB 'C'
        +------------------------- LC46 |plmt_ctr:15|ctr:14|~11~1
        | +----------------------- LC44 |plmt_ctr:15|ctr:14|~11~3
        | | +--------------------- LC39 |plmt_ctr:15|ctr:15|~11~2
        | | | +------------------- LC43 |plmt_ctr:15|ctr:15|~11~4
        | | | | +----------------- LC37 |plmt_rg:5|rg:7|~10~1
        | | | | | +--------------- LC36 |plmt_rg:5|rg:7|~10~2
        | | | | | | +------------- LC35 |plmt_rg:5|rg:8|~10~1
        | | | | | | | +----------- LC34 |plmt_rg:5|rg:8|~10~2
        | | | | | | | | +--------- LC33 |plmt_rg:5|rg:8|~10~3
        | | | | | | | | | +------- LC47 |plmt_rg:5|rg:8|~10~4
        | | | | | | | | | | +----- LC40 Q1
        | | | | | | | | | | | +--- LC45 Q4
        | | | | | | | | | | | | +- LC48 Q7
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC46 -> - - - - - - - - - - - * - | - - * - - - | <-- |plmt_ctr:15|ctr:14|~11~1
LC44 -> - - - - - - - - - - - * - | - - * - - - | <-- |plmt_ctr:15|ctr:14|~11~3
LC40 -> * * * * * * * * * * * - - | * * * * * * | <-- Q1
LC45 -> * * - * - - - - - - - - * | * * * * * * | <-- Q4

Pin
8    -> - - - - - - - - - - * * * | - * * * * * | <-- CLK
18   -> - - - - - - - - - - * - - | - - * - - - | <-- D1
17   -> - - - - - * - - - - - - - | - - * - - - | <-- D2
15   -> - - - - - - - - - * - - - | - - * - - - | <-- D3
14   -> * * - - - - - - - - - - - | - - * - - - | <-- D4
33   -> - - - * - - - - - - - - - | - - * - - - | <-- D5
9    -> * - * - * * * * * - * * * | * * * * * * | <-- F0
10   -> * * * * * * * * * * * * * | * * * * * * | <-- F1
12   -> * * * * * * - * * * * - * | * * * * * * | <-- F2
13   -> * * * * - * * * * * * * * | * * * * * * | <-- F3
LC16 -> - - - - - - - - - - - * - | - - * - - - | <-- |plmt_ctr:15|ctr:14|~11~2
LC82 -> - - - - - - - - - - - * - | - - * - - - | <-- |plmt_ctr:15|ctr:14|~11~4
LC75 -> - - - - - - - - - - - - * | - - * - - - | <-- |plmt_ctr:15|ctr:17|~11~1
LC69 -> - - - - - - - - - - - - * | - - * - - - | <-- |plmt_ctr:15|ctr:17|~11~2
LC61 -> - - - - - - - - - - - - * | - - * - - - | <-- |plmt_ctr:15|ctr:17|~11~3
LC55 -> - - - - - - - - - - - - * | - - * - - - | <-- |plmt_ctr:15|ctr:17|~11~4
LC62 -> - - - - - - - - - - - - * | - - * - - - | <-- |plmt_ctr:15|ctr:17|~11~5
LC17 -> * * * - * * * * * - * - * | * * * * * * | <-- Q0
LC19 -> * * * * * * * - * * - - - | * * * * * * | <-- Q2
LC65 -> * - * * - - * * * * - - * | * * * * * * | <-- Q3
LC21 -> - - * * - - - - - - - - * | * * * * * * | <-- Q5
LC59 -> - - - - - - - - - - - - * | * * * * * * | <-- Q6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                     Logic cells placed in LAB 'D'
        +--------------------------- LC54 |plmt_ctr:15|ctr:15|~11~1
        | +------------------------- LC53 |plmt_ctr:15|ctr:15|~11~3
        | | +----------------------- LC52 |plmt_ctr:15|ctr:15|~11~5
        | | | +--------------------- LC50 |plmt_ctr:15|ctr:16|~11~1
        | | | | +------------------- LC60 |plmt_ctr:15|ctr:16|~11~2
        | | | | | +----------------- LC58 |plmt_ctr:15|ctr:16|~11~3
        | | | | | | +--------------- LC57 |plmt_ctr:15|ctr:16|~11~4
        | | | | | | | +------------- LC56 |plmt_ctr:15|ctr:16|~11~5
        | | | | | | | | +----------- LC61 |plmt_ctr:15|ctr:17|~11~3
        | | | | | | | | | +--------- LC55 |plmt_ctr:15|ctr:17|~11~4
        | | | | | | | | | | +------- LC62 |plmt_ctr:15|ctr:17|~11~5
        | | | | | | | | | | | +----- LC59 Q6
        | | | | | | | | | | | | +--- LC64 Q8
        | | | | | | | | | | | | | +- LC49 Q9
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC50 -> - - - - - - - - - - - * - - | - - - * - - | <-- |plmt_ctr:15|ctr:16|~11~1
LC60 -> - - - - - - - - - - - * - - | - - - * - - | <-- |plmt_ctr:15|ctr:16|~11~2
LC58 -> - - - - - - - - - - - * - - | - - - * - - | <-- |plmt_ctr:15|ctr:16|~11~3
LC57 -> - - - - - - - - - - - * - - | - - - * - - | <-- |plmt_ctr:15|ctr:16|~11~4
LC56 -> - - - - - - - - - - - * - - | - - - * - - | <-- |plmt_ctr:15|ctr:16|~11~5
LC59 -> - - - - - - * * * * * - * * | * * * * * * | <-- Q6
LC64 -> - - - - - - - - - - - - - * | * * - * * * | <-- Q8
LC49 -> - - - - - - - - - - - - - * | * * - * * * | <-- Q9

Pin
8    -> - - - - - - - - - - - * * * | - * * * * * | <-- CLK
30   -> - - - - - - * * - - - * - - | - - - * - - | <-- D6
27   -> - - - - - - - - * * * - - - | - - - * - - | <-- D7
9    -> * * - * * * - - * - - * * * | * * * * * * | <-- F0
10   -> * * - * * * * - * * - * * * | * * * * * * | <-- F1
12   -> * * - * - * * * * * * * * * | * * * * * * | <-- F2
13   -> * * * * * * * * * * * * * * | * * * * * * | <-- F3
LC1  -> - - - - - - - - - - - - - * | - - - * - - | <-- |plmt_ctr:15|ctr:24|~11~1
LC10 -> - - - - - - - - - - - - - * | - - - * - - | <-- |plmt_ctr:15|ctr:24|~11~2
LC6  -> - - - - - - - - - - - - - * | - - - * - - | <-- |plmt_ctr:15|ctr:24|~11~3
LC74 -> - - - - - - - - - - - - - * | - - - * - - | <-- |plmt_ctr:15|ctr:24|~11~4
LC78 -> - - - - - - - - - - - - - * | - - - * - - | <-- |plmt_ctr:15|ctr:24|~11~5
LC3  -> - - - - - - - - - - - - * - | - - - * - - | <-- |plmt_ctr:15|ctr:35|~11~1
LC13 -> - - - - - - - - - - - - * - | - - - * - - | <-- |plmt_ctr:15|ctr:35|~11~2
LC68 -> - - - - - - - - - - - - * - | - - - * - - | <-- |plmt_ctr:15|ctr:35|~11~3
LC66 -> - - - - - - - - - - - - * - | - - - * - - | <-- |plmt_ctr:15|ctr:35|~11~4
LC73 -> - - - - - - - - - - - - * - | - - - * - - | <-- |plmt_ctr:15|ctr:35|~11~5
LC17 -> * * - * * * - - * - - * * * | * * * * * * | <-- Q0
LC40 -> * * - * * * * - * * - * - - | * * * * * * | <-- Q1
LC19 -> - * - - * * * - * * - * - - | * * * * * * | <-- Q2
LC65 -> - * * * * - * - * * - * * * | * * * * * * | <-- Q3
LC45 -> * * * * * * * - * * - - * * | * * * * * * | <-- Q4
LC21 -> * * * * * * * * * * * - * * | * * * * * * | <-- Q5
LC48 -> - - - - - - - - - * * - * * | * * - * * * | <-- Q7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                           Logic cells placed in LAB 'E'
        +----------------- LC75 |plmt_ctr:15|ctr:17|~11~1
        | +--------------- LC69 |plmt_ctr:15|ctr:17|~11~2
        | | +------------- LC74 |plmt_ctr:15|ctr:24|~11~4
        | | | +----------- LC78 |plmt_ctr:15|ctr:24|~11~5
        | | | | +--------- LC68 |plmt_ctr:15|ctr:35|~11~3
        | | | | | +------- LC66 |plmt_ctr:15|ctr:35|~11~4
        | | | | | | +----- LC73 |plmt_ctr:15|ctr:35|~11~5
        | | | | | | | +--- LC65 Q3
        | | | | | | | | +- LC80 Q10
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC65 -> * * * - * * - * * | * * * * * * | <-- Q3

Pin
8    -> - - - - - - - * * | - * * * * * | <-- CLK
28   -> - - - - * * * - - | - - - - * - | <-- D8
32   -> - - * * - - - - - | - - - - * - | <-- D9
9    -> * * * - * * - * * | * * * * * * | <-- F0
10   -> * * * - * * - * * | * * * * * * | <-- F1
12   -> * * * * * * * * * | * * * * * * | <-- F2
13   -> * * * * * * * * * | * * * * * * | <-- F3
LC7  -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~1
LC9  -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~2
LC12 -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~3
LC25 -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~4
LC26 -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~5
LC83 -> - - - - - - - - * | - - - - * - | <-- |plmt_ctr:15|ctr:25|~11~6
LC35 -> - - - - - - - * - | - - - - * - | <-- |plmt_rg:5|rg:8|~10~1
LC34 -> - - - - - - - * - | - - - - * - | <-- |plmt_rg:5|rg:8|~10~2
LC33 -> - - - - - - - * - | - - - - * - | <-- |plmt_rg:5|rg:8|~10~3
LC47 -> - - - - - - - * - | - - - - * - | <-- |plmt_rg:5|rg:8|~10~4
LC17 -> * * * - * * - * * | * * * * * * | <-- Q0
LC40 -> * * * - * * - * - | * * * * * * | <-- Q1
LC19 -> * * * - * * - * - | * * * * * * | <-- Q2
LC45 -> * * * - * * - - * | * * * * * * | <-- Q4
LC21 -> * * - * * * * - * | * * * * * * | <-- Q5
LC59 -> * * - * * * * - * | * * * * * * | <-- Q6
LC48 -> - - - * * * * - * | * * - * * * | <-- Q7
LC64 -> - - - * - * * - * | * * - * * * | <-- Q8
LC49 -> - - * * - - - - * | * * - * * * | <-- Q9


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 overflow
        | +----------------------------- LC82 |plmt_ctr:15|ctr:14|~11~4
        | | +--------------------------- LC83 |plmt_ctr:15|ctr:25|~11~6
        | | | +------------------------- LC86 |plmt_ctr:15|ctr:26|~11~1
        | | | | +----------------------- LC95 |plmt_ctr:15|ctr:26|~11~2
        | | | | | +--------------------- LC91 |plmt_ctr:15|ctr:26|~11~3
        | | | | | | +------------------- LC94 |plmt_ctr:15|ctr:26|~11~4
        | | | | | | | +----------------- LC93 |plmt_ctr:15|ctr:26|~11~5
        | | | | | | | | +--------------- LC92 |plmt_ctr:15|ctr:26|~11~6
        | | | | | | | | | +------------- LC90 |plmt_ctr:15|ctr:27|~11~1
        | | | | | | | | | | +----------- LC89 |plmt_ctr:15|ctr:27|~11~2
        | | | | | | | | | | | +--------- LC88 |plmt_ctr:15|ctr:27|~11~3
        | | | | | | | | | | | | +------- LC87 |plmt_ctr:15|ctr:27|~11~4
        | | | | | | | | | | | | | +----- LC85 |plmt_ctr:15|ctr:27|~11~5
        | | | | | | | | | | | | | | +--- LC84 |plmt_ctr:15|ctr:27|~11~6
        | | | | | | | | | | | | | | | +- LC96 Q12
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC90 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~1
LC89 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~2
LC88 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~3
LC87 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~4
LC85 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~5
LC84 -> - - - - - - - - - - - - - - - * | - - - - - * | <-- |plmt_ctr:15|ctr:27|~11~6
LC96 -> * - - - - - - - - - - - * - * - | - - - - - * | <-- Q12

Pin
8    -> - - - - - - - - - - - - - - - * | - * * * * * | <-- CLK
5    -> - - - - - - - - * - - - - - - - | - - - - - * | <-- D11
7    -> - - - - - - - - - - - - * * * - | - - - - - * | <-- D12
9    -> * - - * * * * * * * * * * - - * | * * * * * * | <-- F0
10   -> * - - * * * * * * * * * * - - * | * * * * * * | <-- F1
12   -> * * * * * * * * - * * * * * * * | * * * * * * | <-- F2
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- F3
LC17 -> * - - * * * - - - * * * * - - * | * * * * * * | <-- Q0
LC40 -> * - - * * * * - - * * * * - - - | * * * * * * | <-- Q1
LC19 -> * * - * * * * * - * * * * - - - | * * * * * * | <-- Q2
LC65 -> * * - - * * * * * * * * * - - * | * * * * * * | <-- Q3
LC45 -> * * - * * * * * * * * * * - - * | * * * * * * | <-- Q4
LC21 -> * - - * * * * * * * * * - * - * | * * * * * * | <-- Q5
LC59 -> * - - * * * * * * * * * - * - * | * * * * * * | <-- Q6
LC48 -> * - - * * * * * * * * * - * - * | * * - * * * | <-- Q7
LC64 -> * - - * * * * * * * * * - * - * | * * - * * * | <-- Q8
LC49 -> * - - * * * * * * * * * - * - * | * * - * * * | <-- Q9
LC80 -> * - * * * * * * * * * * - - * * | - * - - - * | <-- Q10
LC24 -> * - - * * * * * * * * * - - * * | - - - - - * | <-- Q11


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt
ictr

** EQUATIONS **

CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', location is LC081, type is output.
 overflow = LCELL( _EQ001 $  GND);
  _EQ001 =  F1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 &  Q12 & 
              _X001 &  _X002 &  _X003
         #  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 &  Q12 & 
              _X002 &  _X003 &  _X004
         #  F2 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 &  Q12 & 
              _X002
         #  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11 &  Q12;
  _X001  = EXP(!F0 & !Q0 & !Q1);
  _X002  = EXP(!F3 & !Q3);
  _X003  = EXP(!F2 & !Q2);
  _X004  = EXP(!F0 & !Q0);

-- Node name is 'Q0' = '|plmt_rg:5|rg:5|G' 
-- Equation name is 'Q0', type is output 
 Q0      = DFFE( _EQ002 $  VCC,  CLK, !_EQ003,  VCC,  VCC);
  _EQ002 = !D0 &  F2 &  F3
         # !F0 & !F2 &  Q0
         # !F0 & !F3 &  Q0;
  _EQ003 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q1' = '|plmt_rg:5|rg:6|G' 
-- Equation name is 'Q1', type is output 
 Q1      = DFFE( _EQ004 $  VCC,  CLK, !_EQ005,  VCC,  VCC);
  _EQ004 = !F1 &  Q1 &  _X004 &  _X006
         # !F0 & !Q0 &  _X006 &  _X007
         # !D1 &  F2 &  F3;
  _X004  = EXP(!F0 & !Q0);
  _X006  = EXP( F2 &  F3);
  _X007  = EXP(!F1 &  Q1);
  _EQ005 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q2' = '|plmt_rg:5|rg:7|G' 
-- Equation name is 'Q2', type is output 
 Q2      = DFFE( _EQ006 $  _EQ007,  CLK, !_EQ008,  VCC,  VCC);
  _EQ006 = !F0 &  F2 & !F3 & !_LC036 & !_LC037 & !Q0 & !Q1
         # !F0 & !F1 &  F2 & !F3 & !_LC036 & !_LC037 & !Q0;
  _EQ007 = !_LC036 & !_LC037;
  _EQ008 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q3' = '|plmt_rg:5|rg:8|G' 
-- Equation name is 'Q3', type is output 
 Q3      = DFFE( _EQ009 $  _EQ010,  CLK, !_EQ011,  VCC,  VCC);
  _EQ009 = !F0 & !F3 & !_LC033 & !_LC034 & !_LC035 & !_LC047 & !Q0 & !Q1 & 
             !Q2 & !Q3 &  _X008
         # !F0 & !F1 & !F3 & !_LC033 & !_LC034 & !_LC035 & !_LC047 & !Q0 & 
             !Q2 & !Q3 &  _X008;
  _X008  = EXP(!F2 & !Q2 & !Q3);
  _EQ010 = !_LC033 & !_LC034 & !_LC035 & !_LC047 &  _X008;
  _X008  = EXP(!F2 & !Q2 & !Q3);
  _EQ011 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q4' = '|plmt_ctr:15|ctr:14|Q' 
-- Equation name is 'Q4', type is output 
 Q4      = DFFE( _EQ012 $ !F3,  CLK, !_EQ013,  VCC,  VCC);
  _EQ012 = !_LC016 & !_LC044 & !_LC046 & !_LC082;
  _EQ013 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q5' = '|plmt_ctr:15|ctr:15|Q' 
-- Equation name is 'Q5', type is output 
 Q5      = DFFE( _EQ014 $  VCC,  CLK, !_EQ015,  VCC,  VCC);
  _EQ014 = !_LC039 & !_LC043 & !_LC052 & !_LC053 & !_LC054;
  _EQ015 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q6' = '|plmt_ctr:15|ctr:16|Q' 
-- Equation name is 'Q6', type is output 
 Q6      = DFFE( _EQ016 $  _EQ017,  CLK, !_EQ018,  VCC,  VCC);
  _EQ016 = !D6 & !F0 & !F1 &  F2 &  F3 & !_LC050 & !_LC056 & !_LC057 & 
             !_LC058 & !_LC060 & !Q0 & !Q2 & !Q3
         # !D6 & !F0 &  F2 &  F3 & !_LC050 & !_LC056 & !_LC057 & !_LC058 & 
             !_LC060 & !Q0 & !Q1 & !Q2 & !Q3;
  _EQ017 = !_LC050 & !_LC056 & !_LC057 & !_LC058 & !_LC060;
  _EQ018 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q7' = '|plmt_ctr:15|ctr:17|Q' 
-- Equation name is 'Q7', type is output 
 Q7      = DFFE( _EQ019 $  _EQ020,  CLK, !_EQ021,  VCC,  VCC);
  _EQ019 =  F0 &  F1 &  F2 & !F3 & !_LC055 & !_LC061 & !_LC062 & !_LC069 & 
             !_LC075 &  Q3 &  Q4 &  Q5 &  Q6
         #  F1 &  F2 & !F3 & !_LC055 & !_LC061 & !_LC062 & !_LC069 & !_LC075 & 
              Q0 &  Q3 &  Q4 &  Q5 &  Q6;
  _EQ020 = !_LC055 & !_LC061 & !_LC062 & !_LC069 & !_LC075;
  _EQ021 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q8' = '|plmt_ctr:15|ctr:35|Q' 
-- Equation name is 'Q8', type is output 
 Q8      = DFFE( _EQ022 $  _EQ023,  CLK, !_EQ024,  VCC,  VCC);
  _EQ022 =  F0 &  F1 &  F2 & !F3 & !_LC003 & !_LC013 & !_LC066 & !_LC068 & 
             !_LC073 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 &  F2 & !F3 & !_LC003 & !_LC013 & !_LC066 & !_LC068 & !_LC073 & 
              Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7;
  _EQ023 = !_LC003 & !_LC013 & !_LC066 & !_LC068 & !_LC073;
  _EQ024 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q9' = '|plmt_ctr:15|ctr:24|Q' 
-- Equation name is 'Q9', type is output 
 Q9      = DFFE( _EQ025 $  _EQ026,  CLK, !_EQ027,  VCC,  VCC);
  _EQ025 =  F0 &  F1 &  F2 & !F3 & !_LC001 & !_LC006 & !_LC010 & !_LC074 & 
             !_LC078 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  _X009
         #  F1 &  F2 & !F3 & !_LC001 & !_LC006 & !_LC010 & !_LC074 & !_LC078 & 
              Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  _X009;
  _X009  = EXP(!F2 &  Q9);
  _EQ026 = !_LC001 & !_LC006 & !_LC010 & !_LC074 & !_LC078 &  _X009;
  _X009  = EXP(!F2 &  Q9);
  _EQ027 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q10' = '|plmt_ctr:15|ctr:25|Q' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( _EQ028 $  _EQ029,  CLK, !_EQ030,  VCC,  VCC);
  _EQ028 =  F0 &  F1 &  F2 & !F3 & !_LC007 & !_LC009 & !_LC012 & !_LC025 & 
             !_LC026 & !_LC083 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 &  F2 & !F3 & !_LC007 & !_LC009 & !_LC012 & !_LC025 & !_LC026 & 
             !_LC083 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9;
  _EQ029 = !_LC007 & !_LC009 & !_LC012 & !_LC025 & !_LC026 & !_LC083;
  _EQ030 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is 'Q11' = '|plmt_ctr:15|ctr:26|Q' 
-- Equation name is 'Q11', type is output 
 Q11     = TFFE( _EQ031,  _EQ032,  CLK,  VCC,  VCC);
  _EQ031 = !_LC086 & !_LC091 & !_LC092 & !_LC093 & !_LC094 & !_LC095;
  _EQ032 =  F2 &  F3;

-- Node name is 'Q12' = '|plmt_ctr:15|ctr:27|Q' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( _EQ033 $  _EQ034,  CLK, !_EQ035,  VCC,  VCC);
  _EQ033 =  F0 &  F1 &  F2 & !F3 & !_LC084 & !_LC085 & !_LC087 & !_LC088 & 
             !_LC089 & !_LC090 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 &  F2 & !F3 & !_LC084 & !_LC085 & !_LC087 & !_LC088 & !_LC089 & 
             !_LC090 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11;
  _EQ034 = !_LC084 & !_LC085 & !_LC087 & !_LC088 & !_LC089 & !_LC090;
  _EQ035 =  _X005;
  _X005  = EXP( F0 &  F1 &  F3);

-- Node name is '|plmt_ctr:15|ctr:14|~11~1' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ036 $  GND);
  _EQ036 = !D4 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3
         # !D4 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3
         # !D4 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !F0 & !F3 & !Q0 & !Q1 & !Q2 & !Q4
         # !F0 & !F1 & !F3 & !Q0 & !Q2 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:14|~11~2' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ037 $  GND);
  _EQ037 = !F0 & !F2 & !F3 & !Q0 & !Q1 & !Q4
         # !F0 & !F1 & !F2 & !F3 & !Q0 & !Q4
         #  F0 &  F1 & !F2 &  F3 &  Q2
         #  F1 & !F2 &  F3 &  Q0 &  Q2
         #  F0 & !F2 &  F3 &  Q1 &  Q2;

-- Node name is '|plmt_ctr:15|ctr:14|~11~3' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ038 $  GND);
  _EQ038 = !F2 &  F3 &  Q0 &  Q1 &  Q2
         #  F1 & !F2 &  F3 &  Q1 &  Q2
         # !F1 & !F3 & !Q1 & !Q2 & !Q4
         # !F1 & !F2 & !F3 & !Q1 & !Q4
         # !D4 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:14|~11~4' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ039 $  GND);
  _EQ039 = !F2 & !F3 & !Q2 & !Q4
         # !F2 &  F3 &  Q3
         # !F2 &  F3 &  Q4
         # !F3 & !Q3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:15|~11~1' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ040 $  GND);
  _EQ040 =  F1 &  F2 &  F3 &  Q1 &  Q4 &  Q5
         #  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5
         #  F0 &  F2 &  F3 &  Q1 &  Q4 &  Q5
         #  F1 &  F2 &  F3 &  Q0 &  Q4 &  Q5
         #  F0 &  F1 &  F2 &  F3 &  Q4 &  Q5;

-- Node name is '|plmt_ctr:15|ctr:15|~11~2' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ041 $  GND);
  _EQ041 = !F0 & !F2 & !F3 & !Q0 & !Q1 & !Q5
         # !F0 & !F1 & !F2 & !F3 & !Q0 & !Q5
         # !F0 & !F2 & !Q0 & !Q1 & !Q3 & !Q5
         # !F0 & !F1 & !F2 & !Q0 & !Q3 & !Q5
         # !F0 & !F3 & !Q0 & !Q1 & !Q2 & !Q5;

-- Node name is '|plmt_ctr:15|ctr:15|~11~3' 
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ042 $  GND);
  _EQ042 = !F0 & !F1 & !F3 & !Q0 & !Q2 & !Q5
         #  F2 &  F3 &  Q3 &  Q4 &  Q5
         #  F2 &  F3 &  Q2 &  Q4 &  Q5
         # !F1 & !F2 & !F3 & !Q1 & !Q5
         # !F1 & !F2 & !Q1 & !Q3 & !Q5;

-- Node name is '|plmt_ctr:15|ctr:15|~11~4' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ043 $  GND);
  _EQ043 = !F1 & !F3 & !Q1 & !Q2 & !Q5
         # !F2 & !F3 & !Q2 & !Q5
         # !F2 & !Q2 & !Q3 & !Q5
         #  D5 &  F2 &  F3
         # !F2 & !Q4 & !Q5;

-- Node name is '|plmt_ctr:15|ctr:15|~11~5' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ044 $  GND);
  _EQ044 = !F3 & !Q4 & !Q5
         # !F3 & !Q3 & !Q5;

-- Node name is '|plmt_ctr:15|ctr:16|~11~1' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ045 $  GND);
  _EQ045 =  F0 &  F1 &  F2 & !F3 &  Q3 &  Q4 &  Q5
         #  F1 &  F2 & !F3 &  Q0 &  Q3 &  Q4 &  Q5
         #  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5;

-- Node name is '|plmt_ctr:15|ctr:16|~11~2' 
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ046 $  GND);
  _EQ046 =  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5
         #  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5;

-- Node name is '|plmt_ctr:15|ctr:16|~11~3' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ047 $  GND);
  _EQ047 =  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5
         #  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5;

-- Node name is '|plmt_ctr:15|ctr:16|~11~4' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ048 $  GND);
  _EQ048 = !D6 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5
         # !F2 &  F3 &  Q3 &  Q4 &  Q5
         # !D6 &  F2 &  F3 & !Q6
         # !D6 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:16|~11~5' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ049 $  GND);
  _EQ049 = !D6 &  F2 &  F3 & !Q5
         # !F3 &  Q6
         # !F2 &  Q6;

-- Node name is '|plmt_ctr:15|ctr:17|~11~1' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ050 $  GND);
  _EQ050 =  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6;

-- Node name is '|plmt_ctr:15|ctr:17|~11~2' 
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ051 $  GND);
  _EQ051 =  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         #  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6;

-- Node name is '|plmt_ctr:15|ctr:17|~11~3' 
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ052 $  GND);
  _EQ052 =  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6
         # !D7 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3
         # !D7 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3;

-- Node name is '|plmt_ctr:15|ctr:17|~11~4' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ053 $  GND);
  _EQ053 =  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         # !D7 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6
         # !D7 &  F2 &  F3 & !Q7
         # !D7 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:17|~11~5' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ054 $  GND);
  _EQ054 = !D7 &  F2 &  F3 & !Q5
         # !D7 &  F2 &  F3 & !Q6
         # !F3 &  Q7
         # !F2 &  Q7;

-- Node name is '|plmt_ctr:15|ctr:24|~11~1' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ055 $  GND);
  _EQ055 =  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8;

-- Node name is '|plmt_ctr:15|ctr:24|~11~2' 
-- Equation name is '_LC010', type is buried 
-- synthesized logic cell 
_LC010   = LCELL( _EQ056 $  GND);
  _EQ056 =  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8;

-- Node name is '|plmt_ctr:15|ctr:24|~11~3' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ057 $  GND);
  _EQ057 =  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8;

-- Node name is '|plmt_ctr:15|ctr:24|~11~4' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ058 $  GND);
  _EQ058 = !D9 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3
         # !D9 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3
         # !D9 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !D9 &  F2 &  F3 & !Q9
         # !D9 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:24|~11~5' 
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ059 $  GND);
  _EQ059 = !D9 &  F2 &  F3 & !Q5
         # !D9 &  F2 &  F3 & !Q6
         # !D9 &  F2 &  F3 & !Q7
         # !D9 &  F2 &  F3 & !Q8
         # !F3 &  Q9;

-- Node name is '|plmt_ctr:15|ctr:25|~11~1' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ060 $  GND);
  _EQ060 =  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9;

-- Node name is '|plmt_ctr:15|ctr:25|~11~2' 
-- Equation name is '_LC009', type is buried 
-- synthesized logic cell 
_LC009   = LCELL( _EQ061 $  GND);
  _EQ061 =  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9;

-- Node name is '|plmt_ctr:15|ctr:25|~11~3' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ062 $  GND);
  _EQ062 =  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9;

-- Node name is '|plmt_ctr:15|ctr:25|~11~4' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ063 $  GND);
  _EQ063 = !D10 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3
         # !D10 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3
         # !D10 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !D10 &  F2 &  F3 & !Q10
         # !D10 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:25|~11~5' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ064 $  GND);
  _EQ064 = !D10 &  F2 &  F3 & !Q5
         # !D10 &  F2 &  F3 & !Q6
         # !D10 &  F2 &  F3 & !Q7
         # !D10 &  F2 &  F3 & !Q8
         # !D10 &  F2 &  F3 & !Q9;

-- Node name is '|plmt_ctr:15|ctr:25|~11~6' 
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ065 $  GND);
  _EQ065 = !F3 &  Q10
         # !F2 &  Q10;

-- Node name is '|plmt_ctr:15|ctr:26|~11~1' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ066 $  GND);
  _EQ066 = !F0 &  F1 &  F2 &  F3 &  Q0 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F2 &  F3 &  Q0 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  F2 &  F3 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11;

-- Node name is '|plmt_ctr:15|ctr:26|~11~2' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ067 $  GND);
  _EQ067 = !F0 &  F1 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  F2 &  Q0 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F2 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  F2 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11;

-- Node name is '|plmt_ctr:15|ctr:26|~11~3' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ068 $  GND);
  _EQ068 = !F0 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         # !F0 &  F1 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 & !F1 &  F2 &  F3 &  Q1 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 & !F1 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 & !F1 &  F2 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11;

-- Node name is '|plmt_ctr:15|ctr:26|~11~4' 
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ069 $  GND);
  _EQ069 =  F0 & !F1 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 &  F1 &  F2 & !F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 & !Q11
         #  F0 &  F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11
         #  F0 &  F1 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11;

-- Node name is '|plmt_ctr:15|ctr:26|~11~5' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ070 $  GND);
  _EQ070 =  F0 &  F1 &  F2 &  F3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11
         # !F0 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11
         # !F0 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11
         # !F1 &  F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
             !Q11;

-- Node name is '|plmt_ctr:15|ctr:26|~11~6' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ071 $  GND);
  _EQ071 = !F0 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & !Q11
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & !Q11
         #  D11 &  F0 &  F1 &  F3 &  Q11
         # !D11 &  F0 &  F1 &  F3 & !Q11;

-- Node name is '|plmt_ctr:15|ctr:27|~11~1' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ072 $  GND);
  _EQ072 =  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11;

-- Node name is '|plmt_ctr:15|ctr:27|~11~2' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ073 $  GND);
  _EQ073 =  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11;

-- Node name is '|plmt_ctr:15|ctr:27|~11~3' 
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ074 $  GND);
  _EQ074 =  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10 &  Q11
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11;

-- Node name is '|plmt_ctr:15|ctr:27|~11~4' 
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ075 $  GND);
  _EQ075 = !D12 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3
         # !D12 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3
         # !D12 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !D12 &  F2 &  F3 & !Q12
         # !D12 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:27|~11~5' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ076 $  GND);
  _EQ076 = !D12 &  F2 &  F3 & !Q5
         # !D12 &  F2 &  F3 & !Q6
         # !D12 &  F2 &  F3 & !Q7
         # !D12 &  F2 &  F3 & !Q8
         # !D12 &  F2 &  F3 & !Q9;

-- Node name is '|plmt_ctr:15|ctr:27|~11~6' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ077 $  GND);
  _EQ077 = !D12 &  F2 &  F3 & !Q10
         # !D12 &  F2 &  F3 & !Q11
         # !F3 &  Q12
         # !F2 &  Q12;

-- Node name is '|plmt_ctr:15|ctr:35|~11~1' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ078 $  GND);
  _EQ078 =  F0 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F2 & !F3 &  Q0 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 &  F2 & !F3 &  Q1 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F0 &  F1 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 & !F3 &  Q0 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7;

-- Node name is '|plmt_ctr:15|ctr:35|~11~2' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ079 $  GND);
  _EQ079 =  F0 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 & !F3 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  F0 &  F1 & !F2 &  F3 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 & !F2 &  F3 &  Q0 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7;

-- Node name is '|plmt_ctr:15|ctr:35|~11~3' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ080 $  GND);
  _EQ080 =  F0 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7
         # !F2 &  F3 &  Q0 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7
         #  F1 & !F2 &  F3 &  Q1 &  Q2 &  Q4 &  Q5 &  Q6 &  Q7
         #  F2 & !F3 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !D8 & !F0 & !F1 &  F2 &  F3 & !Q0 & !Q2 & !Q3;

-- Node name is '|plmt_ctr:15|ctr:35|~11~4' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ081 $  GND);
  _EQ081 = !D8 & !F0 &  F2 &  F3 & !Q0 & !Q1 & !Q2 & !Q3
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !D8 & !F1 &  F2 &  F3 & !Q1 & !Q2 & !Q3
         # !D8 &  F2 &  F3 & !Q8
         # !D8 &  F2 &  F3 & !Q4;

-- Node name is '|plmt_ctr:15|ctr:35|~11~5' 
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _EQ082 $  GND);
  _EQ082 = !D8 &  F2 &  F3 & !Q5
         # !D8 &  F2 &  F3 & !Q6
         # !D8 &  F2 &  F3 & !Q7
         # !F3 &  Q8
         # !F2 &  Q8;

-- Node name is '|plmt_rg:5|rg:7|~10~1' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ083 $  GND);
  _EQ083 = !F0 & !F2 & !Q0 & !Q1 & !Q2
         # !F0 & !F1 & !F2 & !Q0 & !Q2
         #  F1 & !F2 &  Q1 &  Q2
         # !F2 &  Q0 &  Q1 &  Q2
         #  F0 & !F2 &  Q1 &  Q2;

-- Node name is '|plmt_rg:5|rg:7|~10~2' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ084 $  GND);
  _EQ084 =  F1 & !F2 &  Q0 &  Q2
         #  F0 &  F1 & !F2 &  Q2
         # !F1 &  F2 & !F3 & !Q1
         # !F1 & !F2 & !Q1 & !Q2
         # !D2 &  F2 &  F3;

-- Node name is '|plmt_rg:5|rg:8|~10~1' 
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ085 $  GND);
  _EQ085 =  F1 & !F3 &  Q1 &  Q2 &  Q3
         # !F3 &  Q0 &  Q1 &  Q2 &  Q3
         #  F0 & !F3 &  Q1 &  Q2 &  Q3
         #  F1 & !F3 &  Q0 &  Q2 &  Q3
         #  F0 &  F1 & !F3 &  Q2 &  Q3;

-- Node name is '|plmt_rg:5|rg:8|~10~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ086 $  GND);
  _EQ086 =  F1 &  F2 & !F3 &  Q1 &  Q3
         #  F2 & !F3 &  Q0 &  Q1 &  Q3
         #  F0 &  F2 & !F3 &  Q1 &  Q3
         #  F1 &  F2 & !F3 &  Q0 &  Q3
         #  F0 &  F1 &  F2 & !F3 &  Q3;

-- Node name is '|plmt_rg:5|rg:8|~10~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ087 $  GND);
  _EQ087 = !F0 & !F2 &  F3 & !Q0 & !Q1
         # !F0 & !F1 & !F2 &  F3 & !Q0
         # !F0 & !F2 & !Q0 & !Q1 & !Q3
         # !F0 & !F1 & !F2 & !Q0 & !Q3
         # !F1 & !F3 & !Q1 & !Q2 & !Q3;

-- Node name is '|plmt_rg:5|rg:8|~10~4' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ088 $  GND);
  _EQ088 =  F2 & !F3 &  Q2 &  Q3
         # !F1 & !F2 &  F3 & !Q1
         # !F1 & !F2 & !Q1 & !Q3
         # !D3 &  F2 &  F3
         # !F2 &  F3 & !Q2;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X004 occurs in LABs C, F
--    _X005 occurs in LABs B, C, D, E, F




Project Informatione:\documents\science\computer_circuity\labs\barabashka1\ictr.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,467K
