
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 700.160 ; gain = 177.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:3]
INFO: [Synth 8-6157] synthesizing module 'labVGA_clks' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'labVGA_clks' (16#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/imports/Desktop/labVGA_clks.v:24]
WARNING: [Synth 8-7023] instance 'not_so_slow' of module 'labVGA_clks' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:72]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'sync1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:76]
WARNING: [Synth 8-7023] instance 'sync2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:77]
WARNING: [Synth 8-7023] instance 'sync3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:78]
WARNING: [Synth 8-7023] instance 'sync4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:79]
WARNING: [Synth 8-7023] instance 'sync5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:80]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/edgeDetector.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/edgeDetector.v:10]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/edgeDetector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (18#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/edgeDetector.v:3]
INFO: [Synth 8-6157] synthesizing module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Time_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/countUD4L.v:3]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (19#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/countUD4L.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Time_Counter' (20#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Time_Counter.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:92]
WARNING: [Synth 8-7023] instance 'timeCounterShip' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:92]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:93]
WARNING: [Synth 8-7023] instance 'timeCounter' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:93]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:94]
WARNING: [Synth 8-7023] instance 'timeCounter2' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:94]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:95]
WARNING: [Synth 8-7023] instance 'timeCounter3' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:95]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:96]
WARNING: [Synth 8-7023] instance 'timeCounter4' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:96]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'Time_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:97]
WARNING: [Synth 8-7023] instance 'timeCounter5' of module 'Time_Counter' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:97]
INFO: [Synth 8-6157] synthesizing module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/countU16DL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'countU16DL' (21#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/countU16DL.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:115]
WARNING: [Synth 8-7023] instance 'Horizontal' of module 'countU16DL' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:115]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:116]
WARNING: [Synth 8-7023] instance 'Vertical' of module 'countU16DL' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:116]
INFO: [Synth 8-6157] synthesizing module 'LSFR' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/LSFR.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (21#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'LSFR' (22#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/LSFR.v:3]
INFO: [Synth 8-6157] synthesizing module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:3]
WARNING: [Synth 8-7023] instance 'ff3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:10]
WARNING: [Synth 8-7023] instance 'ff2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:11]
WARNING: [Synth 8-7023] instance 'ff1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:12]
WARNING: [Synth 8-7023] instance 'ff0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Target' (23#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Target.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (4) of module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:132]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (4) of module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:138]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (4) of module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:144]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (4) of module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:150]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (4) of module 'Target' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:156]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-7023] instance 'shipVmove' of module 'countU16DL' has 10 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:162]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:169]
WARNING: [Synth 8-7023] instance 'shipVmove2' of module 'countU16DL' has 10 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:169]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:176]
WARNING: [Synth 8-7023] instance 'shipVmove3' of module 'countU16DL' has 10 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:176]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:183]
WARNING: [Synth 8-7023] instance 'shipVmove4' of module 'countU16DL' has 10 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:183]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:190]
WARNING: [Synth 8-7023] instance 'shipVmove5' of module 'countU16DL' has 10 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:190]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:241]
WARNING: [Synth 8-7023] instance 'playerHmove' of module 'countU16DL' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:241]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:242]
WARNING: [Synth 8-7023] instance 'playerVmove' of module 'countU16DL' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:242]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (16) of module 'countU16DL' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:255]
WARNING: [Synth 8-7023] instance 'flash' of module 'countU16DL' has 10 connections declared, but only 6 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:255]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:47]
INFO: [Synth 8-6157] synthesizing module 'SMachine_Logic' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SMachine_Logic' (24#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:3]
WARNING: [Synth 8-7023] instance 'Q0FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:72]
WARNING: [Synth 8-7023] instance 'QFF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:73]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (25#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/State_Machine.v:47]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:269]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:270]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:271]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:272]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:281]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:282]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:283]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:284]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:293]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:294]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:295]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:296]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:305]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:306]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:307]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:308]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:317]
WARNING: [Synth 8-689] width (4) of port connection 'collisionPinkSlugWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:318]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithPlayer' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:319]
WARNING: [Synth 8-689] width (4) of port connection 'collisionShipWithFloor' does not match port width (1) of module 'State_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:320]
INFO: [Synth 8-6157] synthesizing module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:40]
INFO: [Synth 8-6157] synthesizing module 'shipSMachine_Logic' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:3]
WARNING: [Synth 8-3848] Net shipGo in module/entity shipSMachine_Logic does not have driver. [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:13]
INFO: [Synth 8-6155] done synthesizing module 'shipSMachine_Logic' (26#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:3]
WARNING: [Synth 8-7023] instance 'Q0FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:65]
WARNING: [Synth 8-7023] instance 'QFF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:66]
INFO: [Synth 8-6155] done synthesizing module 'shipState_Machine' (27#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/shipState_Machine.v:40]
WARNING: [Synth 8-689] width (4) of port connection 'ship1floor' does not match port width (1) of module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:332]
WARNING: [Synth 8-689] width (4) of port connection 'ship2floor' does not match port width (1) of module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:333]
WARNING: [Synth 8-689] width (4) of port connection 'ship3floor' does not match port width (1) of module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:334]
WARNING: [Synth 8-689] width (4) of port connection 'ship4floor' does not match port width (1) of module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:335]
WARNING: [Synth 8-689] width (4) of port connection 'ship5floor' does not match port width (1) of module 'shipState_Machine' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:336]
WARNING: [Synth 8-689] width (10) of port connection 'Q' does not match port width (4) of module 'countUD4L' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:340]
WARNING: [Synth 8-7023] instance 'scoreCounter' of module 'countUD4L' has 9 connections declared, but only 7 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:340]
INFO: [Synth 8-6157] synthesizing module 'Ring_Counter' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:3]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:9]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:10]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:11]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ring_Counter' (28#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Ring_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Selector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (29#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/Selector.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/hex7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (30#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/hex7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (31#1) [C:/Users/19722/Desktop/project_final/project_final.srcs/sources_1/new/TopLevel.v:3]
WARNING: [Synth 8-3917] design TopLevel has port dp driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[5]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[4]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[3]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[2]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[1]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port shipGo[0]
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port ship1floor
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port ship2floor
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port ship3floor
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port ship4floor
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port ship5floor
WARNING: [Synth 8-3331] design shipSMachine_Logic has unconnected port clk
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port clk
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port btnU
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port collisionPinkSlugWithFloor
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[5]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 764.441 ; gain = 242.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 764.441 ; gain = 242.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 764.441 ; gain = 242.027
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/19722/Desktop/project_final/project_final.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/19722/Desktop/project_final/project_final.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/19722/Desktop/project_final/project_final.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 899.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 899.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 22    
+---XORs : 
	   2 Input     10 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 325   
	   4 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopLevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 22    
+---XORs : 
	   2 Input     10 Bit         XORs := 7     
Module countUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TopLevel has port dp driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3331] design State_Machine has unconnected port btnU
WARNING: [Synth 8-3331] design State_Machine has unconnected port collisionPinkSlugWithFloor
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port led[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[5]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (count3/Q2_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count3/Q3_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count4/Q0_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count4/Q1_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count4/Q2_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count4/Q3_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count3/Q2_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (count3/Q3_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (count4/Q0_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (count4/Q1_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (count4/Q2_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (count4/Q3_FF) is unused and will be removed from module countU16DL.
WARNING: [Synth 8-3332] Sequential element (shipWidth/ff3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (shipWidth2/ff3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (shipWidth3/ff3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (shipWidth4/ff3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (shipWidth5/ff3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (sync2) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (sync3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (sync4) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (count1/Q0_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count1/Q1_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count1/Q2_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count1/Q3_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count2/Q0_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count2/Q1_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count2/Q2_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count2/Q3_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count3/Q0_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count3/Q1_FF) is unused and will be removed from module Time_Counter__4.
WARNING: [Synth 8-3332] Sequential element (count1/Q0_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count1/Q1_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count1/Q2_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count1/Q3_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count2/Q0_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count2/Q1_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count2/Q2_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count2/Q3_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count3/Q0_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count3/Q1_FF) is unused and will be removed from module Time_Counter__5.
WARNING: [Synth 8-3332] Sequential element (count1/Q0_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count1/Q1_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count1/Q2_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count1/Q3_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count2/Q0_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count2/Q1_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count2/Q2_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count2/Q3_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count3/Q0_FF) is unused and will be removed from module Time_Counter.
WARNING: [Synth 8-3332] Sequential element (count3/Q1_FF) is unused and will be removed from module Time_Counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 899.949 ; gain = 377.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |    68|
|7     |LUT1       |    21|
|8     |LUT2       |   106|
|9     |LUT3       |    86|
|10    |LUT4       |   192|
|11    |LUT5       |   206|
|12    |LUT6       |   183|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   231|
|18    |IBUF       |     6|
|19    |OBUF       |    39|
|20    |OBUFT      |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+---------------------------+------+
|      |Instance                |Module                     |Cells |
+------+------------------------+---------------------------+------+
|1     |top                     |                           |  1195|
|2     |  Horizontal            |countU16DL                 |   293|
|3     |    count1              |countUD4L_80               |   120|
|4     |    count2              |countUD4L_81               |   113|
|5     |    count3              |countUD4L_82               |    60|
|6     |  Vertical              |countU16DL_0               |    59|
|7     |    count1              |countUD4L_77               |    36|
|8     |    count2              |countUD4L_78               |    20|
|9     |    count3              |countUD4L_79               |     3|
|10    |  flash                 |countU16DL_1               |    24|
|11    |    count1              |countUD4L_74               |    10|
|12    |    count2              |countUD4L_75               |    11|
|13    |    count3              |countUD4L_76               |     3|
|14    |  frameEdge             |edgeDetector               |    12|
|15    |  frameEdge2            |edgeDetector_2             |     3|
|16    |  not_so_slow           |labVGA_clks                |    55|
|17    |    my_clk_inst         |clk_wiz_0                  |     4|
|18    |    slowclk             |clkcntrl4                  |    50|
|19    |      XLXI_38           |CB4CE_MXILINX_clkcntrl4    |    12|
|20    |        I_Q0            |FTCE_MXILINX_clkcntrl4_70  |     2|
|21    |        I_Q1            |FTCE_MXILINX_clkcntrl4_71  |     2|
|22    |        I_Q2            |FTCE_MXILINX_clkcntrl4_72  |     2|
|23    |        I_Q3            |FTCE_MXILINX_clkcntrl4_73  |     2|
|24    |      XLXI_39           |CB4CE_MXILINX_clkcntrl4_56 |    12|
|25    |        I_Q0            |FTCE_MXILINX_clkcntrl4_66  |     2|
|26    |        I_Q1            |FTCE_MXILINX_clkcntrl4_67  |     2|
|27    |        I_Q2            |FTCE_MXILINX_clkcntrl4_68  |     2|
|28    |        I_Q3            |FTCE_MXILINX_clkcntrl4_69  |     2|
|29    |      XLXI_40           |CB4CE_MXILINX_clkcntrl4_57 |    12|
|30    |        I_Q0            |FTCE_MXILINX_clkcntrl4_62  |     2|
|31    |        I_Q1            |FTCE_MXILINX_clkcntrl4_63  |     2|
|32    |        I_Q2            |FTCE_MXILINX_clkcntrl4_64  |     2|
|33    |        I_Q3            |FTCE_MXILINX_clkcntrl4_65  |     2|
|34    |      XLXI_45           |CB4CE_MXILINX_clkcntrl4_58 |    12|
|35    |        I_Q0            |FTCE_MXILINX_clkcntrl4     |     2|
|36    |        I_Q1            |FTCE_MXILINX_clkcntrl4_59  |     2|
|37    |        I_Q2            |FTCE_MXILINX_clkcntrl4_60  |     2|
|38    |        I_Q3            |FTCE_MXILINX_clkcntrl4_61  |     2|
|39    |  playerHmove           |countU16DL_3               |    53|
|40    |    count1              |countUD4L_53               |    22|
|41    |    count2              |countUD4L_54               |    23|
|42    |    count3              |countUD4L_55               |     8|
|43    |  playerVmove           |countU16DL_4               |    62|
|44    |    count1              |countUD4L_50               |    22|
|45    |    count2              |countUD4L_51               |    27|
|46    |    count3              |countUD4L_52               |    13|
|47    |  ringCounter           |Ring_Counter               |     6|
|48    |  scoreCounter          |countUD4L                  |    15|
|49    |  shipPosition          |Target                     |     9|
|50    |  shipPosition2         |Target_5                   |     8|
|51    |  shipPosition3         |Target_6                   |    15|
|52    |  shipPosition4         |Target_7                   |    10|
|53    |  shipPosition5         |Target_8                   |    10|
|54    |  shipPositionGenerator |LSFR                       |     9|
|55    |  shipState             |shipState_Machine          |    16|
|56    |  shipVmove             |countU16DL_9               |    59|
|57    |    count1              |countUD4L_47               |    19|
|58    |    count2              |countUD4L_48               |    29|
|59    |    count3              |countUD4L_49               |    11|
|60    |  shipVmove2            |countU16DL_10              |    60|
|61    |    count1              |countUD4L_44               |    19|
|62    |    count2              |countUD4L_45               |    30|
|63    |    count3              |countUD4L_46               |    11|
|64    |  shipVmove3            |countU16DL_11              |    54|
|65    |    count1              |countUD4L_41               |    19|
|66    |    count2              |countUD4L_42               |    29|
|67    |    count3              |countUD4L_43               |     6|
|68    |  shipVmove4            |countU16DL_12              |    57|
|69    |    count1              |countUD4L_38               |    19|
|70    |    count2              |countUD4L_39               |    31|
|71    |    count3              |countUD4L_40               |     7|
|72    |  shipVmove5            |countU16DL_13              |    55|
|73    |    count1              |countUD4L_35               |    19|
|74    |    count2              |countUD4L_36               |    29|
|75    |    count3              |countUD4L_37               |     7|
|76    |  shipWidth             |Target_14                  |     7|
|77    |  shipWidth2            |Target_15                  |     7|
|78    |  shipWidth3            |Target_16                  |     5|
|79    |  shipWidth4            |Target_17                  |     7|
|80    |  shipWidth5            |Target_18                  |     7|
|81    |  shipWidthGenerator    |LSFR_19                    |     9|
|82    |  smach                 |State_Machine              |    15|
|83    |  smach2                |State_Machine_20           |    12|
|84    |  smach3                |State_Machine_21           |    15|
|85    |  smach4                |State_Machine_22           |    15|
|86    |  smach5                |State_Machine_23           |    14|
|87    |  timeCounter           |Time_Counter               |    29|
|88    |    count1              |countUD4L_32               |    11|
|89    |    count2              |countUD4L_33               |    15|
|90    |    count3              |countUD4L_34               |     3|
|91    |  timeCounter2          |Time_Counter_24            |    35|
|92    |    count1              |countUD4L_29               |    11|
|93    |    count2              |countUD4L_30               |    21|
|94    |    count3              |countUD4L_31               |     3|
|95    |  timeCounterShip       |Time_Counter_25            |    25|
|96    |    count1              |countUD4L_26               |    11|
|97    |    count2              |countUD4L_27               |    11|
|98    |    count3              |countUD4L_28               |     3|
+------+------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 905.727 ; gain = 247.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 905.727 ; gain = 383.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 917.812 ; gain = 621.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.812 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/19722/Desktop/project_final/project_final.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 19:47:26 2023...
