
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.59

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency error_count[12]$_DFFE_PN0P_/CLK ^
  -0.30 target latency error_count[28]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[20]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.24    0.26    0.28    1.09 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.26    0.00    1.09 ^ error_count[20]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.09   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.10    0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.10    0.00    0.30 ^ error_count[20]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                          0.39    0.70   library removal time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: bist_start (input port clocked by core_clock)
Endpoint: state[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v bist_start (in)
                                         bist_start (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.03    0.10    0.15    0.35 v input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.10    0.00    0.35 v _703_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.10    0.45 ^ _703_/Y (sky130_fd_sc_hd__nand3_1)
                                         _337_ (net)
                  0.05    0.00    0.45 ^ _704_/B1 (sky130_fd_sc_hd__o41ai_1)
     1    0.00    0.04    0.06    0.51 v _704_/Y (sky130_fd_sc_hd__o41ai_1)
                                         _049_ (net)
                  0.04    0.00    0.51 v state[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.09    0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    0.30 ^ state[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.24    0.26    0.28    1.09 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.26    0.02    1.11 ^ addr_counter[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ addr_counter[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.30   clock reconvergence pessimism
                          0.16    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.30 ^ state[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.46    0.76 v state[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         state[2] (net)
                  0.09    0.00    0.76 v _370_/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.06    0.18    0.94 v _370_/X (sky130_fd_sc_hd__buf_4)
                                         _053_ (net)
                  0.06    0.00    0.94 v _378_/B (sky130_fd_sc_hd__and2_0)
     2    0.01    0.06    0.17    1.11 v _378_/X (sky130_fd_sc_hd__and2_0)
                                         _061_ (net)
                  0.06    0.00    1.11 v _381_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.01    0.21    0.22    1.33 ^ _381_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.21    0.00    1.33 ^ _387_/B1 (sky130_fd_sc_hd__o2111ai_2)
     3    0.01    0.14    0.18    1.51 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
                                         _070_ (net)
                  0.14    0.00    1.51 v _396_/A (sky130_fd_sc_hd__or2_1)
     5    0.01    0.10    0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
                                         _079_ (net)
                  0.10    0.00    1.82 v _400_/A (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.55    2.37 v _400_/X (sky130_fd_sc_hd__or3_2)
                                         _083_ (net)
                  0.12    0.00    2.37 v _444_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.19    0.25    2.62 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _004_ (net)
                  0.19    0.00    2.62 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                         -0.09    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net113 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    51    0.24    0.26    0.28    1.09 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.26    0.02    1.11 ^ addr_counter[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ addr_counter[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.30   clock reconvergence pessimism
                          0.16    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.05    0.09    0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.30 ^ state[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.46    0.76 v state[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         state[2] (net)
                  0.09    0.00    0.76 v _370_/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.06    0.18    0.94 v _370_/X (sky130_fd_sc_hd__buf_4)
                                         _053_ (net)
                  0.06    0.00    0.94 v _378_/B (sky130_fd_sc_hd__and2_0)
     2    0.01    0.06    0.17    1.11 v _378_/X (sky130_fd_sc_hd__and2_0)
                                         _061_ (net)
                  0.06    0.00    1.11 v _381_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.01    0.21    0.22    1.33 ^ _381_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.21    0.00    1.33 ^ _387_/B1 (sky130_fd_sc_hd__o2111ai_2)
     3    0.01    0.14    0.18    1.51 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
                                         _070_ (net)
                  0.14    0.00    1.51 v _396_/A (sky130_fd_sc_hd__or2_1)
     5    0.01    0.10    0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
                                         _079_ (net)
                  0.10    0.00    1.82 v _400_/A (sky130_fd_sc_hd__or3_2)
     5    0.02    0.12    0.55    2.37 v _400_/X (sky130_fd_sc_hd__or3_2)
                                         _083_ (net)
                  0.12    0.00    2.37 v _444_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.19    0.25    2.62 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _004_ (net)
                  0.19    0.00    2.62 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.05    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                         -0.09    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.9922871589660645

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6676

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.025952480733394623

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7085

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: addr_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ state[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.46    0.76 v state[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.18    0.94 v _370_/X (sky130_fd_sc_hd__buf_4)
   0.17    1.11 v _378_/X (sky130_fd_sc_hd__and2_0)
   0.22    1.33 ^ _381_/Y (sky130_fd_sc_hd__o21ai_0)
   0.18    1.51 v _387_/Y (sky130_fd_sc_hd__o2111ai_2)
   0.31    1.82 v _396_/X (sky130_fd_sc_hd__or2_1)
   0.55    2.37 v _400_/X (sky130_fd_sc_hd__or3_2)
   0.25    2.62 ^ _444_/Y (sky130_fd_sc_hd__o31ai_1)
   0.00    2.62 ^ addr_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           2.62   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.30 ^ addr_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    5.30   clock reconvergence pessimism
  -0.09    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -2.62   data arrival time
---------------------------------------------------------
           2.59   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error_addr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_addr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ error_addr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.65 ^ error_addr[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.77 ^ _504_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.77 ^ error_addr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ error_addr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.30   clock reconvergence pessimism
  -0.03    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3026

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3032

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6228

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.5887

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
98.699863

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-04   1.30e-04   6.40e-10   6.68e-04  24.5%
Combinational          7.77e-04   1.04e-03   9.61e-10   1.82e-03  66.7%
Clock                  9.95e-05   1.40e-04   3.85e-11   2.40e-04   8.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-03   1.31e-03   1.64e-09   2.72e-03 100.0%
                          51.9%      48.1%       0.0%
