;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RED */
RED__0__DM__MASK EQU 0x7000
RED__0__DM__SHIFT EQU 12
RED__0__DR EQU CYREG_PRT3_DR
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RED__0__HSIOM_MASK EQU 0x000F0000
RED__0__HSIOM_SHIFT EQU 16
RED__0__INTCFG EQU CYREG_PRT3_INTCFG
RED__0__INTSTAT EQU CYREG_PRT3_INTSTAT
RED__0__MASK EQU 0x10
RED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
RED__0__OUT_SEL_SHIFT EQU 8
RED__0__OUT_SEL_VAL EQU -1
RED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RED__0__PC EQU CYREG_PRT3_PC
RED__0__PC2 EQU CYREG_PRT3_PC2
RED__0__PORT EQU 3
RED__0__PS EQU CYREG_PRT3_PS
RED__0__SHIFT EQU 4
RED__DR EQU CYREG_PRT3_DR
RED__INTCFG EQU CYREG_PRT3_INTCFG
RED__INTSTAT EQU CYREG_PRT3_INTSTAT
RED__MASK EQU 0x10
RED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RED__PC EQU CYREG_PRT3_PC
RED__PC2 EQU CYREG_PRT3_PC2
RED__PORT EQU 3
RED__PS EQU CYREG_PRT3_PS
RED__SHIFT EQU 4

/* UART */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT3_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__0__PC EQU CYREG_PRT3_PC
UART_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT3_DR
UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__PC EQU CYREG_PRT3_PC
UART_rx__PC2 EQU CYREG_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_PRT3_PS
UART_rx__SHIFT EQU 0
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x800
UART_SCB_IRQ__INTC_NUMBER EQU 11
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT3_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__0__PC EQU CYREG_PRT3_PC
UART_tx__0__PC2 EQU CYREG_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT3_DR
UART_tx__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__PC EQU CYREG_PRT3_PC
UART_tx__PC2 EQU CYREG_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_PRT3_PS
UART_tx__SHIFT EQU 1

/* ISR_R */
ISR_R__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_R__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_R__INTC_MASK EQU 0x01
ISR_R__INTC_NUMBER EQU 0
ISR_R__INTC_PRIOR_MASK EQU 0xC0
ISR_R__INTC_PRIOR_NUM EQU 3
ISR_R__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_R__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_R__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ISR_W */
ISR_W__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_W__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_W__INTC_MASK EQU 0x08
ISR_W__INTC_NUMBER EQU 3
ISR_W__INTC_PRIOR_MASK EQU 0xC0000000
ISR_W__INTC_PRIOR_NUM EQU 3
ISR_W__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_W__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_W__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_1 */
LED_1__0__DM__MASK EQU 0xE00000
LED_1__0__DM__SHIFT EQU 21
LED_1__0__DR EQU CYREG_PRT0_DR
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_1__0__HSIOM_MASK EQU 0xF0000000
LED_1__0__HSIOM_SHIFT EQU 28
LED_1__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__0__MASK EQU 0x80
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__0__PC EQU CYREG_PRT0_PC
LED_1__0__PC2 EQU CYREG_PRT0_PC2
LED_1__0__PORT EQU 0
LED_1__0__PS EQU CYREG_PRT0_PS
LED_1__0__SHIFT EQU 7
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INTCFG EQU CYREG_PRT0_INTCFG
LED_1__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_1__MASK EQU 0x80
LED_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_1__PC EQU CYREG_PRT0_PC
LED_1__PC2 EQU CYREG_PRT0_PC2
LED_1__PORT EQU 0
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 7

/* LED_2 */
LED_2__0__DM__MASK EQU 0x1C0000
LED_2__0__DM__SHIFT EQU 18
LED_2__0__DR EQU CYREG_PRT0_DR
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_2__0__HSIOM_MASK EQU 0x0F000000
LED_2__0__HSIOM_SHIFT EQU 24
LED_2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__0__MASK EQU 0x40
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__0__PC EQU CYREG_PRT0_PC
LED_2__0__PC2 EQU CYREG_PRT0_PC2
LED_2__0__PORT EQU 0
LED_2__0__PS EQU CYREG_PRT0_PS
LED_2__0__SHIFT EQU 6
LED_2__DR EQU CYREG_PRT0_DR
LED_2__INTCFG EQU CYREG_PRT0_INTCFG
LED_2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_2__MASK EQU 0x40
LED_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_2__PC EQU CYREG_PRT0_PC
LED_2__PC2 EQU CYREG_PRT0_PC2
LED_2__PORT EQU 0
LED_2__PS EQU CYREG_PRT0_PS
LED_2__SHIFT EQU 6

/* LED_3 */
LED_3__0__DM__MASK EQU 0x38000
LED_3__0__DM__SHIFT EQU 15
LED_3__0__DR EQU CYREG_PRT0_DR
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_3__0__HSIOM_MASK EQU 0x00F00000
LED_3__0__HSIOM_SHIFT EQU 20
LED_3__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__0__MASK EQU 0x20
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__0__PC EQU CYREG_PRT0_PC
LED_3__0__PC2 EQU CYREG_PRT0_PC2
LED_3__0__PORT EQU 0
LED_3__0__PS EQU CYREG_PRT0_PS
LED_3__0__SHIFT EQU 5
LED_3__DR EQU CYREG_PRT0_DR
LED_3__INTCFG EQU CYREG_PRT0_INTCFG
LED_3__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_3__MASK EQU 0x20
LED_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_3__PC EQU CYREG_PRT0_PC
LED_3__PC2 EQU CYREG_PRT0_PC2
LED_3__PORT EQU 0
LED_3__PS EQU CYREG_PRT0_PS
LED_3__SHIFT EQU 5

/* LED_4 */
LED_4__0__DM__MASK EQU 0x7000
LED_4__0__DM__SHIFT EQU 12
LED_4__0__DR EQU CYREG_PRT0_DR
LED_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_4__0__HSIOM_MASK EQU 0x000F0000
LED_4__0__HSIOM_SHIFT EQU 16
LED_4__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_4__0__MASK EQU 0x10
LED_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_4__0__PC EQU CYREG_PRT0_PC
LED_4__0__PC2 EQU CYREG_PRT0_PC2
LED_4__0__PORT EQU 0
LED_4__0__PS EQU CYREG_PRT0_PS
LED_4__0__SHIFT EQU 4
LED_4__DR EQU CYREG_PRT0_DR
LED_4__INTCFG EQU CYREG_PRT0_INTCFG
LED_4__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_4__MASK EQU 0x10
LED_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_4__PC EQU CYREG_PRT0_PC
LED_4__PC2 EQU CYREG_PRT0_PC2
LED_4__PORT EQU 0
LED_4__PS EQU CYREG_PRT0_PS
LED_4__SHIFT EQU 4

/* LED_5 */
LED_5__0__DM__MASK EQU 0xE00
LED_5__0__DM__SHIFT EQU 9
LED_5__0__DR EQU CYREG_PRT0_DR
LED_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_5__0__HSIOM_MASK EQU 0x0000F000
LED_5__0__HSIOM_SHIFT EQU 12
LED_5__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_5__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_5__0__MASK EQU 0x08
LED_5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_5__0__PC EQU CYREG_PRT0_PC
LED_5__0__PC2 EQU CYREG_PRT0_PC2
LED_5__0__PORT EQU 0
LED_5__0__PS EQU CYREG_PRT0_PS
LED_5__0__SHIFT EQU 3
LED_5__DR EQU CYREG_PRT0_DR
LED_5__INTCFG EQU CYREG_PRT0_INTCFG
LED_5__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_5__MASK EQU 0x08
LED_5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_5__PC EQU CYREG_PRT0_PC
LED_5__PC2 EQU CYREG_PRT0_PC2
LED_5__PORT EQU 0
LED_5__PS EQU CYREG_PRT0_PS
LED_5__SHIFT EQU 3

/* LED_6 */
LED_6__0__DM__MASK EQU 0x1C0
LED_6__0__DM__SHIFT EQU 6
LED_6__0__DR EQU CYREG_PRT0_DR
LED_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_6__0__HSIOM_MASK EQU 0x00000F00
LED_6__0__HSIOM_SHIFT EQU 8
LED_6__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_6__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_6__0__MASK EQU 0x04
LED_6__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_6__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_6__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_6__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_6__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_6__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_6__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_6__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_6__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_6__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_6__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_6__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_6__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_6__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_6__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_6__0__PC EQU CYREG_PRT0_PC
LED_6__0__PC2 EQU CYREG_PRT0_PC2
LED_6__0__PORT EQU 0
LED_6__0__PS EQU CYREG_PRT0_PS
LED_6__0__SHIFT EQU 2
LED_6__DR EQU CYREG_PRT0_DR
LED_6__INTCFG EQU CYREG_PRT0_INTCFG
LED_6__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_6__MASK EQU 0x04
LED_6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_6__PC EQU CYREG_PRT0_PC
LED_6__PC2 EQU CYREG_PRT0_PC2
LED_6__PORT EQU 0
LED_6__PS EQU CYREG_PRT0_PS
LED_6__SHIFT EQU 2

/* LED_7 */
LED_7__0__DM__MASK EQU 0x38
LED_7__0__DM__SHIFT EQU 3
LED_7__0__DR EQU CYREG_PRT0_DR
LED_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_7__0__HSIOM_MASK EQU 0x000000F0
LED_7__0__HSIOM_SHIFT EQU 4
LED_7__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_7__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_7__0__MASK EQU 0x02
LED_7__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_7__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_7__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_7__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_7__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_7__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_7__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_7__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_7__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_7__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_7__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_7__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_7__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_7__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_7__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_7__0__PC EQU CYREG_PRT0_PC
LED_7__0__PC2 EQU CYREG_PRT0_PC2
LED_7__0__PORT EQU 0
LED_7__0__PS EQU CYREG_PRT0_PS
LED_7__0__SHIFT EQU 1
LED_7__DR EQU CYREG_PRT0_DR
LED_7__INTCFG EQU CYREG_PRT0_INTCFG
LED_7__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_7__MASK EQU 0x02
LED_7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_7__PC EQU CYREG_PRT0_PC
LED_7__PC2 EQU CYREG_PRT0_PC2
LED_7__PORT EQU 0
LED_7__PS EQU CYREG_PRT0_PS
LED_7__SHIFT EQU 1

/* LED_8 */
LED_8__0__DM__MASK EQU 0x07
LED_8__0__DM__SHIFT EQU 0
LED_8__0__DR EQU CYREG_PRT0_DR
LED_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_8__0__HSIOM_MASK EQU 0x0000000F
LED_8__0__HSIOM_SHIFT EQU 0
LED_8__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_8__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_8__0__MASK EQU 0x01
LED_8__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_8__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_8__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_8__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_8__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_8__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_8__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_8__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_8__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_8__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_8__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_8__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_8__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_8__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_8__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_8__0__PC EQU CYREG_PRT0_PC
LED_8__0__PC2 EQU CYREG_PRT0_PC2
LED_8__0__PORT EQU 0
LED_8__0__PS EQU CYREG_PRT0_PS
LED_8__0__SHIFT EQU 0
LED_8__DR EQU CYREG_PRT0_DR
LED_8__INTCFG EQU CYREG_PRT0_INTCFG
LED_8__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_8__MASK EQU 0x01
LED_8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_8__PC EQU CYREG_PRT0_PC
LED_8__PC2 EQU CYREG_PRT0_PC2
LED_8__PORT EQU 0
LED_8__PS EQU CYREG_PRT0_PS
LED_8__SHIFT EQU 0

/* LED_9 */
LED_9__0__DM__MASK EQU 0xE00000
LED_9__0__DM__SHIFT EQU 21
LED_9__0__DR EQU CYREG_PRT3_DR
LED_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_9__0__HSIOM_MASK EQU 0xF0000000
LED_9__0__HSIOM_SHIFT EQU 28
LED_9__0__INTCFG EQU CYREG_PRT3_INTCFG
LED_9__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LED_9__0__MASK EQU 0x80
LED_9__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_9__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_9__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_9__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_9__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_9__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_9__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_9__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_9__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_9__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_9__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_9__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_9__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_9__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_9__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_9__0__PC EQU CYREG_PRT3_PC
LED_9__0__PC2 EQU CYREG_PRT3_PC2
LED_9__0__PORT EQU 3
LED_9__0__PS EQU CYREG_PRT3_PS
LED_9__0__SHIFT EQU 7
LED_9__DR EQU CYREG_PRT3_DR
LED_9__INTCFG EQU CYREG_PRT3_INTCFG
LED_9__INTSTAT EQU CYREG_PRT3_INTSTAT
LED_9__MASK EQU 0x80
LED_9__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_9__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_9__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_9__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_9__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_9__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_9__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_9__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_9__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_9__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_9__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_9__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_9__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_9__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_9__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_9__PC EQU CYREG_PRT3_PC
LED_9__PC2 EQU CYREG_PRT3_PC2
LED_9__PORT EQU 3
LED_9__PS EQU CYREG_PRT3_PS
LED_9__SHIFT EQU 7

/* PWM_R */
PWM_R_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_R_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_R_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_R_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_R_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_R_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_R_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_R_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_R_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_W */
PWM_W_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_W_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_W_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_W_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_W_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_W_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_W_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_W_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_W_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_W_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_W_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_W_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_W_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_W_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_W_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_W_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_W_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_W_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_W_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* WHITE */
WHITE__0__DM__MASK EQU 0x38000
WHITE__0__DM__SHIFT EQU 15
WHITE__0__DR EQU CYREG_PRT3_DR
WHITE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
WHITE__0__HSIOM_MASK EQU 0x00F00000
WHITE__0__HSIOM_SHIFT EQU 20
WHITE__0__INTCFG EQU CYREG_PRT3_INTCFG
WHITE__0__INTSTAT EQU CYREG_PRT3_INTSTAT
WHITE__0__MASK EQU 0x20
WHITE__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
WHITE__0__OUT_SEL_SHIFT EQU 10
WHITE__0__OUT_SEL_VAL EQU 0
WHITE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
WHITE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
WHITE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
WHITE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
WHITE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
WHITE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
WHITE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
WHITE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
WHITE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
WHITE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
WHITE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
WHITE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
WHITE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
WHITE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
WHITE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
WHITE__0__PC EQU CYREG_PRT3_PC
WHITE__0__PC2 EQU CYREG_PRT3_PC2
WHITE__0__PORT EQU 3
WHITE__0__PS EQU CYREG_PRT3_PS
WHITE__0__SHIFT EQU 5
WHITE__DR EQU CYREG_PRT3_DR
WHITE__INTCFG EQU CYREG_PRT3_INTCFG
WHITE__INTSTAT EQU CYREG_PRT3_INTSTAT
WHITE__MASK EQU 0x20
WHITE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
WHITE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
WHITE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
WHITE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
WHITE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
WHITE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
WHITE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
WHITE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
WHITE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
WHITE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
WHITE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
WHITE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
WHITE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
WHITE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
WHITE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
WHITE__PC EQU CYREG_PRT3_PC
WHITE__PC2 EQU CYREG_PRT3_PC2
WHITE__PORT EQU 3
WHITE__PS EQU CYREG_PRT3_PS
WHITE__SHIFT EQU 5

/* Button */
Button_Cmod__0__DM__MASK EQU 0x1C0
Button_Cmod__0__DM__SHIFT EQU 6
Button_Cmod__0__DR EQU CYREG_PRT4_DR
Button_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Button_Cmod__0__HSIOM_MASK EQU 0x00000F00
Button_Cmod__0__HSIOM_SHIFT EQU 8
Button_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
Button_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Cmod__0__MASK EQU 0x04
Button_Cmod__0__PC EQU CYREG_PRT4_PC
Button_Cmod__0__PC2 EQU CYREG_PRT4_PC2
Button_Cmod__0__PORT EQU 4
Button_Cmod__0__PS EQU CYREG_PRT4_PS
Button_Cmod__0__SHIFT EQU 2
Button_Cmod__Cmod__DM__MASK EQU 0x1C0
Button_Cmod__Cmod__DM__SHIFT EQU 6
Button_Cmod__Cmod__DR EQU CYREG_PRT4_DR
Button_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
Button_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Cmod__Cmod__MASK EQU 0x04
Button_Cmod__Cmod__PC EQU CYREG_PRT4_PC
Button_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
Button_Cmod__Cmod__PORT EQU 4
Button_Cmod__Cmod__PS EQU CYREG_PRT4_PS
Button_Cmod__Cmod__SHIFT EQU 2
Button_Cmod__DR EQU CYREG_PRT4_DR
Button_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
Button_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Cmod__MASK EQU 0x04
Button_Cmod__PC EQU CYREG_PRT4_PC
Button_Cmod__PC2 EQU CYREG_PRT4_PC2
Button_Cmod__PORT EQU 4
Button_Cmod__PS EQU CYREG_PRT4_PS
Button_Cmod__SHIFT EQU 2
Button_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
Button_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
Button_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
Button_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
Button_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
Button_CSD_FFB__CSD_NUMBER EQU 0
Button_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS
Button_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
Button_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
Button_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
Button_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
Button_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
Button_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
Button_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
Button_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
Button_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
Button_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16
Button_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
Button_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
Button_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
Button_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
Button_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
Button_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
Button_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
Button_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
Button_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
Button_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17
Button_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Button_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Button_ISR__INTC_MASK EQU 0x8000
Button_ISR__INTC_NUMBER EQU 15
Button_ISR__INTC_PRIOR_MASK EQU 0xC0000000
Button_ISR__INTC_PRIOR_NUM EQU 3
Button_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Button_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Button_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Button_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
Button_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
Button_SampleClk__ENABLE_MASK EQU 0x80000000
Button_SampleClk__MASK EQU 0x80000000
Button_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00
Button_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
Button_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
Button_SenseClk__ENABLE_MASK EQU 0x80000000
Button_SenseClk__MASK EQU 0x80000000
Button_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00
Button_Sns__0__DM__MASK EQU 0x07
Button_Sns__0__DM__SHIFT EQU 0
Button_Sns__0__DR EQU CYREG_PRT4_DR
Button_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Button_Sns__0__HSIOM_MASK EQU 0x0000000F
Button_Sns__0__HSIOM_SHIFT EQU 0
Button_Sns__0__INTCFG EQU CYREG_PRT4_INTCFG
Button_Sns__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Sns__0__MASK EQU 0x01
Button_Sns__0__PC EQU CYREG_PRT4_PC
Button_Sns__0__PC2 EQU CYREG_PRT4_PC2
Button_Sns__0__PORT EQU 4
Button_Sns__0__PS EQU CYREG_PRT4_PS
Button_Sns__0__SHIFT EQU 0
Button_Sns__1__DM__MASK EQU 0x1C0
Button_Sns__1__DM__SHIFT EQU 6
Button_Sns__1__DR EQU CYREG_PRT1_DR
Button_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Button_Sns__1__HSIOM_MASK EQU 0x00000F00
Button_Sns__1__HSIOM_SHIFT EQU 8
Button_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
Button_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
Button_Sns__1__MASK EQU 0x04
Button_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_Sns__1__PC EQU CYREG_PRT1_PC
Button_Sns__1__PC2 EQU CYREG_PRT1_PC2
Button_Sns__1__PORT EQU 1
Button_Sns__1__PS EQU CYREG_PRT1_PS
Button_Sns__1__SHIFT EQU 2
Button_Sns__2__DM__MASK EQU 0x07
Button_Sns__2__DM__SHIFT EQU 0
Button_Sns__2__DR EQU CYREG_PRT1_DR
Button_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Button_Sns__2__HSIOM_MASK EQU 0x0000000F
Button_Sns__2__HSIOM_SHIFT EQU 0
Button_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
Button_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
Button_Sns__2__MASK EQU 0x01
Button_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_Sns__2__PC EQU CYREG_PRT1_PC
Button_Sns__2__PC2 EQU CYREG_PRT1_PC2
Button_Sns__2__PORT EQU 1
Button_Sns__2__PS EQU CYREG_PRT1_PS
Button_Sns__2__SHIFT EQU 0
Button_Sns__3__DM__MASK EQU 0xE00
Button_Sns__3__DM__SHIFT EQU 9
Button_Sns__3__DR EQU CYREG_PRT4_DR
Button_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Button_Sns__3__HSIOM_MASK EQU 0x0000F000
Button_Sns__3__HSIOM_SHIFT EQU 12
Button_Sns__3__INTCFG EQU CYREG_PRT4_INTCFG
Button_Sns__3__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Sns__3__MASK EQU 0x08
Button_Sns__3__PC EQU CYREG_PRT4_PC
Button_Sns__3__PC2 EQU CYREG_PRT4_PC2
Button_Sns__3__PORT EQU 4
Button_Sns__3__PS EQU CYREG_PRT4_PS
Button_Sns__3__SHIFT EQU 3
Button_Sns__Button0__BTN__DM__MASK EQU 0x07
Button_Sns__Button0__BTN__DM__SHIFT EQU 0
Button_Sns__Button0__BTN__DR EQU CYREG_PRT4_DR
Button_Sns__Button0__BTN__INTCFG EQU CYREG_PRT4_INTCFG
Button_Sns__Button0__BTN__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Sns__Button0__BTN__MASK EQU 0x01
Button_Sns__Button0__BTN__PC EQU CYREG_PRT4_PC
Button_Sns__Button0__BTN__PC2 EQU CYREG_PRT4_PC2
Button_Sns__Button0__BTN__PORT EQU 4
Button_Sns__Button0__BTN__PS EQU CYREG_PRT4_PS
Button_Sns__Button0__BTN__SHIFT EQU 0
Button_Sns__Button1__BTN__DM__MASK EQU 0x1C0
Button_Sns__Button1__BTN__DM__SHIFT EQU 6
Button_Sns__Button1__BTN__DR EQU CYREG_PRT1_DR
Button_Sns__Button1__BTN__INTCFG EQU CYREG_PRT1_INTCFG
Button_Sns__Button1__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
Button_Sns__Button1__BTN__MASK EQU 0x04
Button_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_Sns__Button1__BTN__PC EQU CYREG_PRT1_PC
Button_Sns__Button1__BTN__PC2 EQU CYREG_PRT1_PC2
Button_Sns__Button1__BTN__PORT EQU 1
Button_Sns__Button1__BTN__PS EQU CYREG_PRT1_PS
Button_Sns__Button1__BTN__SHIFT EQU 2
Button_Sns__Button2__BTN__DM__MASK EQU 0x07
Button_Sns__Button2__BTN__DM__SHIFT EQU 0
Button_Sns__Button2__BTN__DR EQU CYREG_PRT1_DR
Button_Sns__Button2__BTN__INTCFG EQU CYREG_PRT1_INTCFG
Button_Sns__Button2__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
Button_Sns__Button2__BTN__MASK EQU 0x01
Button_Sns__Button2__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_Sns__Button2__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_Sns__Button2__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_Sns__Button2__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_Sns__Button2__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_Sns__Button2__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_Sns__Button2__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_Sns__Button2__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_Sns__Button2__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_Sns__Button2__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_Sns__Button2__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_Sns__Button2__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_Sns__Button2__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_Sns__Button2__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_Sns__Button2__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_Sns__Button2__BTN__PC EQU CYREG_PRT1_PC
Button_Sns__Button2__BTN__PC2 EQU CYREG_PRT1_PC2
Button_Sns__Button2__BTN__PORT EQU 1
Button_Sns__Button2__BTN__PS EQU CYREG_PRT1_PS
Button_Sns__Button2__BTN__SHIFT EQU 0
Button_Sns__Button3__BTN__DM__MASK EQU 0xE00
Button_Sns__Button3__BTN__DM__SHIFT EQU 9
Button_Sns__Button3__BTN__DR EQU CYREG_PRT4_DR
Button_Sns__Button3__BTN__INTCFG EQU CYREG_PRT4_INTCFG
Button_Sns__Button3__BTN__INTSTAT EQU CYREG_PRT4_INTSTAT
Button_Sns__Button3__BTN__MASK EQU 0x08
Button_Sns__Button3__BTN__PC EQU CYREG_PRT4_PC
Button_Sns__Button3__BTN__PC2 EQU CYREG_PRT4_PC2
Button_Sns__Button3__BTN__PORT EQU 4
Button_Sns__Button3__BTN__PS EQU CYREG_PRT4_PS
Button_Sns__Button3__BTN__SHIFT EQU 3

/* ISR_R0 */
ISR_R0__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_R0__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_R0__INTC_MASK EQU 0x04
ISR_R0__INTC_NUMBER EQU 2
ISR_R0__INTC_PRIOR_MASK EQU 0xC00000
ISR_R0__INTC_PRIOR_NUM EQU 3
ISR_R0__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_R0__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_R0__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ISR_W0 */
ISR_W0__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_W0__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_W0__INTC_MASK EQU 0x10
ISR_W0__INTC_NUMBER EQU 4
ISR_W0__INTC_PRIOR_MASK EQU 0xC0
ISR_W0__INTC_PRIOR_NUM EQU 3
ISR_W0__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
ISR_W0__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_W0__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x041A1193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
