blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../lab6_1.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
mb_blink.c,c,xil_defaultlib,../../../../lab6_1_provided/mb_blink.c,
glbl.v,Verilog,xil_defaultlib,glbl.v
