Classic Timing Analyzer report for rand_dice
Thu May 06 23:59:53 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.391 ns                                       ; cnt6:cnt|cont[1] ; seg[5]           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.041 ns                                      ; ld               ; seg[5]           ; --         ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[2] ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[0] ; clk        ; clk      ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[1] ; clk        ; clk      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[2] ; clk        ; clk      ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[1] ; clk        ; clk      ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[0] ; clk        ; clk      ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[2] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[1] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[0] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To     ; From Clock ;
+-------+--------------+------------+------------------+--------+------------+
; N/A   ; None         ; 8.391 ns   ; cnt6:cnt|cont[1] ; seg[5] ; clk        ;
; N/A   ; None         ; 8.235 ns   ; cnt6:cnt|cont[2] ; seg[5] ; clk        ;
; N/A   ; None         ; 8.167 ns   ; cnt6:cnt|cont[1] ; seg[3] ; clk        ;
; N/A   ; None         ; 8.165 ns   ; cnt6:cnt|cont[1] ; seg[6] ; clk        ;
; N/A   ; None         ; 8.154 ns   ; cnt6:cnt|cont[1] ; seg[4] ; clk        ;
; N/A   ; None         ; 8.139 ns   ; cnt6:cnt|cont[1] ; seg[2] ; clk        ;
; N/A   ; None         ; 8.028 ns   ; cnt6:cnt|cont[0] ; seg[5] ; clk        ;
; N/A   ; None         ; 8.019 ns   ; cnt6:cnt|cont[2] ; seg[3] ; clk        ;
; N/A   ; None         ; 8.007 ns   ; cnt6:cnt|cont[2] ; seg[6] ; clk        ;
; N/A   ; None         ; 8.006 ns   ; cnt6:cnt|cont[2] ; seg[4] ; clk        ;
; N/A   ; None         ; 7.928 ns   ; cnt6:cnt|cont[2] ; seg[2] ; clk        ;
; N/A   ; None         ; 7.800 ns   ; cnt6:cnt|cont[1] ; seg[1] ; clk        ;
; N/A   ; None         ; 7.796 ns   ; cnt6:cnt|cont[0] ; seg[6] ; clk        ;
; N/A   ; None         ; 7.793 ns   ; cnt6:cnt|cont[0] ; seg[4] ; clk        ;
; N/A   ; None         ; 7.776 ns   ; cnt6:cnt|cont[0] ; seg[2] ; clk        ;
; N/A   ; None         ; 7.768 ns   ; cnt6:cnt|cont[0] ; seg[3] ; clk        ;
; N/A   ; None         ; 7.706 ns   ; cnt6:cnt|cont[1] ; seg[0] ; clk        ;
; N/A   ; None         ; 7.651 ns   ; cnt6:cnt|cont[2] ; seg[1] ; clk        ;
; N/A   ; None         ; 7.622 ns   ; cnt6:cnt|cont[2] ; seg[0] ; clk        ;
; N/A   ; None         ; 7.426 ns   ; cnt6:cnt|cont[0] ; seg[1] ; clk        ;
; N/A   ; None         ; 7.395 ns   ; cnt6:cnt|cont[0] ; seg[0] ; clk        ;
+-------+--------------+------------+------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 12.041 ns       ; ld   ; seg[5] ;
; N/A   ; None              ; 11.811 ns       ; ld   ; seg[6] ;
; N/A   ; None              ; 11.807 ns       ; ld   ; seg[4] ;
; N/A   ; None              ; 11.789 ns       ; ld   ; seg[2] ;
; N/A   ; None              ; 11.783 ns       ; ld   ; seg[3] ;
; N/A   ; None              ; 11.438 ns       ; ld   ; seg[1] ;
; N/A   ; None              ; 11.409 ns       ; ld   ; seg[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 06 23:59:53 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rand_dice -c rand_dice --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "cnt6:cnt|cont[1]" and destination register "cnt6:cnt|cont[2]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.996 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 10; REG Node = 'cnt6:cnt|cont[1]'
            Info: 2: + IC(0.379 ns) + CELL(0.521 ns) = 0.900 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 1; COMB Node = 'cnt6:cnt|cont~0'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.996 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 10; REG Node = 'cnt6:cnt|cont[2]'
            Info: Total cell delay = 0.617 ns ( 61.95 % )
            Info: Total interconnect delay = 0.379 ns ( 38.05 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 10; REG Node = 'cnt6:cnt|cont[2]'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
            Info: - Longest clock path from clock "clk" to source register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 10; REG Node = 'cnt6:cnt|cont[1]'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clk" to destination pin "seg[5]" through register "cnt6:cnt|cont[1]" is 8.391 ns
    Info: + Longest clock path from clock "clk" to source register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 10; REG Node = 'cnt6:cnt|cont[1]'
        Info: Total cell delay = 1.608 ns ( 56.96 % )
        Info: Total interconnect delay = 1.215 ns ( 43.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.291 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 10; REG Node = 'cnt6:cnt|cont[1]'
        Info: 2: + IC(0.850 ns) + CELL(0.485 ns) = 1.335 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'conv_7seg:s0|inst10~0'
        Info: 3: + IC(1.106 ns) + CELL(2.850 ns) = 5.291 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'seg[5]'
        Info: Total cell delay = 3.335 ns ( 63.03 % )
        Info: Total interconnect delay = 1.956 ns ( 36.97 % )
Info: Longest tpd from source pin "ld" to destination pin "seg[5]" is 12.041 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 7; PIN Node = 'ld'
    Info: 2: + IC(7.043 ns) + CELL(0.178 ns) = 8.085 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'conv_7seg:s0|inst10~0'
    Info: 3: + IC(1.106 ns) + CELL(2.850 ns) = 12.041 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'seg[5]'
    Info: Total cell delay = 3.892 ns ( 32.32 % )
    Info: Total interconnect delay = 8.149 ns ( 67.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Thu May 06 23:59:53 2010
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


