<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='210' type='bool llvm::TargetPassConfig::getOptimizeRegAlloc() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='209'>/// Return true if the optimized regalloc pipeline is enabled.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1104' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1251' ll='1258' type='bool llvm::TargetPassConfig::getOptimizeRegAlloc() const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1247'>//===---------------------------------------------------------------------===//
/// Register Allocation Pass Configuration
//===---------------------------------------------------------------------===//</doc>
