ModuleName multiAND
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 48 ,Y1: 48 ,X2: 48 ,Y2: 208
End
Branches
Branch Left: 48 ,Top: 80
BranchStrList
0
End
Branch Left: 48 ,Top: 96
BranchStrList
1
End
Branch Left: 48 ,Top: 112
BranchStrList
2
End
Branch Left: 48 ,Top: 128
BranchStrList
3
End
Branch Left: 48 ,Top: 144
BranchStrList
4
End
Branch Left: 48 ,Top: 160
BranchStrList
5
End
Branch Left: 48 ,Top: 176
BranchStrList
6
End
Branch Left: 48 ,Top: 192
BranchStrList
7
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 80 ,X2: 80 ,Y2: 80
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 96 ,X2: 80 ,Y2: 96
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 112 ,X2: 80 ,Y2: 112
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 128 ,X2: 80 ,Y2: 128
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 144 ,X2: 80 ,Y2: 144
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 160 ,X2: 80 ,Y2: 160
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 176 ,X2: 80 ,Y2: 176
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 192 ,X2: 80 ,Y2: 192
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 136 ,X2: 160 ,Y2: 136
End
Branches
End
End
Ports
Port Left: 48 Top: 48 ,Orientation: 3
Portname: in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 160 Top: 136 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 80 Top: 80
Name: s0
LibraryName: PNULib
IpName: PNU_AND8
SymbolParameters
End
End
Texts
End
Links
End
