// Seed: 4286062451
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    output wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    output wor id_13,
    input tri1 id_14,
    input tri0 id_15,
    input tri id_16,
    output wand id_17,
    input supply1 id_18,
    output supply1 id_19,
    output wire id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri0 id_23,
    input tri id_24,
    input supply0 id_25,
    output wor id_26,
    input wor id_27,
    output supply1 id_28,
    input tri1 id_29,
    output uwire id_30,
    output wor id_31,
    input wor id_32
);
  assign id_19 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    output uwire id_0,
    input  wor   _id_1,
    output wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    output uwire id_5,
    output tri   id_6,
    output wand  id_7
);
  logic [1 : -1] id_9;
  wor [id_1 : id_1] id_10;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_0,
      id_5,
      id_4,
      id_6,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_2,
      id_4
  );
  assign modCall_1.id_13 = 0;
  parameter id_11 = 1;
endmodule
