$date
	Sun Apr  1 18:38:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_dataMemory $end
$var wire 16 ! D_Data [15:0] $end
$var reg 16 " A_DataAddress [15:0] $end
$var reg 1 # C_DMRead $end
$var reg 1 $ C_DMWrite $end
$var reg 16 % D_WriteData [15:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 16 ( A_DataAddress [15:0] $end
$var wire 1 ) C_DMRead $end
$var wire 1 * C_DMWrite $end
$var wire 16 + D_WriteData [15:0] $end
$var wire 1 , clk $end
$var wire 1 - rst $end
$var reg 16 . D_Data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
1-
0,
b10100 +
0*
1)
b0 (
1'
0&
b10100 %
0$
1#
b0 "
b0 !
$end
#1000
1&
1,
#2000
0&
0,
#3000
b100010101100001 .
b100010101100001 !
1&
1,
0'
0-
#4000
0&
0,
#5000
b100010101100111 .
b100010101100111 !
1&
1,
b1 "
b1 (
#6000
0&
0,
#7000
1&
1,
#8000
0&
0,
#9000
1&
1,
#10000
0&
0,
#11000
1&
1,
#12000
0&
0,
#13000
1&
1,
#14000
0&
0,
#15000
b1000000010000 .
b1000000010000 !
1&
1,
b10 "
b10 (
#16000
0&
0,
#17000
1&
1,
#18000
0&
0,
#19000
1&
1,
#20000
0&
0,
1$
1*
0#
0)
#21000
1&
1,
#22000
0&
0,
#23000
1&
1,
#24000
0&
0,
#25000
1&
1,
#26000
0&
0,
#27000
1&
1,
#28000
0&
0,
#29000
1&
1,
#30000
0&
0,
#31000
1&
1,
#32000
0&
0,
#33000
1&
1,
#34000
0&
0,
#35000
1&
1,
#36000
0&
0,
#37000
1&
1,
#38000
0&
0,
#39000
1&
1,
#40000
0&
0,
0$
0*
#41000
1&
1,
#42000
0&
0,
#43000
1&
1,
#44000
0&
0,
#45000
1&
1,
#46000
0&
0,
#47000
1&
1,
#48000
0&
0,
#49000
1&
1,
#50000
0&
0,
#51000
1&
1,
#52000
0&
0,
#53000
1&
1,
#54000
0&
0,
#55000
1&
1,
#56000
0&
0,
#57000
1&
1,
#58000
0&
0,
#59000
1&
1,
#60000
0&
0,
1$
1*
1#
1)
#61000
b10100 .
b10100 !
1&
1,
#62000
0&
0,
#63000
1&
1,
#64000
0&
0,
#65000
1&
1,
#66000
0&
0,
#67000
1&
1,
#68000
0&
0,
#69000
1&
1,
#70000
0&
0,
#71000
1&
1,
#72000
0&
0,
#73000
1&
1,
#74000
0&
0,
#75000
1&
1,
#76000
0&
0,
#77000
1&
1,
#78000
0&
0,
#79000
1&
1,
#80000
