## Hi there ðŸ‘‹

<!--
**xiaofengwang01/xiaofengwang01** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

<!-- Profile Header -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=JetBrains+Mono&size=22&pause=1500&color=00C896&center=true&vCenter=true&width=650&lines=Hi%2C+I'm+xiaofengwang+%F0%9F%91%8B;LLMs+for+Chip+Design+%2F+EDA;Verilog+Code+Generation+%26+Repair+Enthusiast" alt="Typing SVG" />
</p>

<p align="center">
  <a href="https://github.com/xiaofengwang01">
    <img src="https://komarev.com/ghpvc/?username=xiaofengwang01&style=flat-square&label=Profile+Views" alt="profile views" />
  </a>
  <a href="https://github.com/xiaofengwang01?tab=followers">
    <img src="https://img.shields.io/github/followers/xiaofengwang01?style=flat-square&label=Followers" alt="followers" />
  </a>
  <img src="https://img.shields.io/badge/Focus-LLM%20%2B%20EDA-blueviolet?style=flat-square" />
</p>

---

## ðŸ‘‹ About Me

- ðŸŽ“ Iâ€™m currently a **first-year Masterâ€™s student**, working at the intersection of **Large Language Models (LLMs)** and **Chip Design / EDA**.  
- ðŸ§  My main interest is enabling LLMs to **understand, generate, and repair hardware code (Verilog/SystemVerilog)** â€” including **completion, debugging, refactoring, and design assistance**.  

---

## ðŸ›  Tech Stack

- **Programming Languages & Tools:** Python, Linux, Shell, Git, GitHub, Vim, Slurm  
- **Deep Learning & LLM:** PyTorch, Hugging Face Transformers, vLLM, LLaMA-Factory, Verilog

---



