$date
	Wed Sep 03 13:50:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encode42_tb $end
$var wire 2 ! y [1:0] $end
$var reg 1 " e $end
$var reg 4 # i [3:0] $end
$scope module uut $end
$var wire 1 " e $end
$var wire 4 $ i [3:0] $end
$var wire 2 % y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
1"
b0 !
$end
#100
b1 #
b1 $
#200
b1 !
b1 %
b10 #
b10 $
#300
b10 !
b10 %
b100 #
b100 $
#400
b11 !
b11 %
b1000 #
b1000 $
#500
