Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Oct 26 17:54:46 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 426 register/latch pins with no clock driven by root clock pin: TMDS_Clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 944 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.069        0.000                      0                  348        0.122        0.000                      0                  348        0.264        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_o_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     2  
  clk_o_clk_wiz_0           1.069        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_o_clk_wiz_0    clk_o_clk_wiz_0          3.295        0.000                      0                    3        0.372        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_wiz_0_i/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.056ns (29.048%)  route 2.579ns (70.952%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 9.751 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.580     8.821    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.554     9.751    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.372    10.123    
                         clock uncertainty           -0.065    10.059    
    SLICE_X38Y70         FDRE (Setup_fdre_C_CE)      -0.169     9.890    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.890    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.056ns (29.048%)  route 2.579ns (70.952%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 9.751 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.580     8.821    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.554     9.751    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.372    10.123    
                         clock uncertainty           -0.065    10.059    
    SLICE_X38Y70         FDRE (Setup_fdre_C_CE)      -0.169     9.890    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          9.890    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.358ns (35.194%)  route 2.501ns (64.806%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 9.752 - 5.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729     5.184    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.419     5.603 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           1.027     6.631    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.299     6.930 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_5/O
                         net (fo=4, routed)           0.656     7.585    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=1, routed)           0.000     7.709    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.926 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.818     8.744    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.299     9.043 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.043    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.555     9.752    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.410    10.162    
                         clock uncertainty           -0.065    10.098    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)        0.031    10.129    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.056ns (29.833%)  route 2.484ns (70.168%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 9.750 - 5.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730     5.185    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.641 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=16, routed)          0.834     6.475    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.150     6.625 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=2, routed)           0.660     7.285    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.505     8.116    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.485     8.725    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.553     9.750    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.372    10.122    
                         clock uncertainty           -0.065    10.058    
    SLICE_X38Y71         FDRE (Setup_fdre_C_CE)      -0.169     9.889    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.318ns (36.024%)  route 2.341ns (63.976%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 9.751 - 5.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.729     5.184    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.419     5.603 f  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=9, routed)           0.791     6.395    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.325     6.720 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=3, routed)           0.603     7.322    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.592     8.240    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.364 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.355     8.719    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     8.843 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.843    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.554     9.751    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.433    10.184    
                         clock uncertainty           -0.065    10.120    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029    10.149    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  1.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582     1.427    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X41Y69         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.624    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X41Y69         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850     1.930    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X41Y69         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.503     1.427    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.075     1.502    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.587     1.432    dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y92         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.629    dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y92         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.857     1.937    dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y92         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X37Y92         FDPE (Hold_fdpe_C_D)         0.075     1.507    dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.577     1.422    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.619    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.844     1.924    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.502     1.422    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.075     1.497    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.588     1.433    dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.630    dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.858     1.938    dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X39Y95         FDPE (Hold_fdpe_C_D)         0.075     1.508    dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.588     1.433    dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.630    dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.858     1.938    dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X39Y95         FDPE                                         r  dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X39Y95         FDPE (Hold_fdpe_C_D)         0.071     1.504    dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.587 r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.643    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845     1.925    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.502     1.423    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060     1.483    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.587 r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.643    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845     1.925    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.502     1.423    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060     1.483    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.551 r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054     1.605    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.099     1.704 r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.704    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845     1.925    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.502     1.423    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.091     1.514    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.577     1.422    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.128     1.550 r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084     1.633    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.099     1.732 r  dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000     1.732    dvi2rgb_0_i/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.844     1.924    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.502     1.422    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.092     1.514    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.737%)  route 0.176ns (48.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579     1.424    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/Q
                         net (fo=1, routed)           0.176     1.741    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[7]
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.048     1.789 r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000     1.789    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_2_n_0
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847     1.927    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y70         FDRE                                         r  dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.490     1.437    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.131     1.568    dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  dvi2rgb_0_i/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_wiz_0_i/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  dvi2rgb_0_i/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y87     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y88     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y88     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y98     dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y98     dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y98     dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y93     dvi2rgb_0_i/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y91     dvi2rgb_0_i/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y91     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y91     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y92     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y92     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y92     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y92     dvi2rgb_0_i/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y70     dvi2rgb_0_i/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   clk_wiz_0_i/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  clk_wiz_0_i/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.900%)  route 0.611ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 9.748 - 5.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.725     5.180    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478     5.658 f  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611     6.269    dvi2rgb_0_i/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     9.748    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.410    10.158    
                         clock uncertainty           -0.065    10.094    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     9.564    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.900%)  route 0.611ns (56.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 9.748 - 5.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.725     5.180    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478     5.658 f  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611     6.269    dvi2rgb_0_i/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.551     9.748    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.410    10.158    
                         clock uncertainty           -0.065    10.094    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     9.564    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 9.749 - 5.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.705     5.157    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.600 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     3.354    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.455 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.725     5.180    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478     5.658 f  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343     6.001    dvi2rgb_0_i/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.104    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.195 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.512     9.707    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     6.513 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.107    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.198 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         1.552     9.749    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.410    10.159    
                         clock uncertainty           -0.065    10.095    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.490     9.605    dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148     1.571 f  dvi2rgb_0_i/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119     1.690    dvi2rgb_0_i/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847     1.927    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.489     1.438    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.120     1.318    dvi2rgb_0_i/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.903%)  route 0.214ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.571 f  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214     1.785    dvi2rgb_0_i/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845     1.925    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.489     1.436    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148     1.288    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@0.000ns - clk_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.903%)  route 0.214ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.396    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.322 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.819    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.845 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578     1.423    dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.571 f  dvi2rgb_0_i/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214     1.785    dvi2rgb_0_i/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clk_wiz_0_i/inst/clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clk_wiz_0_i/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.897    clk_wiz_0_i/inst/clk_i_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.507 r  clk_wiz_0_i/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.051    clk_wiz_0_i/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.080 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845     1.925    dvi2rgb_0_i/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.489     1.436    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148     1.288    dvi2rgb_0_i/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.497    





