0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sim_1/new/TB_RCA_4bits.v,1667336564,verilog,,,,TB_RCA_4bits,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sources_1/new/RCA_4bits.v,1667336402,verilog,,C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sources_1/new/full_adder.v,1667335991,verilog,,C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sources_1/new/register_logic.v,,full_adder,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sources_1/new/register_logic.v,1667336661,verilog,,C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 1/Part 1.srcs/sim_1/new/TB_RCA_4bits.v,,register_logic,,,,,,,,
