/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
	DMux8Way(in=load, sel=address[9..11], a=r0,b=r1,c=r2,d=r3,e=r4,f=r5,g=r6,h=r7);
	
	RAM512(in=in, load=r0, address=address[0..8], out=ram0);
	RAM512(in=in, load=r1, address=address[0..8], out=ram1);
	RAM512(in=in, load=r2, address=address[0..8], out=ram2);
	RAM512(in=in, load=r3, address=address[0..8], out=ram3);
	RAM512(in=in, load=r4, address=address[0..8], out=ram4);
	RAM512(in=in, load=r5, address=address[0..8], out=ram5);
	RAM512(in=in, load=r6, address=address[0..8], out=ram6);
	RAM512(in=in, load=r7, address=address[0..8], out=ram7);
		
	Mux8Way16(a=ram0,b=ram1,c=ram2,d=ram3,e=ram4,f=ram5,g=ram6,h=ram7, sel=address[9..11],out=out);
}
