setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/vinays/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> 
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_Ip/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_Ip/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_Ip/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_Ip/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32hvt_"
saed32hvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_hvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_Ip/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_Ip/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_Ip/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_Ip/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/vinays/ECE581-2024/lab2-Vinaysshetty/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
Information: Building the design 'RAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'RAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
create_clock -name "rclk" -period $rclk_period rclk
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
Current design is 'fifo1_srama'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 71 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Information: Building the design 'RAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'RAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'
Information: Building the design 'RAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'RAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 91.80%, saed32cell_svt 8.20%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33  301251.4      0.01       0.0      15.5                           1062280832.0000
    0:00:33  301251.4      0.01       0.0      15.5                           1062280832.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 91.99%, saed32cell_svt 8.01%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 91.99%, saed32cell_svt 8.01%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_hvt 91.80%, saed32cell_svt 8.20%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 91.80%, saed32cell_svt 8.20%

  Beginning Delay Optimization
  ----------------------------
    0:00:34  301233.1      0.08       0.1      31.5                           1060851392.0000
    0:00:34  301236.7      0.00       0.0      31.5                           1060935232.0000
    0:00:34  301236.7      0.00       0.0      31.5                           1060935232.0000
    0:00:34  301229.0      0.00       0.0      31.5                           1060782336.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 91.69%, saed32cell_svt 8.31%
    0:00:34  301224.5      0.00       0.0      31.5                           1060779520.0000
    0:00:34  301224.5      0.00       0.0      31.5                           1060779520.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:34  301216.8      0.00       0.0      31.5                           1060570880.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060570880.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060570880.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:34  301216.8      0.00       0.0      31.5                           1060371648.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:34  301218.4      0.00       0.0       4.0                           1060580096.0000
    0:00:34  301218.4      0.00       0.0       4.0                           1060580096.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 91.61%, saed32cell_svt 8.39%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:34  301218.4      0.00       0.0       4.0                           1060580096.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:34  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
    0:00:35  301217.1      0.00       0.0       4.0                           1060080576.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'RAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'RAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'RAMLP2RW128x8'. (HDL-193)
Warning: Cannot find the design 'RAMLP2RW128x8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'RAMLP2RW128x8' in 'fifomem_DATASIZE8_ADDRSIZE10'. (LINK-5)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/outputs/fifo1_srama.dc.vg'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> start_gui
Current design is 'fifo1_srama'.
4.1
Current design is 'fifo1_srama'.
dc_shell> 
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/generic.sdb'
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> report_timing
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:06:38 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/Q (SDFFASX1_HVT)                  0.21       0.21 r
  rptr_empty/U16/Y (OR2X1_HVT)                            0.08       0.29 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.08       0.37 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.08       0.45 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.53 r
  rptr_empty/U20/Y (OR2X1_HVT)                            0.08       0.62 r
  rptr_empty/U3/Y (INVX0_HVT)                             0.03       0.65 f
  rptr_empty/U21/Y (AND2X1_HVT)                           0.08       0.72 f
  rptr_empty/U22/Y (AND2X1_HVT)                           0.09       0.81 f
  rptr_empty/U24/Y (AND2X1_HVT)                           0.09       0.90 f
  rptr_empty/U5/Y (AND2X1_HVT)                            0.08       0.98 f
  rptr_empty/U25/Y (NAND2X0_HVT)                          0.06       1.04 r
  rptr_empty/U26/Y (XOR2X1_HVT)                           0.18       1.22 f
  rptr_empty/U56/Y (MUX21X1_HVT)                          0.14       1.35 f
  rptr_empty/U76/Y (XOR2X1_HVT)                           0.15       1.51 r
  rptr_empty/U89/Y (NOR3X0_HVT)                           0.14       1.64 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.64 f
  data arrival time                                                  1.64

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       2.00 r
  library setup time                                     -0.21       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_HVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_HVT)                  0.24       0.24 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.12       0.36 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.43 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.50 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.55 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.62 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.67 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.75 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       0.86 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       0.94 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.08 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.16 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.30 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.34 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.47 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.59 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.68 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       1.81 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
dc_shell> report_timing -from [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:07:09 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> 
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> change_selection [get_ports winc*]
dc_shell> sizeof_collection [change_selection [get_ports winc*]]
0
dc_shell> sizeof_collection [change_selection [get_ports winc]]
0
dc_shell> get_ports winc
{winc}
dc_shell> change_selection [get_ports winc]
dc_shell> 
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> change_selection {}
dc_shell> 
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> report_clock_constraint
Warning: Can't find object 'all_registers(-data_pins)' in design 'fifo1_srama'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> report_clock_constraint -to *
Warning: duplicate option '-to' overrides previous value. (CMD-018)
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path end
        -delay max
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:16:16 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
sync_w2r/rq2_wptr[0] (sync_w2r)     0.82 f            1.79         0.97
rptr_empty/rq2_wptr[0] (rptr_empty_ADDRSIZE10)
                                    0.82 f            1.79         0.97
sync_w2r/rq2_wptr[1] (sync_w2r)     0.81 f            1.79         0.98
rptr_empty/rq2_wptr[1] (rptr_empty_ADDRSIZE10)
                                    0.81 f            1.79         0.98
sync_w2r/rq2_wptr[2] (sync_w2r)     0.80 f            1.79         0.99
rptr_empty/rq2_wptr[2] (rptr_empty_ADDRSIZE10)
                                    0.80 f            1.79         0.99
sync_w2r/rq2_wptr[4] (sync_w2r)     0.73 f            1.79         1.05
rptr_empty/rq2_wptr[4] (rptr_empty_ADDRSIZE10)
                                    0.73 f            1.79         1.05
sync_w2r/rq2_wptr[3] (sync_w2r)     0.72 f            1.79         1.06
rptr_empty/rq2_wptr[3] (rptr_empty_ADDRSIZE10)
                                    0.72 f            1.79         1.06
sync_w2r/rq2_wptr[5] (sync_w2r)     0.70 f            1.79         1.09
rptr_empty/rq2_wptr[5] (rptr_empty_ADDRSIZE10)
                                    0.70 f            1.79         1.09
sync_r2w/wq2_rptr[4] (sync_r2w)     0.67 f            1.83         1.16
wptr_full/wq2_rptr[4] (wptr_full_ADDRSIZE10)
                                    0.67 f            1.83         1.16
sync_r2w/wq2_rptr[3] (sync_r2w)     0.67 f            1.83         1.16
wptr_full/wq2_rptr[3] (wptr_full_ADDRSIZE10)
                                    0.67 f            1.83         1.16
sync_r2w/wq2_rptr[1] (sync_r2w)     0.67 f            1.83         1.16
wptr_full/wq2_rptr[1] (wptr_full_ADDRSIZE10)
                                    0.67 f            1.83         1.16
sync_r2w/wq2_rptr[5] (sync_r2w)     0.64 f            1.83         1.18
wptr_full/wq2_rptr[5] (wptr_full_ADDRSIZE10)
                                    0.64 f            1.83         1.18
sync_r2w/wq2_rptr[2] (sync_r2w)     0.64 f            1.83         1.19
wptr_full/wq2_rptr[2] (wptr_full_ADDRSIZE10)
                                    0.64 f            1.83         1.19
sync_r2w/wq2_rptr[0] (sync_r2w)     0.64 f            1.83         1.19
wptr_full/wq2_rptr[0] (wptr_full_ADDRSIZE10)
                                    0.64 f            1.83         1.19
sync_w2r/rq2_wptr[10] (sync_w2r)
                                    0.59 f            1.79         1.20
rptr_empty/rq2_wptr[10] (rptr_empty_ADDRSIZE10)
                                    0.59 f            1.79         1.20
sync_w2r/rq2_wptr[6] (sync_w2r)     0.59 f            1.79         1.20
rptr_empty/rq2_wptr[6] (rptr_empty_ADDRSIZE10)
                                    0.59 f            1.79         1.20
sync_w2r/rq2_wptr[7] (sync_w2r)     0.58 f            1.79         1.21
rptr_empty/rq2_wptr[7] (rptr_empty_ADDRSIZE10)
                                    0.58 f            1.79         1.21
sync_r2w/wq2_rptr[7] (sync_r2w)     0.61 f            1.83         1.22
wptr_full/wq2_rptr[7] (wptr_full_ADDRSIZE10)
                                    0.61 f            1.83         1.22
sync_r2w/wq2_rptr[10] (sync_r2w)
                                    0.60 f            1.83         1.23
wptr_full/wq2_rptr[10] (wptr_full_ADDRSIZE10)
                                    0.60 f            1.83         1.23
sync_w2r/rq2_wptr[8] (sync_w2r)     0.54 f            1.79         1.25
rptr_empty/rq2_wptr[8] (rptr_empty_ADDRSIZE10)
                                    0.54 f            1.79         1.25
sync_w2r/rq2_wptr[9] (sync_w2r)     0.53 f            1.79         1.26
rptr_empty/rq2_wptr[9] (rptr_empty_ADDRSIZE10)
                                    0.53 f            1.79         1.26
sync_r2w/wq2_rptr[9] (sync_r2w)     0.57 r            1.86         1.29
wptr_full/wq2_rptr[9] (wptr_full_ADDRSIZE10)
                                    0.57 r            1.86         1.29
sync_r2w/wq2_rptr[6] (sync_r2w)     0.55 r            1.86         1.31
wptr_full/wq2_rptr[6] (wptr_full_ADDRSIZE10)
                                    0.55 r            1.86         1.31
sync_r2w/wq2_rptr[8] (sync_r2w)     0.55 r            1.86         1.31
wptr_full/wq2_rptr[8] (wptr_full_ADDRSIZE10)
                                    0.55 r            1.86         1.31

1
dc_shell> report_timing -from [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:17:13 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_input_delay -port_pin_list winc -delay_value 0.0001
Error: unknown option '-port_pin_list' (CMD-010)
Error: value 'winc' for option 'delay_value' not of type 'float' (CMD-009)
Error: unknown option '-delay_value' (CMD-010)
dc_shell> set_input_delay winc -delay_value 0.0001
Error: value 'winc' for option 'delay_value' not of type 'float' (CMD-009)
Error: unknown option '-delay_value' (CMD-010)
dc_shell> set_input_delay winc
Error: value 'winc' for option 'delay_value' not of type 'float' (CMD-009)
Error: Required argument 'port_pin_list' was not found (CMD-007)
dc_shell> man set_input_delay
2.  Synopsys Commands                                        Command Reference
                                set_input_delay

NAME
       set_input_delay
              Sets input delay on pins or input ports relative to a clock sig-
              nal.

SYNTAX
       status set_input_delay
               delay_value
               [-reference_pin pin_port_name]
               [-clock clock_name]
               [-clock_fall]
               [-level_sensitive]
               [-network_latency_included]
               [-source_latency_included]
               [-rise]
               [-fall]
               [-max]
               [-min]
               [-add_delay]
               port_pin_list

   Data Types
       delay_value       float
       clock_name        collection of 1 object
       port_pin_list     collection

ARGUMENTS
       delay_value
              Specifies the path delay.  The delay_value must be in units con-
              sistent  with  the  technology library used during optimization.
              The delay_value represents the amount  of  time  the  signal  is
              available  after  a clock edge.  This represents a combinational
              path delay from the clock pin of a register.

       -reference_pin pin_port_name
              Specifies the clock pin or port to which the specified delay  is
              related.  If you use this option, and if propagated clocking  is
              being  used,  the  delay value is related to the arrival time at
              the specified reference pin, which is clock source latency  plus
              its network latency from the clock source to this reference pin.
              The         options         -network_latency_included        and
              -source_latency_included  cannot be used at the same time as the
              -reference_pin  option.  For  ideal  clock  network, only source
              latency is applied.

              The  pin  specified  with  the -reference_pin option should be a
              leaf pin or port in a clock network, in the direct or transitive
              fanout  of  a  clock source specified with the -clock option. If
              multiple clocks reach the port or pin where you are setting  the
              input  delay,  and if the -clock option is not used, the command
              considers all of the clocks.

       -clock clock_name
              Specifies the clock to which the specified delay is related.  If
              -clock_fall is used, -clock clock_name must  be  specified.   If
              -clock  is not specified, the delay is relative to time zero for
              combinational designs.  For sequential  designs,  the  delay  is
              considered relative to a new clock with the period determined by
              considering the sequential cells in  the  transitive  fanout  of
              each port.

              The  clock_name  can  be  either  a  string or collection of one
              object.

       -clock_fall
              Specifies that the delay is relative to the falling edge of  the
              clock.  The default is the rising edge.

       -level_sensitive
              Specifies  that  the  source  of  the delay is a level-sensitive
              latch.  This allows the tool to derive the setup and hold  rela-
              tionship for paths from this port as if the port is a level-sen-
              sitive latch.  If -level_sensitive is not used, the input  delay
              is treated as if it is a path from a flip-flop.

       -network_latency_included
              Specifies  that  the  clock  network latency is not added to the
              input delay value.  If this option is not specified,  the  clock
              network latency of the related clock is added to the input delay
              value.  It has no effect if the clock is propagated or the input
              delay is not specified with respect to any clock.

       -source_latency_included
              Specifies  that  the  clock  source  latency is not added to the
              input delay value.  If this option is not specified,  the  clock
              source  latency  of the related clock will be added to the input
              delay value.  It has no effect if the input delay is not  speci-
              fied with respect to any clock.

       -rise  Specifies  that  delay_value  refers  to  a rising transition on
              specified ports of the current design.   If  neither  -rise  nor
              -fall  is specified, rising and falling delays are assumed to be
              equal.

       -fall  Specifies that delay_value refers to  a  falling  transition  on
              specified  ports  of  the  current design.  If neither -rise nor
              -fall is specified, rising and falling delays are assumed equal.

       -max   Specifies  that delay_value refers to the longest path.  If nei-
              ther -max nor -min  is  specified,  maximum  and  minimum  input
              delays are assumed equal.

       -min   Specifies that delay_value refers to the shortest path.  If nei-
              ther -max nor -min  is  specified,  maximum  and  minimum  input
              delays are assumed equal.

       -add_delay
              Specifies whether to add delay information to the existing input
              delay or to overwrite.  The -add_delay  option  enables  you  to
              capture  information  about  multiple  paths leading to an input
              port that are relative to different clocks or clock edges.

              For example, the following command  removes  all  other  maximum
              rise  input  delay  from  A,  since -add_delay is not specified.
              Other input delay with a different clock or with -clock_fall  is
              removed.

                set_input_delay 5.0 -max -rise -clock phi1 {A}

              In  the following example, -add_delay is specified.  If there is
              an input maximum rise delay for A relative to clock phi1  rising
              edge,  the  larger  value  is  used.  The smaller value will not
              result in critical timing for maximum delay.  For minimum delay,
              the smaller value is used.  If there is maximum rise input delay
              relative to a different clock or  different  edge  of  the  same
              clock, it remains with the new delay.

                prompt> set_input_delay 5.0 -max -rise -clock phi1 -add_delay {A}

       port_pin_list
              Specifies a list of input port or internal pin names in the cur-
              rent design to which delay_value is assigned.  If more than  one
              object  is specified, the objects are enclosed in quotes ("") or
              in braces ({}).  If input delay is specified on a pin, the  cell
              of  the pin is set to size only to leave room for compile apply-
              ing sizing on it.

DESCRIPTION
       The set_input_delay command sets input path delay values for  the  cur-
       rent  design.   Used  with set_load and set_driving_cell, the input and
       output delays characterize the operating  environment  of  the  current
       design.

       A  path  starts from a primary input or clock of sequential element and
       ends at a sequential element or primary output.  The delay_value to  be
       specified  is  the delay between the startpoint and the object on which
       the set_input_delay is being set, relative to the clock edge.

       The set_input_delay command sets input path delays on input ports rela-
       tive  to  a  clock  edge.   Input  ports are assumed to have zero input
       delay, unless specified.  For  inout  (bidirectional)  ports,  you  can
       specify the path delays for both input and output modes.

       To  describe  a  path  delay  from  a  level-sensitive  latch,  use the
       -level_sensitive option.  If the latch  is  positive-enabled,  set  the
       input  delay  relative  to  the  rising  clock edge; if it is negative-
       enabled, set the input delay relative to the falling  clock  edge.   If
       time  is  being  borrowed  at that latch, add that time borrowed to the
       path delay from the latch when determining input delay.

       The characterize command automatically sets  input  and  output  delay,
       drive, and load values based on the environment of a cell instance.

       The  timer adds input delay to path delay for paths starting at primary
       inputs and output delay for paths ending at primary outputs.

       Use the report_port command to list input delays associated with ports.

       To list input delays of internal pins, use report_design.

       Use remove_input_delay or reset_design to remove input delay values.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following example sets an input delay of 2.3 for ports IN1 and IN2
       on a combinational design.  Because the  design  is  combinational,  no
       clock is needed.

         prompt> set_input_delay 2.3 {IN1 IN2}

       The  following  example uses a clock collection and sets an input delay
       of 1.2 relative to the rising edge of CLK1 for all input ports  in  the
       design:

         prompt> set_input_delay 1.2 -clock [get_clocks CLK1] [all_inputs]

       The following example sets the input and output delays for the bidirec-
       tional port INOUT1.  The input signal arrives at INOUT1 2.5 units after
       the  falling  edge of CLK1.  The output signal is required at INOUT1 at
       1.4 units before the rising edge of CLK2.

         prompt> set_input_delay 2.5 -clock CLK1 -clock_fall {INOUT1}
         prompt> set_output_delay 1.4 -clock CLK2 {INOUT1}

       The following example has three paths to the IN1 input  port.   One  of
       the paths is relative to the rising edge of CLK1.  Another path is rel-
       ative to the falling edge of CLK1.  The third path is relative  to  the
       falling  edge  of CLK2.  The -add_delay option is used to indicate that
       new input delay information  will  not  cause  old  information  to  be
       removed.

         prompt> set_input_delay 2.2 -max -clock CLK1 -add_delay {IN1}
         prompt> set_input_delay 1.7 -max -clock CLK1 -clock_fall \
            -add_delay {IN1}
         prompt> set_input_delay 4.3 -max -clock CLK2 -clock_fall \
            -add_delay {IN1}

       In  this  example,  two different maximum delays and two minimum delays
       for port A are specified using  the  -add_delay  option.   Because  the
       information  is  relative  to  the  same clock and clock edge, only the
       largest of the maximum values and the smallest of  the  minimum  values
       are  maintained,  in this 5.0 and 1.1.  If the -add_delay option is not
       used, the new information overwrites the old information.

         prompt> set_input_delay 3.4 -max -clock CLK1 -add_delay {A}
         prompt> set_input_delay 5.0 -max -clock CLK1 -add_delay {A}
         prompt> set_input_delay 1.1 -min -clock CLK1 -add_delay {A}
         prompt> set_input_delay 1.3 -min -clock CLK1 -add_delay {A}

SEE ALSO
       all_inputs(2)
       characterize(2)
       create_clock(2)
       remove_input_delay(2)
       report_design(2)
       report_port(2)
       reset_design(2)
       set_driving_cell(2)
       set_load(2)
       set_output_delay(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> report_clock
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : clocks
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:19:23 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
rclk             2.00   {0 1}                         {rclk}
wclk             2.00   {0 1}                         {wclk}
wclk2x           1.00   {0 0.5}                       {wclk2x}
--------------------------------------------------------------------------------
1
dc_shell> set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:20:20 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by rclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:20:39 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> report_timing -from [all_inputs] -capacitance
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sat Jan 20 20:21:22 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                  2505.92      0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                     1.78      0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                 1.14      0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                    1.09      0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                 1.06      0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                    1.09      0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                 1.06      0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                    1.09      0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                 1.67      0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                  1.63      0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                 1.64      0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                  2.23      0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                 1.53      0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                  1.66      0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                   1.08      0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                  1.61      0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                  0.52      0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                 0.66      0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                  0.57      0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> man set_load
2.  Synopsys Commands                                        Command Reference
                                   set_load

NAME
       set_load
              Sets the load attribute on the specified ports and nets.

SYNTAX
       status set_load
               value
               objects
               [-subtract_pin_load]
               [-min]
               [-max]
               [[-pin_load] [-wire_load]]

   Data Types
       value       float
       objects     list

ARGUMENTS
       value  Specifies  the  value  to which to set the load attribute on the
              ports and nets specified in the  objects  argument.   The  value
              argument must be expressed in units consistent with the technol-
              ogy library used during optimization.  For example, if the tech-
              nology  library  specifies  load values in picofarads, the value
              argument must also be expressed in picofarads.

       objects
              Specifies a list of ports and nets in the current  design  whose
              loads are to be set.

       -subtract_pin_load
              Indicates that the current pin capacitances of the net are to be
              subtracted from the specified value before the net load value is
              set.  If  the resulting net load value is negative, it is set to
              0.

              This option sets the subtract_pin_load attribute on  the  speci-
              fied  nets.  When this attribute is set, the total load computed
              on these nets during the update_timing command does not  include
              pin loads. Note that the subtract_pin_load
               attribute is not placed on ports.

              Use  this  option  if  the  value argument includes pin and port
              capacitances.

       -min   Indicates that the load value is to be used  for  minimum  delay
              analysis.

              If  no  minimum  load  value  is specified, the maximum value is
              used.

       -max   Indicates that the load value is to be used  for  maximum  delay
              analysis.

              If  no  value  is specified for maximum analysis on a net, and a
              value has been specified for minimum analysis, the minimum value
              is ignored. (You cannot annotate only a minimum value on a net.)

       -pin_load -wire_load
              Indicates whether the specified load value on the port is to  be
              treated as a pin load, a wire load, or both.

              These  options  can be used only with ports; an error message is
              displayed if the objects argument contains any nets.  If you  do
              not specify either -pin_load or -wire_load, -pin_load is used as
              the default.  You can use both arguments together, in which case
              the  load  value is set as both a pin load and as a wire load on
              the specified ports.

DESCRIPTION
       This command sets the load attribute on the specified ports and nets in
       the current design.

       If  the  current  design is hierarchical, it must have been linked with
       the link command.

       The total load on a net is the sum of all of pin loads, port loads, and
       wire  loads  associated  with that net.  The specified load value over-
       rides the internally-estimated net load value.

       You also can use the set_load command for nets at lower levels  of  the
       design  hierarchy.  These nets are specified as BLOCK1/BLOCK2/NET_NAME.

       If you use the -wire_load option, the load value is set as a wire  load
       on  the specified port.  However, the value is actually counted as part
       of the total wire load and not as part of the pin or port load.

       To view load values on ports, use the  report_port  command.   To  view
       load  values  on nets, use the report_net or report_internal_loads com-
       mand.

       To reset a load value, use the remove_attribute command.  To reset  all
       annotated load values in a design, use the reset_design command.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example sets a load of 2 units on the port named in1:

         prompt> set_load 2 in1

       The  following  example  sets  a  load of 2.5 units (the estimated wire
       load) plus the load of 3 inverter input pins from the tech_lib  library
       on  all  output  ports.  The user-defined port_load variable is used to
       store this load value.

         prompt> link -all
         prompt> set port_load [expr 2.5 + 3 * [load_of tech_lib/IV/A]]
         prompt> set_load $port_load [all_outputs]

       The following example sets a load of pin Z  of  IV  from  the  tech_lib
       library to the input_1 and input_2 ports using the load_of command:

         prompt> set_load [load_of tech_lib/IV/Z] {input_1 input_2}

       In  the  following  example,  a load of 3 is set on the U1/U2/NET3 net.
       The wire capacitance is set to 3. (Total net capacitance is 3 plus  the
       sum of the pin and port capacitances.)

         prompt> set_load 3 U1/U2/NET3

       In  the  following  example,  a total net capacitance (wire capacitance
       plus pin capacitances) of 3 is set on the U1/U2/NET3 net.  If  the  pin
       and  port  capacitances equal 2, the wire capacitance is annotated with
       1.  If the pin and port capacitances are 3 or more,  the  wire  capaci-
       tance is annotated with 0.

         prompt> set_load -subtract_pin_load 3 U1/U2/NET3

       The  following  example  sets  a wire load of 5 units on the port named
       in1:

         prompt> set_load -wire_load 5 in1

       The following commands remove the back-annotated load on a port and  on
       a net:

         prompt> remove_attribute [get_ports in1] load
         prompt> remove_attribute [get_nets U1/U2/NET3] load

SEE ALSO
       all_outputs(2)
       link(2)
       load_of(2)
       remove_attribute(2)
       report_internal_loads(2)
       report_net(2)
       report_port(2)
       reset_design(2)
       set_drive(2)
       set_wire_load_min_block_size(2)
       set_wire_load_mode(2)
       set_wire_load_model(2)
       set_wire_load_selection_group(2)
       target_library(3)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
Error: unknown command '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_' (CMD-005)
dc_shell> #b100_01312012.pdf/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
dc_shell> report_timing
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 00:08:54 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/Q (SDFFASX1_HVT)                  0.21       0.21 r
  rptr_empty/U16/Y (OR2X1_HVT)                            0.08       0.29 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.08       0.37 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.08       0.45 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.53 r
  rptr_empty/U20/Y (OR2X1_HVT)                            0.08       0.62 r
  rptr_empty/U3/Y (INVX0_HVT)                             0.03       0.65 f
  rptr_empty/U21/Y (AND2X1_HVT)                           0.08       0.72 f
  rptr_empty/U22/Y (AND2X1_HVT)                           0.09       0.81 f
  rptr_empty/U24/Y (AND2X1_HVT)                           0.09       0.90 f
  rptr_empty/U5/Y (AND2X1_HVT)                            0.08       0.98 f
  rptr_empty/U25/Y (NAND2X0_HVT)                          0.06       1.04 r
  rptr_empty/U26/Y (XOR2X1_HVT)                           0.18       1.22 f
  rptr_empty/U56/Y (MUX21X1_HVT)                          0.14       1.35 f
  rptr_empty/U76/Y (XOR2X1_HVT)                           0.15       1.51 r
  rptr_empty/U89/Y (NOR3X0_HVT)                           0.14       1.64 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.64 f
  data arrival time                                                  1.64

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       2.00 r
  library setup time                                     -0.21       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_HVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_HVT)                  0.24       0.24 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.12       0.36 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.43 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.50 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.55 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.62 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.67 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.75 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       0.86 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       0.94 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.08 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.16 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.30 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.34 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.47 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.59 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.68 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       1.81 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
dc_shell> report_timing -from [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 00:09:08 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> report_timing -from [all_outputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 00:09:16 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> history
     1  set top_design fifo1_srama
     2  source ../scripts/dc.tcl
     3  start_gui
     4  report_timing
     5  report_timing -from [all_inputs]
     6  change_selection [get_ports winc*]
     7  sizeof_collection [change_selection [get_ports winc*]]
     8  sizeof_collection [change_selection [get_ports winc]]
     9  get_ports winc
    10  change_selection [get_ports winc]
    11  change_selection {}
    12  pwd
    13  pwd
    14  report_clock_constraint
    15  report_clock_constraint -to *
    16  report_timing -from [all_inputs]
    17  set_input_delay -port_pin_list winc -delay_value 0.0001
    18  set_input_delay winc -delay_value 0.0001
    19  set_input_delay winc
    20  man set_input_delay
    21  report_clock
    22  set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
    23  report_timing -from [all_inputs]
    24  set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
    25  report_timing -from [all_inputs]
    26  report_timing -from [all_inputs] -capacitance
    27  man set_load
    28  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
    29  #b100_01312012.pdf/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
    30  report_timing
    31  report_timing -from [all_inputs]
    32  report_timing -from [all_outputs]
    33  history
dc_shell> #set_output_delay winc
dc_shell> ls -lrt
total 1444
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   11264 Jan 20 20:02 default.svf
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
drwx------. 2 vinays them      23 Jan 20 20:03 WORK_autoread
drwx------. 4 vinays them      22 Jan 20 20:03 .
-rw-------. 1 vinays them     356 Jan 20 20:03 .fifo1_srama_30761.cmvd
-rw-------. 1 vinays them   26290 Jan 20 20:03 .nfs00000000005ea07000003abd
-rw-------. 1 vinays them 1687242 Jan 21 00:10 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them  151815 Jan 21 00:10 dc_shell.log.2024-01-20_20-02
dc_shell> report_timing -from [all_outputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 00:10:45 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> man set_output_delay
2.  Synopsys Commands                                        Command Reference
                               set_output_delay

NAME
       set_output_delay
              Sets  output  delay  on pins or output ports relative to a clock
              signal.

SYNTAX
       status set_output_delay
               delay_value
               [-reference_pin pin_port_name]
               [-clock clock_name [-clock_fall] [-level_sensitive]]
               [-network_latency_included]
               [-source_latency_included]
               [-rise]
               [-fall]
               [-max]
               [-min]
               [-add_delay]
               [-group_path group_name]
               port_pin_list

   Data Types
       delay_value       float
       clock_name        string or collection
       group_name        string
       port_pin_list     list

ARGUMENTS
       delay_value
              Specifies the path delay.  The delay_value must be in units con-
              sistent  with  the  technology library used during optimization.
              The delay_value represents the amount of time that the signal is
              required  before  a  clock edge.  For maximum output delay, this
              usually represents a combinational path delay to a register plus
              the  library  setup  time  of that register.  For minimum output
              delay, this value is usually the shortest path delay to a regis-
              ter minus the library hold time.

       -reference_pin pin_port_name
              Specifies  the clock pin or port to which the specified delay is
              related.  If you use this option, and if propagated clocking  is
              being  used,  the  delay value is related to the arrival time at
              the specified reference pin, which is clock source latency  plus
              its network latency from the clock source to this reference pin.
              The        options         -network_latency_included         and
              -source_latency_included  cannot be used at the same time as the
              -reference_pin option. For  ideal  clock  network,  only  source
              latency is applied.

              The  pin  specified  with  the -reference_pin option should be a
              leaf pin or port in a clock network, in the direct or transitive
              fanout  of  a  clock source specified with the -clock option. If
              multiple clocks reach the port or pin where you are setting  the
              input  delay,  and if the -clock option is not used, the command
              considers all of the clocks.

       -clock clock_name
              Specifies the clock to which the specified delay is related.  If
              -clock_fall  is  used,  -clock clock_name must be specified.  If
              -clock is not specified, the delay is relative to time zero  for
              combinational  designs.   For  sequential  designs, the delay is
              considered relative to a new clock  with  period  determined  by
              considering  the  sequential  cells  in the transitive fanout of
              each port.

              The clock can be either a string or collection of one object.

       -clock_fall
              Specifies that the delay is relative to the falling edge of  the
              clock.   If -clock is specified, the default is the rising edge.

       -level_sensitive
              Specifies that the destination of the delay is a level-sensitive
              latch.   This allows the tool to derive setup and hold relation-
              ship for paths to this port as  if  it  were  a  level-sensitive
              latch.   If  -level_sensitive  is  not used, the output delay is
              treated as if it were a path to a flip-flop.

       -network_latency_included
              Specifies that the clock network latency should not be added  to
              the  output  delay  value.  If this option is not specified, the
              clock network latency of the related clock is added to the  out-
              put delay value.  It has no effect if the clock is propagated or
              the output delay is not specified with respect to any clock.

       -source_latency_included
              Specifies that the clock source latency should not be  added  to
              the  output  delay  value.  If this option is not specified, the
              clock source latency of the related clock is added to the output
              delay value.  It has no effect if the output delay is not speci-
              fied with respect to any clock.

       -rise  Specifies that delay_value refers  to  a  rising  transition  on
              specified  ports  of  the  current design.  If neither -rise nor
              -fall is specified, then rising and falling delays  are  assumed
              to be equal.

       -fall  Specifies  that  delay_value  refers  to a falling transition on
              specified ports of the current design.   If  neither  -rise  nor
              -fall  is  specified, then rising and falling delays are assumed
              to be equal.

       -max   Specifies that delay_value refers to the longest path.  If  nei-
              ther  -max  nor  -min  is  specified, maximum and minimum output
              delays are assumed to be equal.

       -min   Specifies that delay_value refers to the shortest path.  If nei-
              ther  -max  nor  -min  is  specified, maximum and minimum output
              delays are assumed to be equal.

       -add_delay
              Specifies whether to add delay information to the existing  out-
              put delay, or to overwrite. The -add_delay option enables you to
              capture information about multiple paths leading from an  output
              port that are relative to different clocks or clock edges.

              For  example,  the  following  command removes all other maximum
              rise output delay from OUT1, since -add_delay is not  specified.
              Other  output delay with a different clock or with clock_fall is
              removed.

                prompt> set_output_delay 5.0 -max -rise -clock phi1 {OUT1}

              In the following example, -add_delay is specified:

                prompt> set_output_delay 5.0 -max -rise -clock phi1 \
                        -add_delay {Z}

              If there is an output maximum rise delay for Z relative  to  the
              clock  phi1  rising edge, the larger value is used.  The smaller
              value does not result in critical timing for maximum delay.  For
              minimum  delay,  the smaller value is used.  If there is maximum
              rise output delay relative to a  different  clock  or  different
              edge of the same clock, it remains with the new delay.

       -group_path group_name
              Specifies  that  paths ending at the specified ports or pins are
              added into the named group.   If  the  group  does  not  already
              exist, it is created.  This is equivalent to specifying the fol-
              lowing command in addition to set_output_delay:

                prompt> group_path -name group_name -to port_pin_list

              If -group_path is not specified, the existing path  grouping  is
              not changed.

       port_pin_list
              A  list  of  output  port  or  internal pin names in the current
              design to which delay_value  is  assigned.   If  more  than  one
              object  is  specified, the objects are enclosed in double quota-
              tion marks ("") or in braces ({}).  If output delay is specified
              on  a pin, the cell of the pin is set to size only to leave room
              for compile applying sizing on it.

DESCRIPTION
       This command sets output path delay  values  for  the  current  design.
       Used  with  the  set_load  and set_driving_cell commands, the input and
       output delays characterize the operating  environment  of  the  current
       design.

       The  set_output_delay  command  sets output path delays on output ports
       relative to a clock edge.  Output ports are assumed to have  no  output
       delay unless specified.  For inout (bidirectional) ports, you can spec-
       ify the path delays for both input and output modes.

       To  describe  a  path  delay  to  a  level-sensitive  latch,  use   the
       -level_sensitive  option.   If  the  latch is positive-enabled, set the
       output delay relative to the rising clock edge.  If the latch is  nega-
       tive-enabled,  set the output delay relative to the falling clock edge.
       If time is being borrowed at that latch, subtract  that  time  borrowed
       from the path delay to the latch when determining output delay.

       The  characterize  command  automatically  sets input and output delay,
       drive, and load values based on the environment of a cell instance.

       The tool adds input delay to path delay for paths starting  at  primary
       inputs and output delay for paths ending at primary outputs.

       The  -group_path  option  modifies  the  path  grouping.  Path grouping
       affects the maximum delay cost function.   The  worst  violator  within
       each  group  adds  to  the cost.  For optimization, grouping some paths
       separately may improve their delay  cost,  but  it  may  also  increase
       design area and compile time.

       Use  report_port  to list output delays associated with ports.  To list
       output   delays   of   internal   pins,   use    report_design.     Use
       report_path_group to list the path groups which are defined.

       Use  remove_output_delay or reset_design to remove output delay values.
       To modify paths grouped with the -group_path option, use the group_path
       command to place the paths in another group or the default group.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following example sets an output delay of 1.7 relative to the ris-
       ing edge of CLK1 for all output ports in the design.

         prompt> set_output_delay 1.7 -clock [get_clocks CLK1] \
            [all_outputs]

       The following example sets the input and output delays for  the  INOUT1
       bidirectional port.  The input signal arrives at INOUT1 2.5 units after
       the falling edge of CLK1.  The output signal is required at  INOUT1  at
       1.4 units before the rising edge of CLK2.

         prompt> set_input_delay 2.5 -clock CLK1 -clock_fall {INOUT1}
         prompt> set_output_delay 1.4 -clock CLK2 {INOUT1}

       In  the  following  example, there are three paths from the OUT1 output
       port.  One path is relative to the rising edge of CLK1.   Another  path
       is relative to the falling edge of CLK1.  The third path is relative to
       the falling edge of CLK2.  The -add_delay option is  used  to  indicate
       that  new output delay information will not cause old information to be
       removed.

         prompt> set_output_delay 2.2 -max -clock CLK1 \
            -add_delay {OUT1}
         prompt> set_output_delay 1.7 -max -clock CLK1 \
            -clock_fall -add_delay {OUT1}
         prompt> set_output_delay 4.3 -max -clock CLK2 \
            -clock_fall -add_delay {OUT1}

       The following example specifies two  maximum  delays  and  two  minimum
       delays  for the Z port using the -add_delay option.  Since the informa-
       tion is relative to the same clock and clock edge, only the largest  of
       the  maximum  values (5.0) and the smallest of the minimum values (1.1)
       are maintained.  If the -add_delay option is not used, the new informa-
       tion overwrites the old information.

         prompt> set_output_delay 3.4 -max -clock CLK1 \
            -add_delay {Z}
         prompt> set_output_delay 5.0 -max -clock CLK1 \
            -add_delay {Z}
         prompt> set_output_delay 1.1 -min -clock CLK1 \
            -add_delay {Z}
         prompt> set_output_delay 1.3 -min -clock CLK1 \
            -add_delay {Z}

       The  following  example uses the -group_path option to add ports into a
       named group.  Without this option, paths to these ports are included in
       the CLK group.

     prompt> set_output_delay 4.5 -max -clock CLK \
        -group_path busA {busA[*]}

SEE ALSO
       all_outputs(2)
       characterize(2)
       create_clock(2)
       group_path(2)
       remove_output_delay(2)
       report_design(2)
       report_path_group(2)
       report_port(2)
       reset_design(2)
       set_driving_cell(2)
       set_load(2)
       set_max_delay(2)
       set_output_delay(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> set_output_delay 0.001 -max -clock rclk
Error: Required argument 'port_pin_list' was not found (CMD-007)
dc_shell> set_output_delay 0.001 -max -clock rclk -add_delay [all_outputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -to [all_outputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:31:19 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


1
dc_shell> report_timing -to [all_outputs] -max_paths 10
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:31:34 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


1
dc_shell> report_timing -to [all_outputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:31:56 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


1
dc_shell> report_timing -to [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:32:02 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:32:09 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> man set_drive
2.  Synopsys Commands                                        Command Reference
                                   set_drive

NAME
       set_drive
              Sets  the  rise_drive  or fall_drive attributes to the specified
              resistance values on the specified input and inout ports.

SYNTAX
       status set_drive
               resistance
               [-rise] [-fall] [-min] [-max]
               port_list

   Data Types
       resistance     float
       port_list      list

ARGUMENTS
       resistance
              Specifies a nonnegative resistance value to which the rise_drive
              or  fall_drive  attributes  are  to  be  set  on  the  ports  in
              port_list. The resistance is the output resistance of  the  cell
              that  drives the port, such that a higher drive strength (resis-
              tance) means less drive capability and longer  delays.  Thus,  a
              resistance of 0 is infinite drive, or no delay between the ports
              and all that is connected to them. The  resistance  must  be  in
              unit  consistent  with  the technology library used during opti-
              mization.

       -rise  -fall
              Indicates  that  the  rise_drive  or  fall_drive  attributes  of
              port_list  are  to  be  set  to resistance. If you don't specify
              either, both are set to resistance.

       -min -max
              Indicates that the drive strength is to be applied  for  minimum
              or  maximum delay analysis. If no value is specified for minimum
              analysis, the maximum value is used.

       port_list
              Specifies a list of input or inout port  names  of  the  current
              design on which the drive attributes are to be set. If you spec-
              ify more than one port, you must enclose  the  ports  in  either
              quotes or braces ({}).

DESCRIPTION
       Sets the rise_drive or fall_drive attributes to resistance on specified
       input and inout ports in the current design.

       Note: The set_driving_cell command is more convenient and accurate than
       set_drive  for describing the drive capability of a port. The set_drive
       command removes any corresponding rise or fall driving cell  attributes
       on  the  specified ports. Use set_driving_cell instead of set_drive, if
       possible.

       During optimization, the drive of an input port is  used  to  calculate
       the timing delay to gates driven by that port. The delay to these gates
       is computed as follows for the generic CMOS delay model:

              Time = arrival_time + [drive * load(net)]  +  connect_delay  (if
              any)

       To  view drive information on ports, use report_port -drive.  To remove
       drive attributes from ports,  use  remove_attribute.  The  reset_design
       command  removes  all  attributes  from  a  design, including the drive
       attributes.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example sets the rise and fall drives of ports A, B,  and
       C to 2.0.

         prompt> set_drive 2.0 {A B C}

       The  following example sets the rise and fall drives of all input ports
       to 2 and sets the rise drive on port B to 1.

         prompt> set_drive 2 [all_inputs]
         prompt> set_drive -rise 1 [get_ports B]

       The following example sets both the rise and fall drives of port  C  to
       the  corresponding  drives  of  pin  OUT  of the INVERTER cell from the
       TECH_LIBRARY technology library using the drive_of command.

         prompt> set_drive -rise drive_of(-rise TECH_LIBRARY/INVERTER/OUT) \
            [get_ports C]
         prompt> set_drive -fall drive_of(-fall TECH_LIBRARY/INVERTER/OUT) \
            [get_ports C]

SEE ALSO
       all_inputs(2)
       drive_of(2)
       remove_attribute(2)
       report_port(2)
       reset_design(2)
       set_driving_cell(2)
       set_load(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> set_drive 0.0001 [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:33:58 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                               0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
dc_shell> set_drive 1000 [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:34:24 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  winc (in)                                           2574089.75 2574089.75 f
  io_b_winc/DOUT (I1025_NS)                           283759.75  2857849.50 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00   2857849.50 f
  wptr_full/U27/Y (NAND4X0_HVT)                         261.75   2858111.25 r
  wptr_full/U7/Y (INVX0_HVT)                             26.25   2858137.50 f
  wptr_full/U44/Y (OA21X1_HVT)                           25.25   2858162.75 f
  wptr_full/U3/Y (INVX0_HVT)                              0.50   2858163.25 r
  wptr_full/U54/Y (AO22X1_HVT)                            1.00   2858164.25 r
  wptr_full/U65/Y (OA221X1_HVT)                           7.00   2858171.25 r
  wptr_full/U70/Y (NAND3X0_HVT)                           0.25   2858171.50 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.25   2858171.75 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00   2858171.75 r
  data arrival time                                              2858171.75

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.15       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                              -2858171.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -2858170.00


1
dc_shell> set_drive 0.0000000001 [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:34:40 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> set_drive -20 [all_inputs]
Error: value '-20' for option 'resistance' is invalid: must be >= 0. (CMD-037)
dc_shell> set_drive 0 [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:35:14 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.00       0.00 r
  io_b_winc/DOUT (I1025_NS)                               0.39       0.39 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.39 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.57 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.64 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.71 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.76 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.83 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.88 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.96 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.07 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.15 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.29 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.37 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.51 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.55 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.68 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.80 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.89 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.02 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.02 r
  data arrival time                                                  2.02

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
dc_shell> set_drive 0.0001 [all_inputs]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:35:24 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                               0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
dc_shell> report_timing -from [all_inputs ] -capacitance -transition_time
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:35:58 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  winc (in)                                  2505.92      0.25      0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                     1.78      0.18      0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                             0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                 1.14      0.13      0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                    1.09      0.07      0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                 1.06      0.07      0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                    1.09      0.05      0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                 1.06      0.07      0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                    1.09      0.04      0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                 1.67      0.09      0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                  1.63      0.03      0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                 1.64      0.08      0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                  2.23      0.04      0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                 1.53      0.09      0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                  1.66      0.05      0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                   1.08      0.04      0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                  1.61      0.05      0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                  0.52      0.04      0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                 0.66      0.08      0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                  0.57      0.03      0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.03      0.00       2.33 r
  data arrival time                                                            2.33

  clock wclk (rise edge)                                            2.00       2.00
  clock network delay (ideal)                                       0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                            0.00       2.00 r
  library setup time                                               -0.14       1.86
  data required time                                                           1.86
  ------------------------------------------------------------------------------------
  data required time                                                           1.86
  data arrival time                                                           -2.33
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.46


1
dc_shell> report_qor
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:37:49 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          2.32
  Critical Path Slack:          -0.46
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.98
  No. of Violating Paths:        6.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.71
  Critical Path Slack:           0.29
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.64
  Critical Path Slack:           0.14
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.81
  Critical Path Slack:           0.05
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                306
  Buf/Inv Cell Count:              51
  Buf Cell Count:                   0
  Inv Cell Count:                  51
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       210
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180382.486723
  Noncombinational Area:
                        120834.608915
  Buf/Inv Area:             66.331584
  Total Buffer Area:             0.00
  Total Inverter Area:          66.33
  Macro/Black Box Area:      0.000000
  Net Area:                886.891645
  -----------------------------------
  Cell Area:            301217.095638
  Design Area:          302103.987283


  Design Rules
  -----------------------------------
  Total Number of Nets:           388
  Nets With Violations:            10
  Max Trans Violations:            10
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.43
  Mapping Optimization:                0.77
  -----------------------------------------
  Overall Compile Time:                7.78
  Overall Compile Wall Clock Time:     8.44

  --------------------------------------------------------------------

  Design  WNS: 0.46  TNS: 0.98  Number of Violating Paths: 6


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 03:38:40 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                               0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
dc_shell> ls -lrt
total 1455
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   11264 Jan 20 20:02 default.svf
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
drwx------. 2 vinays them      23 Jan 20 20:03 WORK_autoread
drwx------. 4 vinays them      22 Jan 20 20:03 .
-rw-------. 1 vinays them     356 Jan 20 20:03 .fifo1_srama_30761.cmvd
-rw-------. 1 vinays them   26290 Jan 20 20:03 .nfs00000000005ea07000003abd
-rw-------. 1 vinays them 1688056 Jan 21 03:42 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them  218016 Jan 21 03:42 dc_shell.log.2024-01-20_20-02
dc_shell> ls -lrt
total 1455
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   11264 Jan 20 20:02 default.svf
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
drwx------. 2 vinays them      23 Jan 20 20:03 WORK_autoread
drwx------. 4 vinays them      22 Jan 20 20:03 .
-rw-------. 1 vinays them     356 Jan 20 20:03 .fifo1_srama_30761.cmvd
-rw-------. 1 vinays them   26290 Jan 20 20:03 .nfs00000000005ea07000003abd
-rw-------. 1 vinays them  219587 Jan 21 03:42 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1688064 Jan 21 03:42 dc_shell.cmd.2024-01-20_20-02
dc_shell> cp -rf dc_shell.log.2024-01-20_20-02 dc_shell.log.2024-01-20_20-02_______
Error: unknown option '-rf' (CMD-010)
Error: extra positional option 'dc_shell.log.2024-01-20_20-02' (CMD-012)
Error: extra positional option 'dc_shell.log.2024-01-20_20-02_______' (CMD-012)
dc_shell> sh cp -rf dc_shell.log.2024-01-20_20-02 dc_shell.log.2024-01-20_20-02_______
dc_shell> ls -lrt
total 1514
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   11264 Jan 20 20:02 default.svf
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
drwx------. 2 vinays them      23 Jan 20 20:03 WORK_autoread
-rw-------. 1 vinays them     356 Jan 20 20:03 .fifo1_srama_30761.cmvd
-rw-------. 1 vinays them   26290 Jan 20 20:03 .nfs00000000005ea07000003abd
drwx------. 4 vinays them      23 Jan 21 03:42 .
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them 1688223 Jan 21 14:38 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them  221520 Jan 21 14:38 dc_shell.log.2024-01-20_20-02
dc_shell> report_timing
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 14:38:43 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                               0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/QN (SDFFASX1_HVT)                 0.22       0.22 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)           0.00       0.22 r
  U13/Y (INVX4_HVT)                                       0.09       0.31 f
  io_t_rempty/PADIO (D8I1025_NS)                          1.40       1.71 f
  rempty (out)                                            0.00       1.71 f
  data arrival time                                                  1.71

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       0.00 r
  rptr_empty/rempty_reg/Q (SDFFASX1_HVT)                  0.21       0.21 r
  rptr_empty/U16/Y (OR2X1_HVT)                            0.08       0.29 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.08       0.37 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.08       0.45 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.53 r
  rptr_empty/U20/Y (OR2X1_HVT)                            0.08       0.62 r
  rptr_empty/U3/Y (INVX0_HVT)                             0.03       0.65 f
  rptr_empty/U21/Y (AND2X1_HVT)                           0.08       0.72 f
  rptr_empty/U22/Y (AND2X1_HVT)                           0.09       0.81 f
  rptr_empty/U24/Y (AND2X1_HVT)                           0.09       0.90 f
  rptr_empty/U5/Y (AND2X1_HVT)                            0.08       0.98 f
  rptr_empty/U25/Y (NAND2X0_HVT)                          0.06       1.04 r
  rptr_empty/U26/Y (XOR2X1_HVT)                           0.18       1.22 f
  rptr_empty/U56/Y (MUX21X1_HVT)                          0.14       1.35 f
  rptr_empty/U76/Y (XOR2X1_HVT)                           0.15       1.51 r
  rptr_empty/U89/Y (NOR3X0_HVT)                           0.14       1.64 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.64 f
  data arrival time                                                  1.64

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       2.00 r
  library setup time                                     -0.21       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_HVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_HVT)                  0.24       0.24 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.12       0.36 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.43 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       0.50 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       0.55 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       0.62 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       0.67 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       0.75 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       0.86 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       0.94 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.08 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.16 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.30 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.34 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.47 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       1.59 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       1.68 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       1.81 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
dc_shell> report_timing -from [all_inputs ]
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 14:38:55 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                               0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                               0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                           0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                              0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                           0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                           0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                              0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                           0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                            0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                           0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                            0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                           0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                            0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                             0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                            0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                            0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                           0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                            0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
dc_shell> report_timing -from [all_inputs ] -capacitance
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 14:39:07 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                  2505.92      0.25       0.25 r
  io_b_winc/DOUT (I1025_NS)                     1.78      0.44       0.69 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.69 r
  wptr_full/U27/Y (NAND4X0_HVT)                 1.14      0.18       0.87 f
  wptr_full/U7/Y (INVX0_HVT)                    1.09      0.07       0.94 r
  wptr_full/U28/Y (NAND2X0_HVT)                 1.06      0.07       1.01 f
  wptr_full/U8/Y (INVX0_HVT)                    1.09      0.05       1.07 r
  wptr_full/U29/Y (NAND2X0_HVT)                 1.06      0.06       1.13 f
  wptr_full/U9/Y (INVX0_HVT)                    1.09      0.05       1.18 r
  wptr_full/U30/Y (NAND2X0_HVT)                 1.67      0.08       1.26 f
  wptr_full/U10/Y (NOR2X0_HVT)                  1.63      0.12       1.38 r
  wptr_full/U31/Y (NAND2X0_HVT)                 1.64      0.07       1.45 f
  wptr_full/U11/Y (NOR2X0_HVT)                  2.23      0.14       1.59 r
  wptr_full/U34/Y (NAND2X0_HVT)                 1.53      0.08       1.67 f
  wptr_full/U36/Y (OA22X1_HVT)                  1.66      0.15       1.81 f
  wptr_full/U24/Y (INVX0_HVT)                   1.08      0.04       1.86 r
  wptr_full/U50/Y (AO22X1_HVT)                  1.61      0.13       1.98 r
  wptr_full/U25/Y (OA22X1_HVT)                  0.52      0.12       2.10 r
  wptr_full/U73/Y (NAND3X0_HVT)                 0.66      0.09       2.19 f
  wptr_full/U74/Y (NOR4X1_HVT)                  0.57      0.14       2.33 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.33 r
  data arrival time                                                  2.33

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


1
dc_shell> set_drive 100
Error: Required argument 'port_list' was not found (CMD-007)
dc_shell> set_drive 100 -max
Error: Required argument 'port_list' was not found (CMD-007)
dc_shell> set_drive 100 -max -port_list winc
Error: unknown option '-port_list' (CMD-010)
dc_shell> set_drive 100 winc
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ] -capacitance
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 14:40:50 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  winc (in)                                  2574.09  257408.98  257408.98 f
  io_b_winc/DOUT (I1025_NS)                     1.74  28376.36   285785.34 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00   285785.34 f
  wptr_full/U27/Y (NAND4X0_HVT)                 1.14     26.31   285811.66 r
  wptr_full/U7/Y (INVX0_HVT)                    1.09      2.72   285814.38 f
  wptr_full/U44/Y (OA21X1_HVT)                  1.73      2.72   285817.09 f
  wptr_full/U3/Y (INVX0_HVT)                    1.02      0.16   285817.25 r
  wptr_full/U54/Y (AO22X1_HVT)                  1.59      0.28   285817.53 r
  wptr_full/U65/Y (OA221X1_HVT)                 0.62      0.91   285818.44 r
  wptr_full/U70/Y (NAND3X0_HVT)                 0.61      0.12   285818.56 f
  wptr_full/U74/Y (NOR4X1_HVT)                  0.57      0.19   285818.75 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00   285818.75 r
  data arrival time                                              285818.75

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                              -285818.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -285816.88


1
dc_shell> set_drive -100 winc
Error: value '-100' for option 'resistance' is invalid: must be >= 0. (CMD-037)
dc_shell> set_drive 0.00001 winc
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> report_timing -from [all_inputs ] -capacitance
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Sun Jan 21 14:41:22 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  winc (in)                                  2505.92      0.03       0.03 r
  io_b_winc/DOUT (I1025_NS)                     1.78      0.40       0.42 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.42 r
  wptr_full/U27/Y (NAND4X0_HVT)                 1.14      0.18       0.60 f
  wptr_full/U7/Y (INVX0_HVT)                    1.09      0.07       0.67 r
  wptr_full/U28/Y (NAND2X0_HVT)                 1.06      0.07       0.74 f
  wptr_full/U8/Y (INVX0_HVT)                    1.09      0.05       0.79 r
  wptr_full/U29/Y (NAND2X0_HVT)                 1.06      0.06       0.86 f
  wptr_full/U9/Y (INVX0_HVT)                    1.09      0.05       0.91 r
  wptr_full/U30/Y (NAND2X0_HVT)                 1.67      0.08       0.99 f
  wptr_full/U10/Y (NOR2X0_HVT)                  1.63      0.12       1.10 r
  wptr_full/U31/Y (NAND2X0_HVT)                 1.64      0.07       1.18 f
  wptr_full/U11/Y (NOR2X0_HVT)                  2.23      0.14       1.32 r
  wptr_full/U34/Y (NAND2X0_HVT)                 1.53      0.08       1.40 f
  wptr_full/U36/Y (OA22X1_HVT)                  1.66      0.15       1.54 f
  wptr_full/U24/Y (INVX0_HVT)                   1.08      0.04       1.58 r
  wptr_full/U50/Y (AO22X1_HVT)                  1.61      0.13       1.71 r
  wptr_full/U25/Y (OA22X1_HVT)                  0.52      0.12       1.83 r
  wptr_full/U73/Y (NAND3X0_HVT)                 0.66      0.09       1.92 f
  wptr_full/U74/Y (NOR4X1_HVT)                  0.57      0.14       2.05 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       2.05 r
  data arrival time                                                  2.05

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       2.00 r
  library setup time                                     -0.14       1.86
  data required time                                                 1.86
  --------------------------------------------------------------------------
  data required time                                                 1.86
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


1
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> history
     1  set top_design fifo1_srama
     2  source ../scripts/dc.tcl
     3  start_gui
     4  report_timing
     5  report_timing -from [all_inputs]
     6  change_selection [get_ports winc*]
     7  sizeof_collection [change_selection [get_ports winc*]]
     8  sizeof_collection [change_selection [get_ports winc]]
     9  get_ports winc
    10  change_selection [get_ports winc]
    11  change_selection {}
    12  pwd
    13  pwd
    14  report_clock_constraint
    15  report_clock_constraint -to *
    16  report_timing -from [all_inputs]
    17  set_input_delay -port_pin_list winc -delay_value 0.0001
    18  set_input_delay winc -delay_value 0.0001
    19  set_input_delay winc
    20  man set_input_delay
    21  report_clock
    22  set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
    23  report_timing -from [all_inputs]
    24  set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
    25  report_timing -from [all_inputs]
    26  report_timing -from [all_inputs] -capacitance
    27  man set_load
    28  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
    29  #b100_01312012.pdf/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_
    30  report_timing
    31  report_timing -from [all_inputs]
    32  report_timing -from [all_outputs]
    33  history
    34  #set_output_delay winc
    35  ls -lrt
    36  report_timing -from [all_outputs]
    37  man set_output_delay
    38  set_output_delay 0.001 -max -clock rclk
    39  set_output_delay 0.001 -max -clock rclk -add_delay [all_outputs]
    40  report_timing -to [all_outputs]
    41  report_timing -to [all_outputs] -max_paths 10
    42  report_timing -to [all_outputs ]
    43  report_timing -to [all_inputs ]
    44  report_timing -from [all_inputs ]
    45  man set_drive
    46  set_drive 0.0001 [all_inputs]
    47  report_timing -from [all_inputs ]
    48  set_drive 1000 [all_inputs]
    49  report_timing -from [all_inputs ]
    50  set_drive 0.0000000001 [all_inputs]
    51  report_timing -from [all_inputs ]
    52  set_drive -20 [all_inputs]
    53  set_drive 0 [all_inputs]
    54  report_timing -from [all_inputs ]
    55  set_drive 0.0001 [all_inputs]
    56  report_timing -from [all_inputs ]
    57  report_timing -from [all_inputs ] -capacitance -transition_time
    58  report_qor
    59  report_timing -from [all_inputs ]
    60  ls -lrt
    61  ls -lrt
    62  cp -rf dc_shell.log.2024-01-20_20-02 dc_shell.log.2024-01-20_20-02_______
    63  sh cp -rf dc_shell.log.2024-01-20_20-02 dc_shell.log.2024-01-20_20-02_______
    64  ls -lrt
    65  report_timing
    66  report_timing -from [all_inputs ]
    67  report_timing -from [all_inputs ] -capacitance
    68  set_drive 100
    69  set_drive 100 -max
    70  set_drive 100 -max -port_list winc
    71  set_drive 100 winc
    72  report_timing -from [all_inputs ] -capacitance
    73  set_drive -100 winc
    74  set_drive 0.00001 winc
    75  report_timing -from [all_inputs ] -capacitance
    76  pwd
    77  history
dc_shell> ls -lrt
total 1519
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   11264 Jan 20 20:02 default.svf
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
drwx------. 2 vinays them      23 Jan 20 20:03 WORK_autoread
-rw-------. 1 vinays them     356 Jan 20 20:03 .fifo1_srama_30761.cmvd
-rw-------. 1 vinays them   26290 Jan 20 20:03 .nfs00000000005ea07000003abd
drwx------. 4 vinays them      23 Jan 21 03:42 .
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them 1690194 Jan 21 14:44 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them  253129 Jan 21 14:44 dc_shell.log.2024-01-20_20-02
dc_shell> set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
Warning: Design 'fifo1_srama' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
dc_shell> set_load 0.000001 [all_outputs]
1
dc_shell> exit

Memory usage for this session 230 Mbytes.
Memory usage for this session including child processes 230 Mbytes.
CPU usage for this session 1626 seconds ( 0.45 hours ).
Elapsed time for this session 67559 seconds ( 18.77 hours ).

Thank you...

