# This is a sample makefile with complex commands #

# Define variables #
CC := gcc
CFLAGS := -g -Wall
LIBS := -lm

# Define targets and dependencies # 
all: main.o helper.o
	@[ -d bin ] || mkdir bin
	$(CC) $(CFLAGS) -o bin/main main.o helper.o $(LIBS)

main.o: main.c helper.h
	$(CC) $(CFLAGS) -c main.c

helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Define "clean" target to remove all object and executable files # 
clean:
	rm -rf *.o bin/main