$date
	Tue Sep 13 09:07:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tarea1tb $end
$var wire 2 ! modo [1:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var wire 1 $ a $end
$var wire 1 % RCO $end
$var wire 4 & Q [3:0] $end
$var wire 4 ' D [3:0] $end
$scope module U0 $end
$var wire 2 ( modo [1:0] $end
$var wire 1 " enb $end
$var wire 1 # clk $end
$var wire 4 ) D [3:0] $end
$var reg 4 * Q [3:0] $end
$var reg 1 % RCO $end
$var reg 1 $ a $end
$upscope $end
$scope module senales $end
$var wire 4 + Q [3:0] $end
$var wire 1 % RCO $end
$var reg 4 , D [3:0] $end
$var reg 1 # clk $end
$var reg 1 " enb $end
$var reg 2 - modo [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
bx +
bx *
b0 )
b0 (
b0 '
bx &
x%
x$
0#
0"
b0 !
$end
#5
0%
1#
1"
#10
0#
#15
b0 &
b0 *
b0 +
1$
1#
b11 !
b11 (
b11 -
#20
0#
b0 !
b0 (
b0 -
#25
b1 &
b1 *
b1 +
0$
1#
#30
0#
#35
b10 &
b10 *
b10 +
1#
#40
0#
#45
b11 &
b11 *
b11 +
1#
#50
0#
#55
b100 &
b100 *
b100 +
1#
#60
0#
#65
b101 &
b101 *
b101 +
1#
#70
0#
#75
b110 &
b110 *
b110 +
1#
#80
0#
#85
b111 &
b111 *
b111 +
1#
#90
0#
#95
b1000 &
b1000 *
b1000 +
1#
#100
0#
#105
b1001 &
b1001 *
b1001 +
1#
#110
0#
#115
b1010 &
b1010 *
b1010 +
1#
#120
0#
#125
b1011 &
b1011 *
b1011 +
1#
#130
0#
#135
b1100 &
b1100 *
b1100 +
1#
#140
0#
#145
b1101 &
b1101 *
b1101 +
1#
#150
0#
#155
b1110 &
b1110 *
b1110 +
1#
#160
0#
#165
b1111 &
b1111 *
b1111 +
1%
1#
#170
0#
