{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 19:40:49 2024 " "Info: Processing started: Sat Mar 30 19:40:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blok_ron.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file blok_ron.v" { { "Info" "ISGN_ENTITY_NAME" "1 blok_ron " "Info: Found entity 1: blok_ron" {  } { { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_wr " "Info: Found entity 1: sync_wr" {  } { { "sync_wr.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/sync_wr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "status_reg.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/status_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst4 " "Info: Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 24 -32 64 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_wr sync_wr:inst3 " "Info: Elaborating entity \"sync_wr\" for hierarchy \"sync_wr:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 320 304 448 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst6 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 40 512 672 120 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ACEX1K " "Info: Parameter \"intended_device_family\" = \"ACEX1K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ex3.mif " "Info: Parameter \"lpm_file\" = \"ex3.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 24 152 312 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 control.v(12) " "Warning (10230): Verilog HDL assignment warning at control.v(12): truncated value with size 16 to match size of target (8)" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(13) " "Warning (10230): Verilog HDL assignment warning at control.v(13): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 184 360 536 312 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(6) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(6): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(14) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(14): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 alu.v(23) " "Warning (10230): Verilog HDL assignment warning at alu.v(23): truncated value with size 33 to match size of target (9)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 alu.v(24) " "Warning (10230): Verilog HDL assignment warning at alu.v(24): truncated value with size 33 to match size of target (9)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(22) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(22): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cl alu.v(6) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(6): inferring latch(es) for variable \"cl\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_bus alu.v(6) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(6): inferring latch(es) for variable \"d_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[0\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[0\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[1\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[1\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[2\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[2\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[3\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[3\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[4\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[4\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[5\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[5\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[6\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[6\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[7\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[7\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cl alu.v(14) " "Info (10041): Inferred latch for \"cl\" at alu.v(14)" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst15 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst15\"" {  } { { "cpu.bdf" "inst15" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 344 16 192 472 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ACEX1K " "Info: Parameter \"intended_device_family\" = \"ACEX1K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 4 " "Info: Parameter \"lpm_widthad\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dq0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "lpm_ram_dq0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blok_ron blok_ron:inst2 " "Info: Elaborating entity \"blok_ron\" for hierarchy \"blok_ron:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 200 16 176 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address lpm_ram_dq_component 8 4 " "Warning (12020): Port \"address\" on the entity instantiation of \"lpm_ram_dq_component\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "blok_ron:inst2\|ron__dual " "Info: RAM logic \"blok_ron:inst2\|ron__dual\" is uninferred due to inappropriate RAM size" {  } { { "blok_ron.v" "ron__dual" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 8 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "blok_ron:inst2\|ron " "Info: RAM logic \"blok_ron:inst2\|ron\" is uninferred due to inappropriate RAM size" {  } { { "blok_ron.v" "ron" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 8 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "control:inst1\|q_pc\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"control:inst1\|q_pc\[0\]~8\"" {  } { { "control.v" "q_pc\[0\]~8" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add0\"" {  } { { "alu.v" "Add0" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add1\"" {  } { { "alu.v" "Add1" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add2\"" {  } { { "alu.v" "Add2" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 16 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add3\"" {  } { { "alu.v" "Add3" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 17 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add4\"" {  } { { "alu.v" "Add4" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add5\"" {  } { { "alu.v" "Add5" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 24 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Instantiated megafunction \"control:inst1\|lpm_counter:q_pc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst1\|lpm_counter:q_pc_rtl_0\|alt_counter_f10ke:wysi_counter control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add4\"" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\"" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder alu:inst12\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[15\] k\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"k\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[13\] k\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"k\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[14\] k\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"k\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[12\] k\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"k\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[11\] k\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"k\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[10\] k\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"k\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[9\] k\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"k\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[8\] k\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"k\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[7\] k\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"k\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[6\] k\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"k\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[5\] k\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"k\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[4\] k\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"k\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[3\] k\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"k\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[2\] k\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"k\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[1\] k\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"k\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[0\] k\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"k\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[15\] alu:inst12\|cl " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"alu:inst12\|cl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[13\] sync_wr:inst3\|wreg " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"sync_wr:inst3\|wreg\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[14\] sync_wr:inst3\|wreg " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"sync_wr:inst3\|wreg\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[12\] alu:inst12\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"alu:inst12\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[11\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[10\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[9\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[8\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[7\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[6\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[5\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[4\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[3\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[2\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[1\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[0\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[7\] " "Warning: Latch alu:inst12\|d_bus\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[6\] " "Warning: Latch alu:inst12\|d_bus\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[5\] " "Warning: Latch alu:inst12\|d_bus\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[4\] " "Warning: Latch alu:inst12\|d_bus\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[3\] " "Warning: Latch alu:inst12\|d_bus\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[2\] " "Warning: Latch alu:inst12\|d_bus\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[1\] " "Warning: Latch alu:inst12\|d_bus\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[0\] " "Warning: Latch alu:inst12\|d_bus\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|cl " "Warning: Latch alu:inst12\|cl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "28 " "Warning: Ignored 28 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "28 " "Warning: Ignored 28 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~80 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~80\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~84 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~84\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~80 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~80\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~84 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~84\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~88 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~88\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~92 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~92\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~88 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~88\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~92 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~92\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~96 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~96\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~100 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~100\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~96 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~96\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~100 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~100\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~104 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~104\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~104 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~104\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~112 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~116 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~116\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~112 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~112\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~116 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~116\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~120 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~120\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~128 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~128\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~132 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~132\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~120 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~120\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~124\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~128 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~128\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~132 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~132\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~98" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~100" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~98" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~100" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Info: Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Info: Implemented 327 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 19:40:51 2024 " "Info: Processing ended: Sat Mar 30 19:40:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
