
LoRa_Node_GH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d070  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  0800d180  0800d180  0001d180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d51c  0800d51c  0002016c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d51c  0800d51c  0001d51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d524  0800d524  0002016c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d524  0800d524  0001d524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d528  0800d528  0001d528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  0800d52c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  20000170  0800d698  00020170  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006ec  0800d698  000206ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020195  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018fc4  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d89  00000000  00000000  0003919c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001898  00000000  00000000  0003cf28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000133f  00000000  00000000  0003e7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b972  00000000  00000000  0003faff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e22a  00000000  00000000  0005b471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a22e  00000000  00000000  0007969b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007320  00000000  00000000  001138cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011abec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000170 	.word	0x20000170
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d168 	.word	0x0800d168

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000174 	.word	0x20000174
 800014c:	0800d168 	.word	0x0800d168

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2uiz>:
 800071c:	004a      	lsls	r2, r1, #1
 800071e:	d211      	bcs.n	8000744 <__aeabi_d2uiz+0x28>
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d211      	bcs.n	800074a <__aeabi_d2uiz+0x2e>
 8000726:	d50d      	bpl.n	8000744 <__aeabi_d2uiz+0x28>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d40e      	bmi.n	8000750 <__aeabi_d2uiz+0x34>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800074e:	d102      	bne.n	8000756 <__aeabi_d2uiz+0x3a>
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr

0800075c <__aeabi_d2f>:
 800075c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000760:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000764:	bf24      	itt	cs
 8000766:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800076a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800076e:	d90d      	bls.n	800078c <__aeabi_d2f+0x30>
 8000770:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000774:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000778:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800077c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000780:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000784:	bf08      	it	eq
 8000786:	f020 0001 	biceq.w	r0, r0, #1
 800078a:	4770      	bx	lr
 800078c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000790:	d121      	bne.n	80007d6 <__aeabi_d2f+0x7a>
 8000792:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000796:	bfbc      	itt	lt
 8000798:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800079c:	4770      	bxlt	lr
 800079e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007a6:	f1c2 0218 	rsb	r2, r2, #24
 80007aa:	f1c2 0c20 	rsb	ip, r2, #32
 80007ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80007b2:	fa20 f002 	lsr.w	r0, r0, r2
 80007b6:	bf18      	it	ne
 80007b8:	f040 0001 	orrne.w	r0, r0, #1
 80007bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007c8:	ea40 000c 	orr.w	r0, r0, ip
 80007cc:	fa23 f302 	lsr.w	r3, r3, r2
 80007d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007d4:	e7cc      	b.n	8000770 <__aeabi_d2f+0x14>
 80007d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007da:	d107      	bne.n	80007ec <__aeabi_d2f+0x90>
 80007dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007e0:	bf1e      	ittt	ne
 80007e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80007e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80007ea:	4770      	bxne	lr
 80007ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80007f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80007f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <__aeabi_frsub>:
 80007fc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000800:	e002      	b.n	8000808 <__addsf3>
 8000802:	bf00      	nop

08000804 <__aeabi_fsub>:
 8000804:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000808 <__addsf3>:
 8000808:	0042      	lsls	r2, r0, #1
 800080a:	bf1f      	itttt	ne
 800080c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000810:	ea92 0f03 	teqne	r2, r3
 8000814:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000818:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800081c:	d06a      	beq.n	80008f4 <__addsf3+0xec>
 800081e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000822:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000826:	bfc1      	itttt	gt
 8000828:	18d2      	addgt	r2, r2, r3
 800082a:	4041      	eorgt	r1, r0
 800082c:	4048      	eorgt	r0, r1
 800082e:	4041      	eorgt	r1, r0
 8000830:	bfb8      	it	lt
 8000832:	425b      	neglt	r3, r3
 8000834:	2b19      	cmp	r3, #25
 8000836:	bf88      	it	hi
 8000838:	4770      	bxhi	lr
 800083a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800083e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000842:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000846:	bf18      	it	ne
 8000848:	4240      	negne	r0, r0
 800084a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800084e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000852:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000856:	bf18      	it	ne
 8000858:	4249      	negne	r1, r1
 800085a:	ea92 0f03 	teq	r2, r3
 800085e:	d03f      	beq.n	80008e0 <__addsf3+0xd8>
 8000860:	f1a2 0201 	sub.w	r2, r2, #1
 8000864:	fa41 fc03 	asr.w	ip, r1, r3
 8000868:	eb10 000c 	adds.w	r0, r0, ip
 800086c:	f1c3 0320 	rsb	r3, r3, #32
 8000870:	fa01 f103 	lsl.w	r1, r1, r3
 8000874:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000878:	d502      	bpl.n	8000880 <__addsf3+0x78>
 800087a:	4249      	negs	r1, r1
 800087c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000880:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000884:	d313      	bcc.n	80008ae <__addsf3+0xa6>
 8000886:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800088a:	d306      	bcc.n	800089a <__addsf3+0x92>
 800088c:	0840      	lsrs	r0, r0, #1
 800088e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000892:	f102 0201 	add.w	r2, r2, #1
 8000896:	2afe      	cmp	r2, #254	; 0xfe
 8000898:	d251      	bcs.n	800093e <__addsf3+0x136>
 800089a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	ea40 0003 	orr.w	r0, r0, r3
 80008ac:	4770      	bx	lr
 80008ae:	0049      	lsls	r1, r1, #1
 80008b0:	eb40 0000 	adc.w	r0, r0, r0
 80008b4:	3a01      	subs	r2, #1
 80008b6:	bf28      	it	cs
 80008b8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80008bc:	d2ed      	bcs.n	800089a <__addsf3+0x92>
 80008be:	fab0 fc80 	clz	ip, r0
 80008c2:	f1ac 0c08 	sub.w	ip, ip, #8
 80008c6:	ebb2 020c 	subs.w	r2, r2, ip
 80008ca:	fa00 f00c 	lsl.w	r0, r0, ip
 80008ce:	bfaa      	itet	ge
 80008d0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80008d4:	4252      	neglt	r2, r2
 80008d6:	4318      	orrge	r0, r3
 80008d8:	bfbc      	itt	lt
 80008da:	40d0      	lsrlt	r0, r2
 80008dc:	4318      	orrlt	r0, r3
 80008de:	4770      	bx	lr
 80008e0:	f092 0f00 	teq	r2, #0
 80008e4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80008e8:	bf06      	itte	eq
 80008ea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80008ee:	3201      	addeq	r2, #1
 80008f0:	3b01      	subne	r3, #1
 80008f2:	e7b5      	b.n	8000860 <__addsf3+0x58>
 80008f4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008fc:	bf18      	it	ne
 80008fe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000902:	d021      	beq.n	8000948 <__addsf3+0x140>
 8000904:	ea92 0f03 	teq	r2, r3
 8000908:	d004      	beq.n	8000914 <__addsf3+0x10c>
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	bf08      	it	eq
 8000910:	4608      	moveq	r0, r1
 8000912:	4770      	bx	lr
 8000914:	ea90 0f01 	teq	r0, r1
 8000918:	bf1c      	itt	ne
 800091a:	2000      	movne	r0, #0
 800091c:	4770      	bxne	lr
 800091e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000922:	d104      	bne.n	800092e <__addsf3+0x126>
 8000924:	0040      	lsls	r0, r0, #1
 8000926:	bf28      	it	cs
 8000928:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800092c:	4770      	bx	lr
 800092e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000932:	bf3c      	itt	cc
 8000934:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000938:	4770      	bxcc	lr
 800093a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800093e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000942:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000946:	4770      	bx	lr
 8000948:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800094c:	bf16      	itet	ne
 800094e:	4608      	movne	r0, r1
 8000950:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000954:	4601      	movne	r1, r0
 8000956:	0242      	lsls	r2, r0, #9
 8000958:	bf06      	itte	eq
 800095a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800095e:	ea90 0f01 	teqeq	r0, r1
 8000962:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000966:	4770      	bx	lr

08000968 <__aeabi_ui2f>:
 8000968:	f04f 0300 	mov.w	r3, #0
 800096c:	e004      	b.n	8000978 <__aeabi_i2f+0x8>
 800096e:	bf00      	nop

08000970 <__aeabi_i2f>:
 8000970:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000974:	bf48      	it	mi
 8000976:	4240      	negmi	r0, r0
 8000978:	ea5f 0c00 	movs.w	ip, r0
 800097c:	bf08      	it	eq
 800097e:	4770      	bxeq	lr
 8000980:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000984:	4601      	mov	r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	e01c      	b.n	80009c6 <__aeabi_l2f+0x2a>

0800098c <__aeabi_ul2f>:
 800098c:	ea50 0201 	orrs.w	r2, r0, r1
 8000990:	bf08      	it	eq
 8000992:	4770      	bxeq	lr
 8000994:	f04f 0300 	mov.w	r3, #0
 8000998:	e00a      	b.n	80009b0 <__aeabi_l2f+0x14>
 800099a:	bf00      	nop

0800099c <__aeabi_l2f>:
 800099c:	ea50 0201 	orrs.w	r2, r0, r1
 80009a0:	bf08      	it	eq
 80009a2:	4770      	bxeq	lr
 80009a4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80009a8:	d502      	bpl.n	80009b0 <__aeabi_l2f+0x14>
 80009aa:	4240      	negs	r0, r0
 80009ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009b0:	ea5f 0c01 	movs.w	ip, r1
 80009b4:	bf02      	ittt	eq
 80009b6:	4684      	moveq	ip, r0
 80009b8:	4601      	moveq	r1, r0
 80009ba:	2000      	moveq	r0, #0
 80009bc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80009c0:	bf08      	it	eq
 80009c2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80009c6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80009ca:	fabc f28c 	clz	r2, ip
 80009ce:	3a08      	subs	r2, #8
 80009d0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80009d4:	db10      	blt.n	80009f8 <__aeabi_l2f+0x5c>
 80009d6:	fa01 fc02 	lsl.w	ip, r1, r2
 80009da:	4463      	add	r3, ip
 80009dc:	fa00 fc02 	lsl.w	ip, r0, r2
 80009e0:	f1c2 0220 	rsb	r2, r2, #32
 80009e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	eb43 0002 	adc.w	r0, r3, r2
 80009f0:	bf08      	it	eq
 80009f2:	f020 0001 	biceq.w	r0, r0, #1
 80009f6:	4770      	bx	lr
 80009f8:	f102 0220 	add.w	r2, r2, #32
 80009fc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a00:	f1c2 0220 	rsb	r2, r2, #32
 8000a04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000a08:	fa21 f202 	lsr.w	r2, r1, r2
 8000a0c:	eb43 0002 	adc.w	r0, r3, r2
 8000a10:	bf08      	it	eq
 8000a12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a16:	4770      	bx	lr

08000a18 <__aeabi_fmul>:
 8000a18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a20:	bf1e      	ittt	ne
 8000a22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a26:	ea92 0f0c 	teqne	r2, ip
 8000a2a:	ea93 0f0c 	teqne	r3, ip
 8000a2e:	d06f      	beq.n	8000b10 <__aeabi_fmul+0xf8>
 8000a30:	441a      	add	r2, r3
 8000a32:	ea80 0c01 	eor.w	ip, r0, r1
 8000a36:	0240      	lsls	r0, r0, #9
 8000a38:	bf18      	it	ne
 8000a3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000a3e:	d01e      	beq.n	8000a7e <__aeabi_fmul+0x66>
 8000a40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000a44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000a58:	bf3e      	ittt	cc
 8000a5a:	0049      	lslcc	r1, r1, #1
 8000a5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a60:	005b      	lslcc	r3, r3, #1
 8000a62:	ea40 0001 	orr.w	r0, r0, r1
 8000a66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000a6a:	2afd      	cmp	r2, #253	; 0xfd
 8000a6c:	d81d      	bhi.n	8000aaa <__aeabi_fmul+0x92>
 8000a6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000a72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a76:	bf08      	it	eq
 8000a78:	f020 0001 	biceq.w	r0, r0, #1
 8000a7c:	4770      	bx	lr
 8000a7e:	f090 0f00 	teq	r0, #0
 8000a82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a86:	bf08      	it	eq
 8000a88:	0249      	lsleq	r1, r1, #9
 8000a8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a92:	3a7f      	subs	r2, #127	; 0x7f
 8000a94:	bfc2      	ittt	gt
 8000a96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a9e:	4770      	bxgt	lr
 8000aa0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa4:	f04f 0300 	mov.w	r3, #0
 8000aa8:	3a01      	subs	r2, #1
 8000aaa:	dc5d      	bgt.n	8000b68 <__aeabi_fmul+0x150>
 8000aac:	f112 0f19 	cmn.w	r2, #25
 8000ab0:	bfdc      	itt	le
 8000ab2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ab6:	4770      	bxle	lr
 8000ab8:	f1c2 0200 	rsb	r2, r2, #0
 8000abc:	0041      	lsls	r1, r0, #1
 8000abe:	fa21 f102 	lsr.w	r1, r1, r2
 8000ac2:	f1c2 0220 	rsb	r2, r2, #32
 8000ac6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000aca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ace:	f140 0000 	adc.w	r0, r0, #0
 8000ad2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ad6:	bf08      	it	eq
 8000ad8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000adc:	4770      	bx	lr
 8000ade:	f092 0f00 	teq	r2, #0
 8000ae2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ae6:	bf02      	ittt	eq
 8000ae8:	0040      	lsleq	r0, r0, #1
 8000aea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aee:	3a01      	subeq	r2, #1
 8000af0:	d0f9      	beq.n	8000ae6 <__aeabi_fmul+0xce>
 8000af2:	ea40 000c 	orr.w	r0, r0, ip
 8000af6:	f093 0f00 	teq	r3, #0
 8000afa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000afe:	bf02      	ittt	eq
 8000b00:	0049      	lsleq	r1, r1, #1
 8000b02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b06:	3b01      	subeq	r3, #1
 8000b08:	d0f9      	beq.n	8000afe <__aeabi_fmul+0xe6>
 8000b0a:	ea41 010c 	orr.w	r1, r1, ip
 8000b0e:	e78f      	b.n	8000a30 <__aeabi_fmul+0x18>
 8000b10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b14:	ea92 0f0c 	teq	r2, ip
 8000b18:	bf18      	it	ne
 8000b1a:	ea93 0f0c 	teqne	r3, ip
 8000b1e:	d00a      	beq.n	8000b36 <__aeabi_fmul+0x11e>
 8000b20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b24:	bf18      	it	ne
 8000b26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b2a:	d1d8      	bne.n	8000ade <__aeabi_fmul+0xc6>
 8000b2c:	ea80 0001 	eor.w	r0, r0, r1
 8000b30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b34:	4770      	bx	lr
 8000b36:	f090 0f00 	teq	r0, #0
 8000b3a:	bf17      	itett	ne
 8000b3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000b40:	4608      	moveq	r0, r1
 8000b42:	f091 0f00 	teqne	r1, #0
 8000b46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000b4a:	d014      	beq.n	8000b76 <__aeabi_fmul+0x15e>
 8000b4c:	ea92 0f0c 	teq	r2, ip
 8000b50:	d101      	bne.n	8000b56 <__aeabi_fmul+0x13e>
 8000b52:	0242      	lsls	r2, r0, #9
 8000b54:	d10f      	bne.n	8000b76 <__aeabi_fmul+0x15e>
 8000b56:	ea93 0f0c 	teq	r3, ip
 8000b5a:	d103      	bne.n	8000b64 <__aeabi_fmul+0x14c>
 8000b5c:	024b      	lsls	r3, r1, #9
 8000b5e:	bf18      	it	ne
 8000b60:	4608      	movne	r0, r1
 8000b62:	d108      	bne.n	8000b76 <__aeabi_fmul+0x15e>
 8000b64:	ea80 0001 	eor.w	r0, r0, r1
 8000b68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_fdiv>:
 8000b80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b88:	bf1e      	ittt	ne
 8000b8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b8e:	ea92 0f0c 	teqne	r2, ip
 8000b92:	ea93 0f0c 	teqne	r3, ip
 8000b96:	d069      	beq.n	8000c6c <__aeabi_fdiv+0xec>
 8000b98:	eba2 0203 	sub.w	r2, r2, r3
 8000b9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000ba0:	0249      	lsls	r1, r1, #9
 8000ba2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ba6:	d037      	beq.n	8000c18 <__aeabi_fdiv+0x98>
 8000ba8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000bac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000bb0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000bb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	bf38      	it	cc
 8000bbc:	005b      	lslcc	r3, r3, #1
 8000bbe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000bc2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	bf24      	itt	cs
 8000bca:	1a5b      	subcs	r3, r3, r1
 8000bcc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000bd0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000bd4:	bf24      	itt	cs
 8000bd6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000bda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000bde:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000be2:	bf24      	itt	cs
 8000be4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000be8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bf0:	bf24      	itt	cs
 8000bf2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bf6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bfa:	011b      	lsls	r3, r3, #4
 8000bfc:	bf18      	it	ne
 8000bfe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c02:	d1e0      	bne.n	8000bc6 <__aeabi_fdiv+0x46>
 8000c04:	2afd      	cmp	r2, #253	; 0xfd
 8000c06:	f63f af50 	bhi.w	8000aaa <__aeabi_fmul+0x92>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c20:	327f      	adds	r2, #127	; 0x7f
 8000c22:	bfc2      	ittt	gt
 8000c24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2c:	4770      	bxgt	lr
 8000c2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	3a01      	subs	r2, #1
 8000c38:	e737      	b.n	8000aaa <__aeabi_fmul+0x92>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c42:	bf02      	ittt	eq
 8000c44:	0040      	lsleq	r0, r0, #1
 8000c46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c4a:	3a01      	subeq	r2, #1
 8000c4c:	d0f9      	beq.n	8000c42 <__aeabi_fdiv+0xc2>
 8000c4e:	ea40 000c 	orr.w	r0, r0, ip
 8000c52:	f093 0f00 	teq	r3, #0
 8000c56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c5a:	bf02      	ittt	eq
 8000c5c:	0049      	lsleq	r1, r1, #1
 8000c5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c62:	3b01      	subeq	r3, #1
 8000c64:	d0f9      	beq.n	8000c5a <__aeabi_fdiv+0xda>
 8000c66:	ea41 010c 	orr.w	r1, r1, ip
 8000c6a:	e795      	b.n	8000b98 <__aeabi_fdiv+0x18>
 8000c6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c70:	ea92 0f0c 	teq	r2, ip
 8000c74:	d108      	bne.n	8000c88 <__aeabi_fdiv+0x108>
 8000c76:	0242      	lsls	r2, r0, #9
 8000c78:	f47f af7d 	bne.w	8000b76 <__aeabi_fmul+0x15e>
 8000c7c:	ea93 0f0c 	teq	r3, ip
 8000c80:	f47f af70 	bne.w	8000b64 <__aeabi_fmul+0x14c>
 8000c84:	4608      	mov	r0, r1
 8000c86:	e776      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000c88:	ea93 0f0c 	teq	r3, ip
 8000c8c:	d104      	bne.n	8000c98 <__aeabi_fdiv+0x118>
 8000c8e:	024b      	lsls	r3, r1, #9
 8000c90:	f43f af4c 	beq.w	8000b2c <__aeabi_fmul+0x114>
 8000c94:	4608      	mov	r0, r1
 8000c96:	e76e      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000c98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c9c:	bf18      	it	ne
 8000c9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ca2:	d1ca      	bne.n	8000c3a <__aeabi_fdiv+0xba>
 8000ca4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ca8:	f47f af5c 	bne.w	8000b64 <__aeabi_fmul+0x14c>
 8000cac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000cb0:	f47f af3c 	bne.w	8000b2c <__aeabi_fmul+0x114>
 8000cb4:	e75f      	b.n	8000b76 <__aeabi_fmul+0x15e>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_f2uiz>:
 8000cb8:	0042      	lsls	r2, r0, #1
 8000cba:	d20e      	bcs.n	8000cda <__aeabi_f2uiz+0x22>
 8000cbc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000cc0:	d30b      	bcc.n	8000cda <__aeabi_f2uiz+0x22>
 8000cc2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000cc6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000cca:	d409      	bmi.n	8000ce0 <__aeabi_f2uiz+0x28>
 8000ccc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000cd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cd4:	fa23 f002 	lsr.w	r0, r3, r2
 8000cd8:	4770      	bx	lr
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	4770      	bx	lr
 8000ce0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000ce4:	d101      	bne.n	8000cea <__aeabi_f2uiz+0x32>
 8000ce6:	0242      	lsls	r2, r0, #9
 8000ce8:	d102      	bne.n	8000cf0 <__aeabi_f2uiz+0x38>
 8000cea:	f04f 30ff 	mov.w	r0, #4294967295
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_ldivmod>:
 8000cf8:	b97b      	cbnz	r3, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfa:	b972      	cbnz	r2, 8000d1a <__aeabi_ldivmod+0x22>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bfbe      	ittt	lt
 8000d00:	2000      	movlt	r0, #0
 8000d02:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000d06:	e006      	blt.n	8000d16 <__aeabi_ldivmod+0x1e>
 8000d08:	bf08      	it	eq
 8000d0a:	2800      	cmpeq	r0, #0
 8000d0c:	bf1c      	itt	ne
 8000d0e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000d12:	f04f 30ff 	movne.w	r0, #4294967295
 8000d16:	f000 b9bd 	b.w	8001094 <__aeabi_idiv0>
 8000d1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d22:	2900      	cmp	r1, #0
 8000d24:	db09      	blt.n	8000d3a <__aeabi_ldivmod+0x42>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db1a      	blt.n	8000d60 <__aeabi_ldivmod+0x68>
 8000d2a:	f000 f84d 	bl	8000dc8 <__udivmoddi4>
 8000d2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d36:	b004      	add	sp, #16
 8000d38:	4770      	bx	lr
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db1b      	blt.n	8000d7c <__aeabi_ldivmod+0x84>
 8000d44:	f000 f840 	bl	8000dc8 <__udivmoddi4>
 8000d48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d50:	b004      	add	sp, #16
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	4252      	negs	r2, r2
 8000d5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d5e:	4770      	bx	lr
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	f000 f82f 	bl	8000dc8 <__udivmoddi4>
 8000d6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d72:	b004      	add	sp, #16
 8000d74:	4240      	negs	r0, r0
 8000d76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f821 	bl	8000dc8 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4252      	negs	r2, r2
 8000d92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_uldivmod>:
 8000d98:	b953      	cbnz	r3, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9a:	b94a      	cbnz	r2, 8000db0 <__aeabi_uldivmod+0x18>
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	bf08      	it	eq
 8000da0:	2800      	cmpeq	r0, #0
 8000da2:	bf1c      	itt	ne
 8000da4:	f04f 31ff 	movne.w	r1, #4294967295
 8000da8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dac:	f000 b972 	b.w	8001094 <__aeabi_idiv0>
 8000db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000db8:	f000 f806 	bl	8000dc8 <__udivmoddi4>
 8000dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc4:	b004      	add	sp, #16
 8000dc6:	4770      	bx	lr

08000dc8 <__udivmoddi4>:
 8000dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dcc:	9e08      	ldr	r6, [sp, #32]
 8000dce:	460d      	mov	r5, r1
 8000dd0:	4604      	mov	r4, r0
 8000dd2:	468e      	mov	lr, r1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d14c      	bne.n	8000e72 <__udivmoddi4+0xaa>
 8000dd8:	428a      	cmp	r2, r1
 8000dda:	4694      	mov	ip, r2
 8000ddc:	d967      	bls.n	8000eae <__udivmoddi4+0xe6>
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	b153      	cbz	r3, 8000dfa <__udivmoddi4+0x32>
 8000de4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000de8:	f1c3 0220 	rsb	r2, r3, #32
 8000dec:	fa01 fe03 	lsl.w	lr, r1, r3
 8000df0:	fa20 f202 	lsr.w	r2, r0, r2
 8000df4:	ea42 0e0e 	orr.w	lr, r2, lr
 8000df8:	409c      	lsls	r4, r3
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fbbe f1f7 	udiv	r1, lr, r7
 8000e02:	fa1f f58c 	uxth.w	r5, ip
 8000e06:	fb07 ee11 	mls	lr, r7, r1, lr
 8000e0a:	fb01 f005 	mul.w	r0, r1, r5
 8000e0e:	0c22      	lsrs	r2, r4, #16
 8000e10:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000e14:	4290      	cmp	r0, r2
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x66>
 8000e18:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1c:	f101 3eff 	add.w	lr, r1, #4294967295
 8000e20:	f080 8119 	bcs.w	8001056 <__udivmoddi4+0x28e>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f240 8116 	bls.w	8001056 <__udivmoddi4+0x28e>
 8000e2a:	3902      	subs	r1, #2
 8000e2c:	4462      	add	r2, ip
 8000e2e:	1a12      	subs	r2, r2, r0
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	fb00 f505 	mul.w	r5, r0, r5
 8000e3c:	b2a4      	uxth	r4, r4
 8000e3e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e42:	42a5      	cmp	r5, r4
 8000e44:	d90a      	bls.n	8000e5c <__udivmoddi4+0x94>
 8000e46:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4e:	f080 8104 	bcs.w	800105a <__udivmoddi4+0x292>
 8000e52:	42a5      	cmp	r5, r4
 8000e54:	f240 8101 	bls.w	800105a <__udivmoddi4+0x292>
 8000e58:	4464      	add	r4, ip
 8000e5a:	3802      	subs	r0, #2
 8000e5c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e60:	2100      	movs	r1, #0
 8000e62:	1b64      	subs	r4, r4, r5
 8000e64:	b11e      	cbz	r6, 8000e6e <__udivmoddi4+0xa6>
 8000e66:	40dc      	lsrs	r4, r3
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e9c6 4300 	strd	r4, r3, [r6]
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0xc0>
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	f000 80ea 	beq.w	8001050 <__udivmoddi4+0x288>
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	e9c6 0500 	strd	r0, r5, [r6]
 8000e82:	4608      	mov	r0, r1
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	fab3 f183 	clz	r1, r3
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	d148      	bne.n	8000f22 <__udivmoddi4+0x15a>
 8000e90:	42ab      	cmp	r3, r5
 8000e92:	d302      	bcc.n	8000e9a <__udivmoddi4+0xd2>
 8000e94:	4282      	cmp	r2, r0
 8000e96:	f200 80f8 	bhi.w	800108a <__udivmoddi4+0x2c2>
 8000e9a:	1a84      	subs	r4, r0, r2
 8000e9c:	eb65 0203 	sbc.w	r2, r5, r3
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	4696      	mov	lr, r2
 8000ea4:	2e00      	cmp	r6, #0
 8000ea6:	d0e2      	beq.n	8000e6e <__udivmoddi4+0xa6>
 8000ea8:	e9c6 4e00 	strd	r4, lr, [r6]
 8000eac:	e7df      	b.n	8000e6e <__udivmoddi4+0xa6>
 8000eae:	b902      	cbnz	r2, 8000eb2 <__udivmoddi4+0xea>
 8000eb0:	deff      	udf	#255	; 0xff
 8000eb2:	fab2 f382 	clz	r3, r2
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 808e 	bne.w	8000fd8 <__udivmoddi4+0x210>
 8000ebc:	1a88      	subs	r0, r1, r2
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	0c17      	lsrs	r7, r2, #16
 8000ec2:	fa1f fe82 	uxth.w	lr, r2
 8000ec6:	fbb0 f5f7 	udiv	r5, r0, r7
 8000eca:	fb07 0015 	mls	r0, r7, r5, r0
 8000ece:	0c22      	lsrs	r2, r4, #16
 8000ed0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ed4:	fb0e f005 	mul.w	r0, lr, r5
 8000ed8:	4290      	cmp	r0, r2
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x126>
 8000edc:	eb1c 0202 	adds.w	r2, ip, r2
 8000ee0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ee4:	d202      	bcs.n	8000eec <__udivmoddi4+0x124>
 8000ee6:	4290      	cmp	r0, r2
 8000ee8:	f200 80cc 	bhi.w	8001084 <__udivmoddi4+0x2bc>
 8000eec:	4645      	mov	r5, r8
 8000eee:	1a12      	subs	r2, r2, r0
 8000ef0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ef4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ef8:	fb0e fe00 	mul.w	lr, lr, r0
 8000efc:	b2a4      	uxth	r4, r4
 8000efe:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f02:	45a6      	cmp	lr, r4
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x150>
 8000f06:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f0e:	d202      	bcs.n	8000f16 <__udivmoddi4+0x14e>
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	f200 80b4 	bhi.w	800107e <__udivmoddi4+0x2b6>
 8000f16:	4610      	mov	r0, r2
 8000f18:	eba4 040e 	sub.w	r4, r4, lr
 8000f1c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f20:	e7a0      	b.n	8000e64 <__udivmoddi4+0x9c>
 8000f22:	f1c1 0720 	rsb	r7, r1, #32
 8000f26:	408b      	lsls	r3, r1
 8000f28:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f30:	fa25 fa07 	lsr.w	sl, r5, r7
 8000f34:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f38:	fbba f8f9 	udiv	r8, sl, r9
 8000f3c:	408d      	lsls	r5, r1
 8000f3e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f42:	fb09 aa18 	mls	sl, r9, r8, sl
 8000f46:	fa1f fe8c 	uxth.w	lr, ip
 8000f4a:	432b      	orrs	r3, r5
 8000f4c:	fa00 f501 	lsl.w	r5, r0, r1
 8000f50:	fb08 f00e 	mul.w	r0, r8, lr
 8000f54:	0c1c      	lsrs	r4, r3, #16
 8000f56:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000f5a:	42a0      	cmp	r0, r4
 8000f5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000f60:	d90b      	bls.n	8000f7a <__udivmoddi4+0x1b2>
 8000f62:	eb1c 0404 	adds.w	r4, ip, r4
 8000f66:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f6a:	f080 8086 	bcs.w	800107a <__udivmoddi4+0x2b2>
 8000f6e:	42a0      	cmp	r0, r4
 8000f70:	f240 8083 	bls.w	800107a <__udivmoddi4+0x2b2>
 8000f74:	f1a8 0802 	sub.w	r8, r8, #2
 8000f78:	4464      	add	r4, ip
 8000f7a:	1a24      	subs	r4, r4, r0
 8000f7c:	b298      	uxth	r0, r3
 8000f7e:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f82:	fb09 4413 	mls	r4, r9, r3, r4
 8000f86:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f8a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000f8e:	45a6      	cmp	lr, r4
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x1dc>
 8000f92:	eb1c 0404 	adds.w	r4, ip, r4
 8000f96:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f9a:	d26a      	bcs.n	8001072 <__udivmoddi4+0x2aa>
 8000f9c:	45a6      	cmp	lr, r4
 8000f9e:	d968      	bls.n	8001072 <__udivmoddi4+0x2aa>
 8000fa0:	3b02      	subs	r3, #2
 8000fa2:	4464      	add	r4, ip
 8000fa4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000fa8:	fba0 9302 	umull	r9, r3, r0, r2
 8000fac:	eba4 040e 	sub.w	r4, r4, lr
 8000fb0:	429c      	cmp	r4, r3
 8000fb2:	46c8      	mov	r8, r9
 8000fb4:	469e      	mov	lr, r3
 8000fb6:	d354      	bcc.n	8001062 <__udivmoddi4+0x29a>
 8000fb8:	d051      	beq.n	800105e <__udivmoddi4+0x296>
 8000fba:	2e00      	cmp	r6, #0
 8000fbc:	d067      	beq.n	800108e <__udivmoddi4+0x2c6>
 8000fbe:	ebb5 0308 	subs.w	r3, r5, r8
 8000fc2:	eb64 040e 	sbc.w	r4, r4, lr
 8000fc6:	40cb      	lsrs	r3, r1
 8000fc8:	fa04 f707 	lsl.w	r7, r4, r7
 8000fcc:	431f      	orrs	r7, r3
 8000fce:	40cc      	lsrs	r4, r1
 8000fd0:	e9c6 7400 	strd	r7, r4, [r6]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0xa6>
 8000fd8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fdc:	f1c3 0020 	rsb	r0, r3, #32
 8000fe0:	40c1      	lsrs	r1, r0
 8000fe2:	409d      	lsls	r5, r3
 8000fe4:	fa24 f000 	lsr.w	r0, r4, r0
 8000fe8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fec:	4328      	orrs	r0, r5
 8000fee:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ff2:	fb07 1115 	mls	r1, r7, r5, r1
 8000ff6:	fa1f fe8c 	uxth.w	lr, ip
 8000ffa:	0c02      	lsrs	r2, r0, #16
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	fb05 f10e 	mul.w	r1, r5, lr
 8001004:	4291      	cmp	r1, r2
 8001006:	fa04 f403 	lsl.w	r4, r4, r3
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x256>
 800100c:	eb1c 0202 	adds.w	r2, ip, r2
 8001010:	f105 38ff 	add.w	r8, r5, #4294967295
 8001014:	d22f      	bcs.n	8001076 <__udivmoddi4+0x2ae>
 8001016:	4291      	cmp	r1, r2
 8001018:	d92d      	bls.n	8001076 <__udivmoddi4+0x2ae>
 800101a:	3d02      	subs	r5, #2
 800101c:	4462      	add	r2, ip
 800101e:	1a52      	subs	r2, r2, r1
 8001020:	fbb2 f1f7 	udiv	r1, r2, r7
 8001024:	fb07 2211 	mls	r2, r7, r1, r2
 8001028:	b280      	uxth	r0, r0
 800102a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800102e:	fb01 f20e 	mul.w	r2, r1, lr
 8001032:	4282      	cmp	r2, r0
 8001034:	d908      	bls.n	8001048 <__udivmoddi4+0x280>
 8001036:	eb1c 0000 	adds.w	r0, ip, r0
 800103a:	f101 38ff 	add.w	r8, r1, #4294967295
 800103e:	d216      	bcs.n	800106e <__udivmoddi4+0x2a6>
 8001040:	4282      	cmp	r2, r0
 8001042:	d914      	bls.n	800106e <__udivmoddi4+0x2a6>
 8001044:	3902      	subs	r1, #2
 8001046:	4460      	add	r0, ip
 8001048:	1a80      	subs	r0, r0, r2
 800104a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800104e:	e73a      	b.n	8000ec6 <__udivmoddi4+0xfe>
 8001050:	4631      	mov	r1, r6
 8001052:	4630      	mov	r0, r6
 8001054:	e70b      	b.n	8000e6e <__udivmoddi4+0xa6>
 8001056:	4671      	mov	r1, lr
 8001058:	e6e9      	b.n	8000e2e <__udivmoddi4+0x66>
 800105a:	4610      	mov	r0, r2
 800105c:	e6fe      	b.n	8000e5c <__udivmoddi4+0x94>
 800105e:	454d      	cmp	r5, r9
 8001060:	d2ab      	bcs.n	8000fba <__udivmoddi4+0x1f2>
 8001062:	ebb9 0802 	subs.w	r8, r9, r2
 8001066:	eb63 0e0c 	sbc.w	lr, r3, ip
 800106a:	3801      	subs	r0, #1
 800106c:	e7a5      	b.n	8000fba <__udivmoddi4+0x1f2>
 800106e:	4641      	mov	r1, r8
 8001070:	e7ea      	b.n	8001048 <__udivmoddi4+0x280>
 8001072:	4603      	mov	r3, r0
 8001074:	e796      	b.n	8000fa4 <__udivmoddi4+0x1dc>
 8001076:	4645      	mov	r5, r8
 8001078:	e7d1      	b.n	800101e <__udivmoddi4+0x256>
 800107a:	46d0      	mov	r8, sl
 800107c:	e77d      	b.n	8000f7a <__udivmoddi4+0x1b2>
 800107e:	4464      	add	r4, ip
 8001080:	3802      	subs	r0, #2
 8001082:	e749      	b.n	8000f18 <__udivmoddi4+0x150>
 8001084:	3d02      	subs	r5, #2
 8001086:	4462      	add	r2, ip
 8001088:	e731      	b.n	8000eee <__udivmoddi4+0x126>
 800108a:	4608      	mov	r0, r1
 800108c:	e70a      	b.n	8000ea4 <__udivmoddi4+0xdc>
 800108e:	4631      	mov	r1, r6
 8001090:	e6ed      	b.n	8000e6e <__udivmoddi4+0xa6>
 8001092:	bf00      	nop

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <BME280_ReadDeviceID>:
uint32_t BME280_HumidityCompesation(BME280 *dev, int32_t RawHum);									// Compensate raw humidity value with compensation values from sensor

uint32_t BME280_PressureCompesation(BME280 *dev, int32_t RawPress);									// Compensate raw pressure value with compensation values from sensor


uint8_t BME280_ReadDeviceID(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	683a      	ldr	r2, [r7, #0]
 80010a6:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status;
	uint8_t reg_data;

	status = BME280_ReadRegister(dev, ID_REG, &reg_data);
 80010a8:	f107 030e 	add.w	r3, r7, #14
 80010ac:	461a      	mov	r2, r3
 80010ae:	21d0      	movs	r1, #208	; 0xd0
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 fd66 	bl	8001b82 <BME280_ReadRegister>
 80010b6:	4603      	mov	r3, r0
 80010b8:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <BME280_ReadDeviceID+0x2c>
	{
		return 1;	// NOK
 80010c0:	2301      	movs	r3, #1
 80010c2:	e005      	b.n	80010d0 <BME280_ReadDeviceID+0x38>
	}
	else
	{
		if (reg_data == 0x76){
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	2b76      	cmp	r3, #118	; 0x76
 80010c8:	d101      	bne.n	80010ce <BME280_ReadDeviceID+0x36>
			return 2; // NOK
 80010ca:	2302      	movs	r3, #2
 80010cc:	e000      	b.n	80010d0 <BME280_ReadDeviceID+0x38>
		}
		else
		{
			return 0; // OK
 80010ce:	2300      	movs	r3, #0
		}
	}
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <BME280_Reset>:


uint8_t BME280_Reset(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	73fb      	strb	r3, [r7, #15]

	// Set al to 0
	dev->Temp_C = 0;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	605a      	str	r2, [r3, #4]
	dev->Hum_Perc = 0;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
	dev->Press_Pa = 0;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
	dev->t_fine = 0;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]

	dev->dig_T1 = 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	829a      	strh	r2, [r3, #20]
	dev->dig_T2 = 0;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	82da      	strh	r2, [r3, #22]
	dev->dig_T3 = 0;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	831a      	strh	r2, [r3, #24]

	dev->dig_H1 = 0;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	dev->dig_H2 = 0;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	85da      	strh	r2, [r3, #46]	; 0x2e
	dev->dig_H3 = 0;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	dev->dig_H4 = 0;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	865a      	strh	r2, [r3, #50]	; 0x32
	dev->dig_H5 = 0;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	869a      	strh	r2, [r3, #52]	; 0x34
	dev->dig_H6 = 0;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

	dev->dig_P1 = 0;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	835a      	strh	r2, [r3, #26]
	dev->dig_P2 = 0;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	839a      	strh	r2, [r3, #28]
	dev->dig_P3 = 0;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	83da      	strh	r2, [r3, #30]
	dev->dig_P4 = 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	841a      	strh	r2, [r3, #32]
	dev->dig_P5 = 0;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	845a      	strh	r2, [r3, #34]	; 0x22
	dev->dig_P6 = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	849a      	strh	r2, [r3, #36]	; 0x24
	dev->dig_P7 = 0;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	84da      	strh	r2, [r3, #38]	; 0x26
	dev->dig_P8 = 0;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	851a      	strh	r2, [r3, #40]	; 0x28
	dev->dig_P9 = 0;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	855a      	strh	r2, [r3, #42]	; 0x2a

	status = BME280_WriteRegister(dev, RESET, RESET_VAL);
 8001176:	22b6      	movs	r2, #182	; 0xb6
 8001178:	21e0      	movs	r1, #224	; 0xe0
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 fd39 	bl	8001bf2 <BME280_WriteRegister>
 8001180:	4603      	mov	r3, r0
 8001182:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <BME280_Reset+0xb6>
	{
		return 1;	// NOK
 800118a:	2301      	movs	r3, #1
 800118c:	e000      	b.n	8001190 <BME280_Reset+0xb8>
	}
	else
	{
		return 0; // OK
 800118e:	2300      	movs	r3, #0
	}
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <BME280_Init>:


uint8_t BME280_Init(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status;

	// Humidity; Set value: 011 = oversampling x4
	static const uint8_t ctrl_humData = 0x03;
	status = BME280_WriteRegister(dev, CTRL_HUM, ctrl_humData);
 80011a8:	4b17      	ldr	r3, [pc, #92]	; (8001208 <BME280_Init+0x70>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	21f2      	movs	r1, #242	; 0xf2
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f000 fd1e 	bl	8001bf2 <BME280_WriteRegister>
 80011b6:	4603      	mov	r3, r0
 80011b8:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <BME280_Init+0x2c>
	{
		return 1;	// NOK
 80011c0:	2301      	movs	r3, #1
 80011c2:	e01c      	b.n	80011fe <BME280_Init+0x66>
	}

	// Temp, Press, Mode; Set value: 01101111 = oversampling x4, oversampling x4, normal mode
	static const uint8_t scrl_meadData = 0x6F;
	status = BME280_WriteRegister(dev, CTRL_MEAS, scrl_meadData);
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <BME280_Init+0x74>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	21f4      	movs	r1, #244	; 0xf4
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fd10 	bl	8001bf2 <BME280_WriteRegister>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <BME280_Init+0x48>
	{
		return 1;	// NOK
 80011dc:	2301      	movs	r3, #1
 80011de:	e00e      	b.n	80011fe <BME280_Init+0x66>
	}

	// Standbay, time IIR filter, 3-wire SPI, Mode; Set value: 0000010 = standbay 0.5ms, IIR 2, off SPI
	static const uint8_t confData = 0x02;
	status = BME280_WriteRegister(dev, CONFIG_BME280, confData);
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <BME280_Init+0x78>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	21f5      	movs	r1, #245	; 0xf5
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 fd02 	bl	8001bf2 <BME280_WriteRegister>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <BME280_Init+0x64>
	{
		return 1;	// NOK
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <BME280_Init+0x66>
	}
	else
	{
		return 0; // OK
 80011fc:	2300      	movs	r3, #0
	}
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	0800d400 	.word	0x0800d400
 800120c:	0800d401 	.word	0x0800d401
 8001210:	0800d402 	.word	0x0800d402

08001214 <BME280_ReadCalibData>:


uint8_t BME280_ReadCalibData(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 8001214:	b580      	push	{r7, lr}
 8001216:	b08c      	sub	sp, #48	; 0x30
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status;
	uint8_t CalibData[25] = {};
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	f107 0318 	add.w	r3, r7, #24
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
 8001238:	751a      	strb	r2, [r3, #20]

	status = BME280_ReadRegisters(dev, DIG_T1_1, CalibData, 25);
 800123a:	f107 0214 	add.w	r2, r7, #20
 800123e:	2319      	movs	r3, #25
 8001240:	2188      	movs	r1, #136	; 0x88
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f000 fcb7 	bl	8001bb6 <BME280_ReadRegisters>
 8001248:	4603      	mov	r3, r0
 800124a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (status != HAL_OK)
 800124e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <BME280_ReadCalibData+0x46>
	{
		return 1;	// NOK
 8001256:	2301      	movs	r3, #1
 8001258:	e0d0      	b.n	80013fc <BME280_ReadCalibData+0x1e8>
	}

	dev -> dig_T1 = (uint16_t)(CalibData[1] << 8) | (CalibData[0]);
 800125a:	7d7b      	ldrb	r3, [r7, #21]
 800125c:	b29b      	uxth	r3, r3
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b29a      	uxth	r2, r3
 8001262:	7d3b      	ldrb	r3, [r7, #20]
 8001264:	b29b      	uxth	r3, r3
 8001266:	4313      	orrs	r3, r2
 8001268:	b29a      	uxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	829a      	strh	r2, [r3, #20]
	dev -> dig_T2 = (uint16_t)(CalibData[3] << 8) | (CalibData[2]);
 800126e:	7dfb      	ldrb	r3, [r7, #23]
 8001270:	b29b      	uxth	r3, r3
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	b29a      	uxth	r2, r3
 8001276:	7dbb      	ldrb	r3, [r7, #22]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4313      	orrs	r3, r2
 800127c:	b29b      	uxth	r3, r3
 800127e:	b21a      	sxth	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	82da      	strh	r2, [r3, #22]
	dev -> dig_T3 = (uint16_t)(CalibData[5] << 8) | (CalibData[4]);
 8001284:	7e7b      	ldrb	r3, [r7, #25]
 8001286:	b29b      	uxth	r3, r3
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b29a      	uxth	r2, r3
 800128c:	7e3b      	ldrb	r3, [r7, #24]
 800128e:	b29b      	uxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b29b      	uxth	r3, r3
 8001294:	b21a      	sxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	831a      	strh	r2, [r3, #24]
	dev -> dig_P1 = (uint16_t)(CalibData[7] << 8) | (CalibData[6]);
 800129a:	7efb      	ldrb	r3, [r7, #27]
 800129c:	b29b      	uxth	r3, r3
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	7ebb      	ldrb	r3, [r7, #26]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	4313      	orrs	r3, r2
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	835a      	strh	r2, [r3, #26]
	dev -> dig_P2 = (uint16_t)(CalibData[9] << 8) | (CalibData[8]);
 80012ae:	7f7b      	ldrb	r3, [r7, #29]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	7f3b      	ldrb	r3, [r7, #28]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	4313      	orrs	r3, r2
 80012bc:	b29b      	uxth	r3, r3
 80012be:	b21a      	sxth	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	839a      	strh	r2, [r3, #28]
	dev -> dig_P3 = (uint16_t)(CalibData[11] << 8) | (CalibData[10]);
 80012c4:	7ffb      	ldrb	r3, [r7, #31]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	7fbb      	ldrb	r3, [r7, #30]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	b21a      	sxth	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	83da      	strh	r2, [r3, #30]
	dev -> dig_P4 = (uint16_t)(CalibData[13] << 8) | (CalibData[12]);
 80012da:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80012de:	b29b      	uxth	r3, r3
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	4313      	orrs	r3, r2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	841a      	strh	r2, [r3, #32]
	dev -> dig_P5 = (uint16_t)(CalibData[15] << 8) | (CalibData[14]);
 80012f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	021b      	lsls	r3, r3, #8
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001302:	b29b      	uxth	r3, r3
 8001304:	4313      	orrs	r3, r2
 8001306:	b29b      	uxth	r3, r3
 8001308:	b21a      	sxth	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	845a      	strh	r2, [r3, #34]	; 0x22
	dev -> dig_P6 = (uint16_t)(CalibData[17] << 8) | (CalibData[16]);
 800130e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001312:	b29b      	uxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b29a      	uxth	r2, r3
 8001318:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800131c:	b29b      	uxth	r3, r3
 800131e:	4313      	orrs	r3, r2
 8001320:	b29b      	uxth	r3, r3
 8001322:	b21a      	sxth	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	849a      	strh	r2, [r3, #36]	; 0x24
	dev -> dig_P7 = (uint16_t)(CalibData[19] << 8) | (CalibData[18]);
 8001328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800132c:	b29b      	uxth	r3, r3
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b29a      	uxth	r2, r3
 8001332:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001336:	b29b      	uxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	b29b      	uxth	r3, r3
 800133c:	b21a      	sxth	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	84da      	strh	r2, [r3, #38]	; 0x26
	dev -> dig_P8 = (uint16_t)(CalibData[21] << 8) | (CalibData[20]);
 8001342:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001346:	b29b      	uxth	r3, r3
 8001348:	021b      	lsls	r3, r3, #8
 800134a:	b29a      	uxth	r2, r3
 800134c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001350:	b29b      	uxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	b29b      	uxth	r3, r3
 8001356:	b21a      	sxth	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	851a      	strh	r2, [r3, #40]	; 0x28
	dev -> dig_P9 = (uint16_t)(CalibData[23] << 8) | (CalibData[22]);
 800135c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001360:	b29b      	uxth	r3, r3
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	b29a      	uxth	r2, r3
 8001366:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800136a:	b29b      	uxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b29b      	uxth	r3, r3
 8001370:	b21a      	sxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	855a      	strh	r2, [r3, #42]	; 0x2a
	dev -> dig_H1 = CalibData[24];
 8001376:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c


	uint8_t CalibData2[7];
	status = BME280_ReadRegisters(dev, DIG_H2_1, CalibData2, 7);
 8001380:	f107 020c 	add.w	r2, r7, #12
 8001384:	2307      	movs	r3, #7
 8001386:	21e1      	movs	r1, #225	; 0xe1
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 fc14 	bl	8001bb6 <BME280_ReadRegisters>
 800138e:	4603      	mov	r3, r0
 8001390:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (status != HAL_OK)
 8001394:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <BME280_ReadCalibData+0x18c>
	{
		return 1;	// NOK
 800139c:	2301      	movs	r3, #1
 800139e:	e02d      	b.n	80013fc <BME280_ReadCalibData+0x1e8>
	}

	dev -> dig_H2 = ((uint16_t)CalibData2[1] << 8) | ((uint16_t)CalibData2[0]);
 80013a0:	7b7b      	ldrb	r3, [r7, #13]
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	7b3b      	ldrb	r3, [r7, #12]
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	4313      	orrs	r3, r2
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	85da      	strh	r2, [r3, #46]	; 0x2e
	dev -> dig_H3 = CalibData2[2];
 80013b2:	7bba      	ldrb	r2, [r7, #14]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	dev -> dig_H4 = ((uint16_t)(CalibData2[3] * 16) | ((uint16_t)CalibData2[4] & 0x0F));
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	b29b      	uxth	r3, r3
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	7c3b      	ldrb	r3, [r7, #16]
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	f003 030f 	and.w	r3, r3, #15
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	865a      	strh	r2, [r3, #50]	; 0x32
	dev -> dig_H5 = ((uint16_t)CalibData2[5] * 16) | ((uint16_t)CalibData2[4] >> 4);
 80013d6:	7c7b      	ldrb	r3, [r7, #17]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	b29b      	uxth	r3, r3
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7c3b      	ldrb	r3, [r7, #16]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b21a      	sxth	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	869a      	strh	r2, [r3, #52]	; 0x34
	dev -> dig_H6 = CalibData2[6];
 80013f0:	7cbb      	ldrb	r3, [r7, #18]
 80013f2:	b25a      	sxtb	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

	return 0; // OK
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3730      	adds	r7, #48	; 0x30
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <BME280_TemperatureCompesation>:

	return 0; // OK
}


int32_t BME280_TemperatureCompesation(BME280 *dev, int32_t RawTemp){
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]

	int32_t var1, var2, temperature;
	var1 = ((((RawTemp >> 3) - ((int32_t)dev->dig_T1 << 1))) * ((int32_t)dev->dig_T2)) >> 11;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	10da      	asrs	r2, r3, #3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	8a9b      	ldrh	r3, [r3, #20]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	12db      	asrs	r3, r3, #11
 8001426:	617b      	str	r3, [r7, #20]
	var2 = (((((RawTemp >> 4) - ((int32_t)dev->dig_T1)) * ((RawTemp >> 4) - ((int32_t)dev->dig_T1))) >> 12) * ((int32_t)dev->dig_T3)) >> 14;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	111b      	asrs	r3, r3, #4
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	8a92      	ldrh	r2, [r2, #20]
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	1112      	asrs	r2, r2, #4
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	8a89      	ldrh	r1, [r1, #20]
 800143a:	1a52      	subs	r2, r2, r1
 800143c:	fb02 f303 	mul.w	r3, r2, r3
 8001440:	131b      	asrs	r3, r3, #12
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	f9b2 2018 	ldrsh.w	r2, [r2, #24]
 8001448:	fb02 f303 	mul.w	r3, r2, r3
 800144c:	139b      	asrs	r3, r3, #14
 800144e:	613b      	str	r3, [r7, #16]

	dev->t_fine = var1 + var2;
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	441a      	add	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	611a      	str	r2, [r3, #16]

	temperature = (dev->t_fine * 5 + 128) >> 8;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691a      	ldr	r2, [r3, #16]
 800145e:	4613      	mov	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	3380      	adds	r3, #128	; 0x80
 8001466:	121b      	asrs	r3, r3, #8
 8001468:	60fb      	str	r3, [r7, #12]

	return temperature; // OK
 800146a:	68fb      	ldr	r3, [r7, #12]
}
 800146c:	4618      	mov	r0, r3
 800146e:	371c      	adds	r7, #28
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <BME280_PressureCompesation>:

	return 0; // OK
}


uint32_t BME280_PressureCompesation(BME280 *dev, int32_t RawPress){
 8001476:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800147a:	b0ca      	sub	sp, #296	; 0x128
 800147c:	af00      	add	r7, sp, #0
 800147e:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 8001482:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108

	int64_t var1, var2, pressure;
	var1 = ((int64_t)dev->t_fine) - 128000;
 8001486:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	17da      	asrs	r2, r3, #31
 800148e:	461c      	mov	r4, r3
 8001490:	4615      	mov	r5, r2
 8001492:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001496:	f145 3bff 	adc.w	fp, r5, #4294967295
 800149a:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dev->dig_P6;
 800149e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80014a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014a6:	fb03 f102 	mul.w	r1, r3, r2
 80014aa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80014ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014b2:	fb02 f303 	mul.w	r3, r2, r3
 80014b6:	18ca      	adds	r2, r1, r3
 80014b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80014bc:	fba3 8903 	umull	r8, r9, r3, r3
 80014c0:	eb02 0309 	add.w	r3, r2, r9
 80014c4:	4699      	mov	r9, r3
 80014c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80014ca:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	17da      	asrs	r2, r3, #31
 80014d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80014d6:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80014da:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80014de:	4603      	mov	r3, r0
 80014e0:	fb03 f209 	mul.w	r2, r3, r9
 80014e4:	460b      	mov	r3, r1
 80014e6:	fb08 f303 	mul.w	r3, r8, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	4602      	mov	r2, r0
 80014ee:	fba8 2102 	umull	r2, r1, r8, r2
 80014f2:	f8c7 10c4 	str.w	r1, [r7, #196]	; 0xc4
 80014f6:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80014fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80014fe:	4413      	add	r3, r2
 8001500:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001504:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001508:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 800150c:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1 * (int64_t)dev->dig_P5) << 17);
 8001510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001514:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001518:	b21b      	sxth	r3, r3
 800151a:	17da      	asrs	r2, r3, #31
 800151c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001520:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001524:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001528:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 800152c:	462a      	mov	r2, r5
 800152e:	fb02 f203 	mul.w	r2, r2, r3
 8001532:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001536:	4621      	mov	r1, r4
 8001538:	fb01 f303 	mul.w	r3, r1, r3
 800153c:	441a      	add	r2, r3
 800153e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001542:	4621      	mov	r1, r4
 8001544:	fba3 3101 	umull	r3, r1, r3, r1
 8001548:	f8c7 1104 	str.w	r1, [r7, #260]	; 0x104
 800154c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001554:	18d3      	adds	r3, r2, r3
 8001556:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800155a:	f04f 0000 	mov.w	r0, #0
 800155e:	f04f 0100 	mov.w	r1, #0
 8001562:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001566:	462b      	mov	r3, r5
 8001568:	0459      	lsls	r1, r3, #17
 800156a:	4622      	mov	r2, r4
 800156c:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001570:	4623      	mov	r3, r4
 8001572:	0458      	lsls	r0, r3, #17
 8001574:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001578:	1814      	adds	r4, r2, r0
 800157a:	643c      	str	r4, [r7, #64]	; 0x40
 800157c:	414b      	adcs	r3, r1
 800157e:	647b      	str	r3, [r7, #68]	; 0x44
 8001580:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001584:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dev->dig_P4) << 35);
 8001588:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800158c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001590:	b21b      	sxth	r3, r3
 8001592:	17da      	asrs	r2, r3, #31
 8001594:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001598:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800159c:	f04f 0000 	mov.w	r0, #0
 80015a0:	f04f 0100 	mov.w	r1, #0
 80015a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80015a8:	00d9      	lsls	r1, r3, #3
 80015aa:	2000      	movs	r0, #0
 80015ac:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80015b0:	1814      	adds	r4, r2, r0
 80015b2:	63bc      	str	r4, [r7, #56]	; 0x38
 80015b4:	414b      	adcs	r3, r1
 80015b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015b8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80015bc:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dev->dig_P3) >> 8) + ((var1 * (int64_t)dev->dig_P2) << 12);
 80015c0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80015c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015c8:	fb03 f102 	mul.w	r1, r3, r2
 80015cc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80015d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015d4:	fb02 f303 	mul.w	r3, r2, r3
 80015d8:	18ca      	adds	r2, r1, r3
 80015da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015de:	fba3 3103 	umull	r3, r1, r3, r3
 80015e2:	f8c7 10fc 	str.w	r1, [r7, #252]	; 0xfc
 80015e6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80015ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80015ee:	18d3      	adds	r3, r2, r3
 80015f0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80015f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80015f8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	17da      	asrs	r2, r3, #31
 8001600:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001604:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001608:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	; 0xf8
 800160c:	4622      	mov	r2, r4
 800160e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001612:	4641      	mov	r1, r8
 8001614:	fb01 f202 	mul.w	r2, r1, r2
 8001618:	464d      	mov	r5, r9
 800161a:	4618      	mov	r0, r3
 800161c:	4621      	mov	r1, r4
 800161e:	4603      	mov	r3, r0
 8001620:	fb03 f305 	mul.w	r3, r3, r5
 8001624:	4413      	add	r3, r2
 8001626:	4602      	mov	r2, r0
 8001628:	4641      	mov	r1, r8
 800162a:	fba2 2101 	umull	r2, r1, r2, r1
 800162e:	f8c7 10f4 	str.w	r1, [r7, #244]	; 0xf4
 8001632:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001636:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800163a:	4413      	add	r3, r2
 800163c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 800164c:	4623      	mov	r3, r4
 800164e:	0a18      	lsrs	r0, r3, #8
 8001650:	462a      	mov	r2, r5
 8001652:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001656:	462b      	mov	r3, r5
 8001658:	1219      	asrs	r1, r3, #8
 800165a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800165e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001662:	b21b      	sxth	r3, r3
 8001664:	17da      	asrs	r2, r3, #31
 8001666:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800166a:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800166e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001672:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001676:	464a      	mov	r2, r9
 8001678:	fb02 f203 	mul.w	r2, r2, r3
 800167c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001680:	4644      	mov	r4, r8
 8001682:	fb04 f303 	mul.w	r3, r4, r3
 8001686:	441a      	add	r2, r3
 8001688:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800168c:	4644      	mov	r4, r8
 800168e:	fba3 3404 	umull	r3, r4, r3, r4
 8001692:	f8c7 40ec 	str.w	r4, [r7, #236]	; 0xec
 8001696:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800169a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800169e:	18d3      	adds	r3, r2, r3
 80016a0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80016b0:	464c      	mov	r4, r9
 80016b2:	0323      	lsls	r3, r4, #12
 80016b4:	46c4      	mov	ip, r8
 80016b6:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 80016ba:	4644      	mov	r4, r8
 80016bc:	0322      	lsls	r2, r4, #12
 80016be:	1884      	adds	r4, r0, r2
 80016c0:	633c      	str	r4, [r7, #48]	; 0x30
 80016c2:	eb41 0303 	adc.w	r3, r1, r3
 80016c6:	637b      	str	r3, [r7, #52]	; 0x34
 80016c8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80016cc:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dev->dig_P1) >> 33;
 80016d0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80016d4:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80016d8:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80016dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80016e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016e4:	8b5b      	ldrh	r3, [r3, #26]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	2200      	movs	r2, #0
 80016ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80016ee:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80016f2:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 80016f6:	4622      	mov	r2, r4
 80016f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80016fc:	4641      	mov	r1, r8
 80016fe:	fb01 f202 	mul.w	r2, r1, r2
 8001702:	464d      	mov	r5, r9
 8001704:	4618      	mov	r0, r3
 8001706:	4621      	mov	r1, r4
 8001708:	4603      	mov	r3, r0
 800170a:	fb03 f305 	mul.w	r3, r3, r5
 800170e:	4413      	add	r3, r2
 8001710:	4602      	mov	r2, r0
 8001712:	4641      	mov	r1, r8
 8001714:	fba2 2101 	umull	r2, r1, r2, r1
 8001718:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 800171c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001720:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001724:	4413      	add	r3, r2
 8001726:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001736:	4629      	mov	r1, r5
 8001738:	104a      	asrs	r2, r1, #1
 800173a:	4629      	mov	r1, r5
 800173c:	17cb      	asrs	r3, r1, #31
 800173e:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0)
 8001742:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001746:	4313      	orrs	r3, r2
 8001748:	d101      	bne.n	800174e <BME280_PressureCompesation+0x2d8>
	{
		return 0;
 800174a:	2300      	movs	r3, #0
 800174c:	e146      	b.n	80019dc <BME280_PressureCompesation+0x566>
	}

	pressure = 1048576 - RawPress;
 800174e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001752:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001756:	17da      	asrs	r2, r3, #31
 8001758:	62bb      	str	r3, [r7, #40]	; 0x28
 800175a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800175c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001760:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	pressure = (((pressure << 31) - var2) * 3125) / var1;
 8001764:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001768:	105b      	asrs	r3, r3, #1
 800176a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800176e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001772:	07db      	lsls	r3, r3, #31
 8001774:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001778:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800177c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001780:	4604      	mov	r4, r0
 8001782:	1aa4      	subs	r4, r4, r2
 8001784:	67bc      	str	r4, [r7, #120]	; 0x78
 8001786:	eb61 0303 	sbc.w	r3, r1, r3
 800178a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800178c:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001790:	4622      	mov	r2, r4
 8001792:	462b      	mov	r3, r5
 8001794:	1891      	adds	r1, r2, r2
 8001796:	6239      	str	r1, [r7, #32]
 8001798:	415b      	adcs	r3, r3
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
 800179c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017a0:	4621      	mov	r1, r4
 80017a2:	1851      	adds	r1, r2, r1
 80017a4:	61b9      	str	r1, [r7, #24]
 80017a6:	4629      	mov	r1, r5
 80017a8:	414b      	adcs	r3, r1
 80017aa:	61fb      	str	r3, [r7, #28]
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80017b8:	4649      	mov	r1, r9
 80017ba:	018b      	lsls	r3, r1, #6
 80017bc:	4641      	mov	r1, r8
 80017be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017c2:	4641      	mov	r1, r8
 80017c4:	018a      	lsls	r2, r1, #6
 80017c6:	4641      	mov	r1, r8
 80017c8:	1889      	adds	r1, r1, r2
 80017ca:	6139      	str	r1, [r7, #16]
 80017cc:	4649      	mov	r1, r9
 80017ce:	eb43 0101 	adc.w	r1, r3, r1
 80017d2:	6179      	str	r1, [r7, #20]
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80017e0:	4649      	mov	r1, r9
 80017e2:	008b      	lsls	r3, r1, #2
 80017e4:	46c4      	mov	ip, r8
 80017e6:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 80017ea:	4641      	mov	r1, r8
 80017ec:	008a      	lsls	r2, r1, #2
 80017ee:	4610      	mov	r0, r2
 80017f0:	4619      	mov	r1, r3
 80017f2:	4603      	mov	r3, r0
 80017f4:	4622      	mov	r2, r4
 80017f6:	189b      	adds	r3, r3, r2
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	460b      	mov	r3, r1
 80017fc:	462a      	mov	r2, r5
 80017fe:	eb42 0303 	adc.w	r3, r2, r3
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001810:	4649      	mov	r1, r9
 8001812:	008b      	lsls	r3, r1, #2
 8001814:	46c4      	mov	ip, r8
 8001816:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 800181a:	4641      	mov	r1, r8
 800181c:	008a      	lsls	r2, r1, #2
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	4603      	mov	r3, r0
 8001824:	4622      	mov	r2, r4
 8001826:	189b      	adds	r3, r3, r2
 8001828:	673b      	str	r3, [r7, #112]	; 0x70
 800182a:	462b      	mov	r3, r5
 800182c:	460a      	mov	r2, r1
 800182e:	eb42 0303 	adc.w	r3, r2, r3
 8001832:	677b      	str	r3, [r7, #116]	; 0x74
 8001834:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001838:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800183c:	f7ff fa5c 	bl	8000cf8 <__aeabi_ldivmod>
 8001840:	4602      	mov	r2, r0
 8001842:	460b      	mov	r3, r1
 8001844:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dev->dig_P9) * (pressure >> 13) * (pressure >> 13)) >> 25;
 8001848:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800184c:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001850:	b21b      	sxth	r3, r3
 8001852:	17da      	asrs	r2, r3, #31
 8001854:	66bb      	str	r3, [r7, #104]	; 0x68
 8001856:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001858:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800185c:	f04f 0000 	mov.w	r0, #0
 8001860:	f04f 0100 	mov.w	r1, #0
 8001864:	0b50      	lsrs	r0, r2, #13
 8001866:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800186a:	1359      	asrs	r1, r3, #13
 800186c:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001870:	462b      	mov	r3, r5
 8001872:	fb00 f203 	mul.w	r2, r0, r3
 8001876:	4623      	mov	r3, r4
 8001878:	fb03 f301 	mul.w	r3, r3, r1
 800187c:	4413      	add	r3, r2
 800187e:	4622      	mov	r2, r4
 8001880:	fba2 2100 	umull	r2, r1, r2, r0
 8001884:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8001888:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 800188c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001890:	4413      	add	r3, r2
 8001892:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001896:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800189a:	f04f 0000 	mov.w	r0, #0
 800189e:	f04f 0100 	mov.w	r1, #0
 80018a2:	0b50      	lsrs	r0, r2, #13
 80018a4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018a8:	1359      	asrs	r1, r3, #13
 80018aa:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80018ae:	462b      	mov	r3, r5
 80018b0:	fb00 f203 	mul.w	r2, r0, r3
 80018b4:	4623      	mov	r3, r4
 80018b6:	fb03 f301 	mul.w	r3, r3, r1
 80018ba:	4413      	add	r3, r2
 80018bc:	4622      	mov	r2, r4
 80018be:	fba2 2100 	umull	r2, r1, r2, r0
 80018c2:	f8c7 10d4 	str.w	r1, [r7, #212]	; 0xd4
 80018c6:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80018ca:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80018ce:	4413      	add	r3, r2
 80018d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	f04f 0300 	mov.w	r3, #0
 80018dc:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80018e0:	4621      	mov	r1, r4
 80018e2:	0e4a      	lsrs	r2, r1, #25
 80018e4:	4620      	mov	r0, r4
 80018e6:	4629      	mov	r1, r5
 80018e8:	460c      	mov	r4, r1
 80018ea:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 80018ee:	164b      	asrs	r3, r1, #25
 80018f0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dev->dig_P8) * pressure) >> 19;
 80018f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80018f8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	17da      	asrs	r2, r3, #31
 8001900:	663b      	str	r3, [r7, #96]	; 0x60
 8001902:	667a      	str	r2, [r7, #100]	; 0x64
 8001904:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001908:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800190c:	462a      	mov	r2, r5
 800190e:	fb02 f203 	mul.w	r2, r2, r3
 8001912:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001916:	4621      	mov	r1, r4
 8001918:	fb01 f303 	mul.w	r3, r1, r3
 800191c:	4413      	add	r3, r2
 800191e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001922:	4621      	mov	r1, r4
 8001924:	fba2 2101 	umull	r2, r1, r2, r1
 8001928:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 800192c:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001930:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001934:	4413      	add	r3, r2
 8001936:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001946:	4621      	mov	r1, r4
 8001948:	0cca      	lsrs	r2, r1, #19
 800194a:	4620      	mov	r0, r4
 800194c:	4629      	mov	r1, r5
 800194e:	460c      	mov	r4, r1
 8001950:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001954:	14cb      	asrs	r3, r1, #19
 8001956:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	pressure = ((pressure + var1 + var2) >> 8) + (((int64_t)dev->dig_P7) << 4);
 800195a:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 800195e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001962:	1884      	adds	r4, r0, r2
 8001964:	65bc      	str	r4, [r7, #88]	; 0x58
 8001966:	eb41 0303 	adc.w	r3, r1, r3
 800196a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800196c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001970:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001974:	4621      	mov	r1, r4
 8001976:	1889      	adds	r1, r1, r2
 8001978:	6539      	str	r1, [r7, #80]	; 0x50
 800197a:	4629      	mov	r1, r5
 800197c:	eb43 0101 	adc.w	r1, r3, r1
 8001980:	6579      	str	r1, [r7, #84]	; 0x54
 8001982:	f04f 0000 	mov.w	r0, #0
 8001986:	f04f 0100 	mov.w	r1, #0
 800198a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800198e:	4623      	mov	r3, r4
 8001990:	0a18      	lsrs	r0, r3, #8
 8001992:	462a      	mov	r2, r5
 8001994:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001998:	462b      	mov	r3, r5
 800199a:	1219      	asrs	r1, r3, #8
 800199c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80019a0:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80019a4:	b21b      	sxth	r3, r3
 80019a6:	17da      	asrs	r2, r3, #31
 80019a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80019aa:	64fa      	str	r2, [r7, #76]	; 0x4c
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 80019b8:	464c      	mov	r4, r9
 80019ba:	0123      	lsls	r3, r4, #4
 80019bc:	46c4      	mov	ip, r8
 80019be:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 80019c2:	4644      	mov	r4, r8
 80019c4:	0122      	lsls	r2, r4, #4
 80019c6:	1884      	adds	r4, r0, r2
 80019c8:	603c      	str	r4, [r7, #0]
 80019ca:	eb41 0303 	adc.w	r3, r1, r3
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019d4:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (uint32_t)pressure;
 80019d8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 80019dc:	4618      	mov	r0, r3
 80019de:	f507 7794 	add.w	r7, r7, #296	; 0x128
 80019e2:	46bd      	mov	sp, r7
 80019e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080019e8 <BME280_HumidityCompesation>:

	return 0; // OK
}


uint32_t BME280_HumidityCompesation(BME280 *dev, int32_t RawHumidity){
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]

	int32_t humidity;
	humidity = ((dev->t_fine) - ((int32_t)76800));
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80019fa:	60fb      	str	r3, [r7, #12]
	humidity = (((((RawHumidity << 14) - (((int32_t)dev->dig_H4) << 20) - (((int32_t)dev->dig_H5) * humidity)) + ((int32_t)16384)) >> 15) * (((((((humidity * ((int32_t)dev->dig_H6)) >> 10) * (((humidity * ((int32_t)dev->dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dev->dig_H2) + 8192) >> 14));
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	039a      	lsls	r2, r3, #14
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001a06:	051b      	lsls	r3, r3, #20
 8001a08:	1ad2      	subs	r2, r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8001a10:	4619      	mov	r1, r3
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	fb01 f303 	mul.w	r3, r1, r3
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a1e:	13db      	asrs	r3, r3, #15
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	f992 2036 	ldrsb.w	r2, [r2, #54]	; 0x36
 8001a26:	4611      	mov	r1, r2
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	fb01 f202 	mul.w	r2, r1, r2
 8001a2e:	1292      	asrs	r2, r2, #10
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
 8001a36:	4608      	mov	r0, r1
 8001a38:	68f9      	ldr	r1, [r7, #12]
 8001a3a:	fb00 f101 	mul.w	r1, r0, r1
 8001a3e:	12c9      	asrs	r1, r1, #11
 8001a40:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8001a44:	fb01 f202 	mul.w	r2, r1, r2
 8001a48:	1292      	asrs	r2, r2, #10
 8001a4a:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f9b1 102e 	ldrsh.w	r1, [r1, #46]	; 0x2e
 8001a54:	fb01 f202 	mul.w	r2, r1, r2
 8001a58:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001a5c:	1392      	asrs	r2, r2, #14
 8001a5e:	fb02 f303 	mul.w	r3, r2, r3
 8001a62:	60fb      	str	r3, [r7, #12]
	humidity = (humidity - (((((humidity >> 15) * (humidity >> 15)) >> 7) * ((int32_t)dev->dig_H1)) >> 4));
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	13db      	asrs	r3, r3, #15
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	13d2      	asrs	r2, r2, #15
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	11db      	asrs	r3, r3, #7
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	111b      	asrs	r3, r3, #4
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	60fb      	str	r3, [r7, #12]
	humidity = (humidity < 0 ? 0 : humidity);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001a8a:	60fb      	str	r3, [r7, #12]
	humidity = (humidity > 419430400 ? 419430400 : humidity);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001a92:	bfa8      	it	ge
 8001a94:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001a98:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(humidity >> 12);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	131b      	asrs	r3, r3, #12
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <BME280_ReadAllData>:


uint8_t BME280_ReadAllData(BME280 *dev, I2C_HandleTypeDef *i2cHandle){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08e      	sub	sp, #56	; 0x38
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
	dev -> i2cHandle = i2cHandle;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef status = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t Data[8] = {};
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
	int32_t RawTemp = 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	633b      	str	r3, [r7, #48]	; 0x30
	int32_t RawPressure = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62fb      	str	r3, [r7, #44]	; 0x2c
	int32_t RawHumidity = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28

	status = BME280_ReadRegisters(dev, PRESS_MSB, Data, 8);
 8001ad2:	f107 020c 	add.w	r2, r7, #12
 8001ad6:	2308      	movs	r3, #8
 8001ad8:	21f7      	movs	r1, #247	; 0xf7
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f86b 	bl	8001bb6 <BME280_ReadRegisters>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if (status != HAL_OK)
 8001ae6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <BME280_ReadAllData+0x4a>
	{
		return 1;	// NOK
 8001aee:	2301      	movs	r3, #1
 8001af0:	e043      	b.n	8001b7a <BME280_ReadAllData+0xd2>
	}

	// Save all data and combine
	uint32_t DataMSB = (uint32_t)Data[3] << 12;
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
 8001af4:	031b      	lsls	r3, r3, #12
 8001af6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t DataLSB = (uint32_t)Data[4] << 4;
 8001af8:	7c3b      	ldrb	r3, [r7, #16]
 8001afa:	011b      	lsls	r3, r3, #4
 8001afc:	623b      	str	r3, [r7, #32]
	uint32_t DataXLSB = (uint32_t)Data[5] >> 4;
 8001afe:	7c7b      	ldrb	r3, [r7, #17]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	61fb      	str	r3, [r7, #28]
	RawTemp = DataMSB | DataLSB | DataXLSB;
 8001b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b08:	6a3b      	ldr	r3, [r7, #32]
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	633b      	str	r3, [r7, #48]	; 0x30


	DataMSB = (uint32_t)Data[0] << 12;
 8001b12:	7b3b      	ldrb	r3, [r7, #12]
 8001b14:	031b      	lsls	r3, r3, #12
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24
	DataLSB = (uint32_t)Data[1] << 4;
 8001b18:	7b7b      	ldrb	r3, [r7, #13]
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	623b      	str	r3, [r7, #32]
	DataXLSB = (uint32_t)Data[2] >> 4;
 8001b1e:	7bbb      	ldrb	r3, [r7, #14]
 8001b20:	091b      	lsrs	r3, r3, #4
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	61fb      	str	r3, [r7, #28]
	RawPressure = DataMSB | DataLSB | DataXLSB;
 8001b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	62fb      	str	r3, [r7, #44]	; 0x2c


	DataMSB = (uint32_t)Data[6] << 8;
 8001b32:	7cbb      	ldrb	r3, [r7, #18]
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
	DataLSB = (uint32_t)Data[7];
 8001b38:	7cfb      	ldrb	r3, [r7, #19]
 8001b3a:	623b      	str	r3, [r7, #32]
	RawHumidity = DataMSB | DataLSB;
 8001b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28

	// compesate and save to struct
	dev -> Temp_C = BME280_TemperatureCompesation(&(*dev), RawTemp);
 8001b44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff fc5c 	bl	8001404 <BME280_TemperatureCompesation>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	461a      	mov	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	605a      	str	r2, [r3, #4]

	uint32_t press = BME280_PressureCompesation(&(*dev), RawPressure);
 8001b54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff fc8d 	bl	8001476 <BME280_PressureCompesation>
 8001b5c:	61b8      	str	r0, [r7, #24]
	dev -> Press_Pa = (press / 256);
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	0a1a      	lsrs	r2, r3, #8
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	60da      	str	r2, [r3, #12]

	uint32_t hum = BME280_HumidityCompesation(&(*dev), RawHumidity);
 8001b66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ff3d 	bl	80019e8 <BME280_HumidityCompesation>
 8001b6e:	6178      	str	r0, [r7, #20]
	dev -> Hum_Perc = (hum / 1024);
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	0a9a      	lsrs	r2, r3, #10
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	609a      	str	r2, [r3, #8]

	return 0; // OK
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3738      	adds	r7, #56	; 0x38
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <BME280_ReadRegister>:


/* LL Drivers */
HAL_StatusTypeDef BME280_ReadRegister(BME280 *dev, uint8_t reg, uint8_t *data){
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b088      	sub	sp, #32
 8001b86:	af04      	add	r7, sp, #16
 8001b88:	60f8      	str	r0, [r7, #12]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	607a      	str	r2, [r7, #4]
 8001b8e:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, data, 1, 100);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	7afb      	ldrb	r3, [r7, #11]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	2364      	movs	r3, #100	; 0x64
 8001b9a:	9302      	str	r3, [sp, #8]
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	21ec      	movs	r1, #236	; 0xec
 8001ba8:	f004 fc9e 	bl	80064e8 <HAL_I2C_Mem_Read>
 8001bac:	4603      	mov	r3, r0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <BME280_ReadRegisters>:

HAL_StatusTypeDef BME280_ReadRegisters(BME280 *dev, uint8_t reg, uint8_t *data, uint8_t lenght){
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b088      	sub	sp, #32
 8001bba:	af04      	add	r7, sp, #16
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	72fb      	strb	r3, [r7, #11]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, data, lenght, 100);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6818      	ldr	r0, [r3, #0]
 8001bce:	7afb      	ldrb	r3, [r7, #11]
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	7abb      	ldrb	r3, [r7, #10]
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	2164      	movs	r1, #100	; 0x64
 8001bd8:	9102      	str	r1, [sp, #8]
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	2301      	movs	r3, #1
 8001be2:	21ec      	movs	r1, #236	; 0xec
 8001be4:	f004 fc80 	bl	80064e8 <HAL_I2C_Mem_Read>
 8001be8:	4603      	mov	r3, r0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <BME280_WriteRegister>:

HAL_StatusTypeDef BME280_WriteRegister(BME280 *dev, uint8_t reg, uint8_t data){
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b086      	sub	sp, #24
 8001bf6:	af04      	add	r7, sp, #16
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	70fb      	strb	r3, [r7, #3]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write (dev -> i2cHandle, BME280_ID, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6818      	ldr	r0, [r3, #0]
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	2364      	movs	r3, #100	; 0x64
 8001c0c:	9302      	str	r3, [sp, #8]
 8001c0e:	2301      	movs	r3, #1
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	1cbb      	adds	r3, r7, #2
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	2301      	movs	r3, #1
 8001c18:	21ec      	movs	r1, #236	; 0xec
 8001c1a:	f004 fb6b 	bl	80062f4 <HAL_I2C_Mem_Write>
 8001c1e:	4603      	mov	r3, r0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <GetPage>:


/* STM32F103C8Tx have 128 PAGES (Page 0 to Page 127) of 1 KB each = 128 KB Flash Memory */

static uint32_t GetPage(uint32_t Address)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	// FLASH_PAGE_SIZE is STM function
	for (int indx=0; indx<FLASH_PAGE_NO; indx++)
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	e016      	b.n	8001c64 <GetPage+0x3c>
	{
		if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	029b      	lsls	r3, r3, #10
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d20b      	bcs.n	8001c5e <GetPage+0x36>
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c4c:	029b      	lsls	r3, r3, #10
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d304      	bcc.n	8001c5e <GetPage+0x36>
	    {
			return (0x08000000 + FLASH_PAGE_SIZE*indx);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c5a:	029b      	lsls	r3, r3, #10
 8001c5c:	e006      	b.n	8001c6c <GetPage+0x44>
	for (int indx=0; indx<FLASH_PAGE_NO; indx++)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	3301      	adds	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b7f      	cmp	r3, #127	; 0x7f
 8001c68:	dde5      	ble.n	8001c36 <GetPage+0xe>
	    }
	}

  return 0;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
	...

08001c78 <Flash_Write_Data>:
}


// Write data to MCU flash
uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8001c78:	b5b0      	push	{r4, r5, r7, lr}
 8001c7a:	b08a      	sub	sp, #40	; 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	4613      	mov	r3, r2
 8001c84:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_FLASH_Unlock();
 8001c8a:	f003 fe8d 	bl	80059a8 <HAL_FLASH_Unlock>

	uint32_t StartPage = GetPage(StartPageAddress);
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f7ff ffca 	bl	8001c28 <GetPage>
 8001c94:	6238      	str	r0, [r7, #32]
	uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	61fb      	str	r3, [r7, #28]
	uint32_t EndPage = GetPage(EndPageAdress);
 8001ca2:	69f8      	ldr	r0, [r7, #28]
 8001ca4:	f7ff ffc0 	bl	8001c28 <GetPage>
 8001ca8:	61b8      	str	r0, [r7, #24]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001caa:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <Flash_Write_Data+0xb4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = StartPage;
 8001cb0:	4a1e      	ldr	r2, [pc, #120]	; (8001d2c <Flash_Write_Data+0xb4>)
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
 8001cb4:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages     = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	0a9b      	lsrs	r3, r3, #10
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	4a1a      	ldr	r2, [pc, #104]	; (8001d2c <Flash_Write_Data+0xb4>)
 8001cc2:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4818      	ldr	r0, [pc, #96]	; (8001d2c <Flash_Write_Data+0xb4>)
 8001ccc:	f003 ff5e 	bl	8005b8c <HAL_FLASHEx_Erase>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d01f      	beq.n	8001d16 <Flash_Write_Data+0x9e>
	{
		return HAL_FLASH_GetError ();
 8001cd6:	f003 fe9d 	bl	8005a14 <HAL_FLASH_GetError>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	e022      	b.n	8001d24 <Flash_Write_Data+0xac>
	}

	while (sofar < numberofwords)
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	461c      	mov	r4, r3
 8001cec:	4615      	mov	r5, r2
 8001cee:	4622      	mov	r2, r4
 8001cf0:	462b      	mov	r3, r5
 8001cf2:	68f9      	ldr	r1, [r7, #12]
 8001cf4:	2002      	movs	r0, #2
 8001cf6:	f003 fde7 	bl	80058c8 <HAL_FLASH_Program>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d106      	bne.n	8001d0e <Flash_Write_Data+0x96>
		{
			StartPageAddress += 4;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	3304      	adds	r3, #4
 8001d04:	60fb      	str	r3, [r7, #12]
			sofar++;
 8001d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d08:	3301      	adds	r3, #1
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0c:	e003      	b.n	8001d16 <Flash_Write_Data+0x9e>
		}
		else
		{
			 return HAL_FLASH_GetError ();
 8001d0e:	f003 fe81 	bl	8005a14 <HAL_FLASH_GetError>
 8001d12:	4603      	mov	r3, r0
 8001d14:	e006      	b.n	8001d24 <Flash_Write_Data+0xac>
	while (sofar < numberofwords)
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	dbdf      	blt.n	8001cde <Flash_Write_Data+0x66>
		}
	}

	HAL_FLASH_Lock();
 8001d1e:	f003 fe69 	bl	80059f4 <HAL_FLASH_Lock>

	return 0;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3728      	adds	r7, #40	; 0x28
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d2c:	2000018c 	.word	0x2000018c

08001d30 <Flash_Read_Data>:


// Read data from MCU flash
void Flash_Read_Data(uint32_t StartPageAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	80fb      	strh	r3, [r7, #6]
	while (1)
	{
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	3304      	adds	r3, #4
 8001d50:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	1e5a      	subs	r2, r3, #1
 8001d56:	80fa      	strh	r2, [r7, #6]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d000      	beq.n	8001d5e <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartPageAddress;
 8001d5c:	e7ef      	b.n	8001d3e <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8001d5e:	bf00      	nop
	}
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db0c      	blt.n	8001d98 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	4907      	ldr	r1, [pc, #28]	; (8001da4 <__NVIC_ClearPendingIRQ+0x38>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d92:	3360      	adds	r3, #96	; 0x60
 8001d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b08b      	sub	sp, #44	; 0x2c
 8001dac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dae:	f002 fef1 	bl	8004b94 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001db2:	f000 fb43 	bl	800243c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001db6:	f000 fde1 	bl	800297c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001dba:	f000 fbed 	bl	8002598 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001dbe:	f000 fc19 	bl	80025f4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001dc2:	f000 fca9 	bl	8002718 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001dc6:	f000 fdaf 	bl	8002928 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001dca:	f000 fcdb 	bl	8002784 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001dce:	f000 fb95 	bl	80024fc <MX_ADC1_Init>
  MX_RTC_Init();
 8001dd2:	f000 fc3d 	bl	8002650 <MX_RTC_Init>
  MX_TIM2_Init();
 8001dd6:	f000 fd0b 	bl	80027f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001dda:	f000 fd57 	bl	800288c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  float delta = 100 / (EARTH_HUM_DRY_VAL -  EARTH_HUM_WET_VAL); // Precalculated value to decrease power consumption
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
  uint8_t status = 0;											// error counter
 8001de4:	2300      	movs	r3, #0
 8001de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(state)
 8001dea:	4ba5      	ldr	r3, [pc, #660]	; (8002080 <main+0x2d8>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b05      	cmp	r3, #5
 8001df0:	f200 8314 	bhi.w	800241c <main+0x674>
 8001df4:	a201      	add	r2, pc, #4	; (adr r2, 8001dfc <main+0x54>)
 8001df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfa:	bf00      	nop
 8001dfc:	08001e15 	.word	0x08001e15
 8001e00:	08002023 	.word	0x08002023
 8001e04:	080020b9 	.word	0x080020b9
 8001e08:	0800224b 	.word	0x0800224b
 8001e0c:	08002371 	.word	0x08002371
 8001e10:	08002415 	.word	0x08002415

	  case STATE_INIT:

		  ////////* DEVICE BOOT *////////

		  if (measurements.ADC_read_cnt == 0)
 8001e14:	4b9b      	ldr	r3, [pc, #620]	; (8002084 <main+0x2dc>)
 8001e16:	789b      	ldrb	r3, [r3, #2]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d140      	bne.n	8001e9e <main+0xf6>
		  {
			  /* BME280 */
			  status += BME280_Reset(&bme280, &hi2c2);
 8001e1c:	499a      	ldr	r1, [pc, #616]	; (8002088 <main+0x2e0>)
 8001e1e:	489b      	ldr	r0, [pc, #620]	; (800208c <main+0x2e4>)
 8001e20:	f7ff f95a 	bl	80010d8 <BME280_Reset>
 8001e24:	4603      	mov	r3, r0
 8001e26:	461a      	mov	r2, r3
 8001e28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  HAL_Delay(200);
 8001e32:	20c8      	movs	r0, #200	; 0xc8
 8001e34:	f002 ff10 	bl	8004c58 <HAL_Delay>
			  status += BME280_ReadDeviceID(&bme280, &hi2c2);
 8001e38:	4993      	ldr	r1, [pc, #588]	; (8002088 <main+0x2e0>)
 8001e3a:	4894      	ldr	r0, [pc, #592]	; (800208c <main+0x2e4>)
 8001e3c:	f7ff f92c 	bl	8001098 <BME280_ReadDeviceID>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e48:	4413      	add	r3, r2
 8001e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  status += BME280_ReadCalibData(&bme280, &hi2c2);
 8001e4e:	498e      	ldr	r1, [pc, #568]	; (8002088 <main+0x2e0>)
 8001e50:	488e      	ldr	r0, [pc, #568]	; (800208c <main+0x2e4>)
 8001e52:	f7ff f9df 	bl	8001214 <BME280_ReadCalibData>
 8001e56:	4603      	mov	r3, r0
 8001e58:	461a      	mov	r2, r3
 8001e5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e5e:	4413      	add	r3, r2
 8001e60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			  status += BME280_Init(&bme280, &hi2c2);
 8001e64:	4988      	ldr	r1, [pc, #544]	; (8002088 <main+0x2e0>)
 8001e66:	4889      	ldr	r0, [pc, #548]	; (800208c <main+0x2e4>)
 8001e68:	f7ff f996 	bl	8001198 <BME280_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	461a      	mov	r2, r3
 8001e70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e74:	4413      	add	r3, r2
 8001e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			  // Disable RTC alarm for init routine
			  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001e7a:	4b85      	ldr	r3, [pc, #532]	; (8002090 <main+0x2e8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	4b83      	ldr	r3, [pc, #524]	; (8002090 <main+0x2e8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 0202 	bic.w	r2, r2, #2
 8001e88:	605a      	str	r2, [r3, #4]
			  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	4880      	ldr	r0, [pc, #512]	; (8002090 <main+0x2e8>)
 8001e8e:	f007 fe6d 	bl	8009b6c <HAL_RTC_DeactivateAlarm>

			  HAL_TIM_Base_Start_IT(&htim2);
 8001e92:	4880      	ldr	r0, [pc, #512]	; (8002094 <main+0x2ec>)
 8001e94:	f008 ff6e 	bl	800ad74 <HAL_TIM_Base_Start_IT>
			  HAL_TIM_Base_Start_IT(&htim3);
 8001e98:	487f      	ldr	r0, [pc, #508]	; (8002098 <main+0x2f0>)
 8001e9a:	f008 ff6b 	bl	800ad74 <HAL_TIM_Base_Start_IT>
		  }

		  if (measurements.ADC_read_end == 1 && measurements.ADC_read == 1)
 8001e9e:	4b79      	ldr	r3, [pc, #484]	; (8002084 <main+0x2dc>)
 8001ea0:	785b      	ldrb	r3, [r3, #1]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	f040 82bc 	bne.w	8002420 <main+0x678>
 8001ea8:	4b76      	ldr	r3, [pc, #472]	; (8002084 <main+0x2dc>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	f040 82b7 	bne.w	8002420 <main+0x678>
		  {
			  // Read analog values
			  measurements.bat_voltage[measurements.ADC_read_cnt] = ADC_Read_Battery(&measurements.ADC_values[0]);
 8001eb2:	4b74      	ldr	r3, [pc, #464]	; (8002084 <main+0x2dc>)
 8001eb4:	789b      	ldrb	r3, [r3, #2]
 8001eb6:	461c      	mov	r4, r3
 8001eb8:	4878      	ldr	r0, [pc, #480]	; (800209c <main+0x2f4>)
 8001eba:	f000 fea1 	bl	8002c00 <ADC_Read_Battery>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	4970      	ldr	r1, [pc, #448]	; (8002084 <main+0x2dc>)
 8001ec2:	f104 0308 	add.w	r3, r4, #8
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	605a      	str	r2, [r3, #4]
			  measurements.earth_hum[measurements.ADC_read_cnt] = ADC_Read_EHum(&measurements.ADC_values[1], &delta);
 8001ecc:	f107 0318 	add.w	r3, r7, #24
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4873      	ldr	r0, [pc, #460]	; (80020a0 <main+0x2f8>)
 8001ed4:	f000 ff82 	bl	8002ddc <ADC_Read_EHum>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	461a      	mov	r2, r3
 8001edc:	4b69      	ldr	r3, [pc, #420]	; (8002084 <main+0x2dc>)
 8001ede:	789b      	ldrb	r3, [r3, #2]
 8001ee0:	461c      	mov	r4, r3
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	f7fe fd40 	bl	8000968 <__aeabi_ui2f>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	4966      	ldr	r1, [pc, #408]	; (8002084 <main+0x2dc>)
 8001eec:	1ca3      	adds	r3, r4, #2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	605a      	str	r2, [r3, #4]
			  measurements.ADC_read_cnt ++;
 8001ef4:	4b63      	ldr	r3, [pc, #396]	; (8002084 <main+0x2dc>)
 8001ef6:	789b      	ldrb	r3, [r3, #2]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	4b61      	ldr	r3, [pc, #388]	; (8002084 <main+0x2dc>)
 8001efe:	709a      	strb	r2, [r3, #2]

			  measurements.ADC_read_end = 0; 	// reset ADC read flag
 8001f00:	4b60      	ldr	r3, [pc, #384]	; (8002084 <main+0x2dc>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	705a      	strb	r2, [r3, #1]
			  measurements.ADC_read = 0; 		// reset timer read flag
 8001f06:	4b5f      	ldr	r3, [pc, #380]	; (8002084 <main+0x2dc>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_Base_Start_IT(&htim2);
 8001f0c:	4861      	ldr	r0, [pc, #388]	; (8002094 <main+0x2ec>)
 8001f0e:	f008 ff31 	bl	800ad74 <HAL_TIM_Base_Start_IT>

			  // Calculate average values
			  if (measurements.ADC_read_cnt == 5)
 8001f12:	4b5c      	ldr	r3, [pc, #368]	; (8002084 <main+0x2dc>)
 8001f14:	789b      	ldrb	r3, [r3, #2]
 8001f16:	2b05      	cmp	r3, #5
 8001f18:	f040 8282 	bne.w	8002420 <main+0x678>
			  {
				  measurements.ADC_read_cnt = 0;
 8001f1c:	4b59      	ldr	r3, [pc, #356]	; (8002084 <main+0x2dc>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	709a      	strb	r2, [r3, #2]
				  HAL_TIM_Base_Stop_IT(&htim2);
 8001f22:	485c      	ldr	r0, [pc, #368]	; (8002094 <main+0x2ec>)
 8001f24:	f008 ff78 	bl	800ae18 <HAL_TIM_Base_Stop_IT>

				  // Calculate average battery voltage
				  measurements.battery_voltage = 0;
 8001f28:	4b56      	ldr	r3, [pc, #344]	; (8002084 <main+0x2dc>)
 8001f2a:	f04f 0200 	mov.w	r2, #0
 8001f2e:	639a      	str	r2, [r3, #56]	; 0x38
				  measurements.earth_humidity = 0;
 8001f30:	4b54      	ldr	r3, [pc, #336]	; (8002084 <main+0x2dc>)
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	621a      	str	r2, [r3, #32]

				  for (int i = 0; i < 5; i++)
 8001f38:	2300      	movs	r3, #0
 8001f3a:	623b      	str	r3, [r7, #32]
 8001f3c:	e022      	b.n	8001f84 <main+0x1dc>
				  {
					  measurements.battery_voltage += measurements.bat_voltage[i];
 8001f3e:	4b51      	ldr	r3, [pc, #324]	; (8002084 <main+0x2dc>)
 8001f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f42:	4950      	ldr	r1, [pc, #320]	; (8002084 <main+0x2dc>)
 8001f44:	6a3b      	ldr	r3, [r7, #32]
 8001f46:	3308      	adds	r3, #8
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4610      	mov	r0, r2
 8001f52:	f7fe fc59 	bl	8000808 <__addsf3>
 8001f56:	4603      	mov	r3, r0
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b4a      	ldr	r3, [pc, #296]	; (8002084 <main+0x2dc>)
 8001f5c:	639a      	str	r2, [r3, #56]	; 0x38
					  measurements.earth_humidity += measurements.earth_hum[i];
 8001f5e:	4b49      	ldr	r3, [pc, #292]	; (8002084 <main+0x2dc>)
 8001f60:	6a1a      	ldr	r2, [r3, #32]
 8001f62:	4948      	ldr	r1, [pc, #288]	; (8002084 <main+0x2dc>)
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	3302      	adds	r3, #2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4610      	mov	r0, r2
 8001f72:	f7fe fc49 	bl	8000808 <__addsf3>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b42      	ldr	r3, [pc, #264]	; (8002084 <main+0x2dc>)
 8001f7c:	621a      	str	r2, [r3, #32]
				  for (int i = 0; i < 5; i++)
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	3301      	adds	r3, #1
 8001f82:	623b      	str	r3, [r7, #32]
 8001f84:	6a3b      	ldr	r3, [r7, #32]
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	ddd9      	ble.n	8001f3e <main+0x196>
				  }

				  measurements.battery_voltage /= 5;
 8001f8a:	4b3e      	ldr	r3, [pc, #248]	; (8002084 <main+0x2dc>)
 8001f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8e:	4945      	ldr	r1, [pc, #276]	; (80020a4 <main+0x2fc>)
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7fe fdf5 	bl	8000b80 <__aeabi_fdiv>
 8001f96:	4603      	mov	r3, r0
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b3a      	ldr	r3, [pc, #232]	; (8002084 <main+0x2dc>)
 8001f9c:	639a      	str	r2, [r3, #56]	; 0x38
				  measurements.earth_humidity /= 5;
 8001f9e:	4b39      	ldr	r3, [pc, #228]	; (8002084 <main+0x2dc>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	4940      	ldr	r1, [pc, #256]	; (80020a4 <main+0x2fc>)
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7fe fdeb 	bl	8000b80 <__aeabi_fdiv>
 8001faa:	4603      	mov	r3, r0
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b35      	ldr	r3, [pc, #212]	; (8002084 <main+0x2dc>)
 8001fb0:	621a      	str	r2, [r3, #32]

				  // Read all data from BME280 sensor
				  BME280_ReadAllData(&bme280, &hi2c2);
 8001fb2:	4935      	ldr	r1, [pc, #212]	; (8002088 <main+0x2e0>)
 8001fb4:	4835      	ldr	r0, [pc, #212]	; (800208c <main+0x2e4>)
 8001fb6:	f7ff fd77 	bl	8001aa8 <BME280_ReadAllData>

				  // LoRa module
				  RFM95W_Struct_Init(&rfm95_handle);
 8001fba:	483b      	ldr	r0, [pc, #236]	; (80020a8 <main+0x300>)
 8001fbc:	f000 fe56 	bl	8002c6c <RFM95W_Struct_Init>

				  // Initialise RFM95 module.
				  if (!rfm95_init(&rfm95_handle)) status++;
 8001fc0:	4839      	ldr	r0, [pc, #228]	; (80020a8 <main+0x300>)
 8001fc2:	f001 f983 	bl	80032cc <rfm95_init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f083 0301 	eor.w	r3, r3, #1
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d004      	beq.n	8001fdc <main+0x234>
 8001fd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

				  // All that flags must be cleard to get stable boot
				  NVIC_ClearPendingIRQ(EXTI1_IRQn); // Clear EXTI1 NVIC pending flag
 8001fdc:	2007      	movs	r0, #7
 8001fde:	f7ff fec5 	bl	8001d6c <__NVIC_ClearPendingIRQ>
				  NVIC_ClearPendingIRQ(EXTI3_IRQn); // Clear EXTI3 NVIC pending
 8001fe2:	2009      	movs	r0, #9
 8001fe4:	f7ff fec2 	bl	8001d6c <__NVIC_ClearPendingIRQ>
				  NVIC_ClearPendingIRQ(EXTI15_10_IRQn); // Clear EXTI15_10 NVIC pending flag
 8001fe8:	2028      	movs	r0, #40	; 0x28
 8001fea:	f7ff febf 	bl	8001d6c <__NVIC_ClearPendingIRQ>
				  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001fee:	2009      	movs	r0, #9
 8001ff0:	f003 fbbb 	bl	800576a <HAL_NVIC_EnableIRQ>
				  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001ff4:	2007      	movs	r0, #7
 8001ff6:	f003 fbb8 	bl	800576a <HAL_NVIC_EnableIRQ>
				  //HAL_NVIC_EnableIRQ(EXTI15_10_IRQn); // Bricks the program, inturrupt is not needed -> only for RX

				  // Check if everthing is OK (voltage and sensors)
				  //if (measurements.battery_voltage < 3.5f) status++; //Vbat NEEDS TO BE SET

				  lora_data.errSendCnt += status;
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	; (80020ac <main+0x304>)
 8001ffc:	785a      	ldrb	r2, [r3, #1]
 8001ffe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002002:	4413      	add	r3, r2
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4b29      	ldr	r3, [pc, #164]	; (80020ac <main+0x304>)
 8002008:	705a      	strb	r2, [r3, #1]

				  if (status == 0)
 800200a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800200e:	2b00      	cmp	r3, #0
 8002010:	d103      	bne.n	800201a <main+0x272>
				  {
					  state = STATE_FIRST_CONN;
 8002012:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <main+0x2d8>)
 8002014:	2201      	movs	r2, #1
 8002016:	701a      	strb	r2, [r3, #0]
					  state = STATE_ERROR;
				  }
			  }
		  }

		  break;
 8002018:	e202      	b.n	8002420 <main+0x678>
					  state = STATE_ERROR;
 800201a:	4b19      	ldr	r3, [pc, #100]	; (8002080 <main+0x2d8>)
 800201c:	2205      	movs	r2, #5
 800201e:	701a      	strb	r2, [r3, #0]
		  break;
 8002020:	e1fe      	b.n	8002420 <main+0x678>
	  case STATE_FIRST_CONN:

		  ////////* FIRST LoRa/SIM CONNECTION TEST *////////

		  // Create data packet that will be send - dummy
		  uint8_t test_data_packet[] = {0x01, 0x02, 0x03, 0x04};
 8002022:	4b23      	ldr	r3, [pc, #140]	; (80020b0 <main+0x308>)
 8002024:	617b      	str	r3, [r7, #20]

		  // Read number of TX packets from flash
		  uint32_t tx_count = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
		  Flash_Read_Data(FLASH_START_ADDR, &tx_count, 1); // 1 = one word
 800202a:	f107 0310 	add.w	r3, r7, #16
 800202e:	2201      	movs	r2, #1
 8002030:	4619      	mov	r1, r3
 8002032:	4820      	ldr	r0, [pc, #128]	; (80020b4 <main+0x30c>)
 8002034:	f7ff fe7c 	bl	8001d30 <Flash_Read_Data>
		  rfm95_handle.config.tx_frame_count = tx_count;
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	b29a      	uxth	r2, r3
 800203c:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <main+0x300>)
 800203e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

		  if (!rfm95_send_receive_cycle(&rfm95_handle, test_data_packet, sizeof(test_data_packet)))
 8002042:	f107 0314 	add.w	r3, r7, #20
 8002046:	2204      	movs	r2, #4
 8002048:	4619      	mov	r1, r3
 800204a:	4817      	ldr	r0, [pc, #92]	; (80020a8 <main+0x300>)
 800204c:	f002 f924 	bl	8004298 <rfm95_send_receive_cycle>
 8002050:	4603      	mov	r3, r0
 8002052:	f083 0301 	eor.w	r3, r3, #1
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <main+0x2bc>
		  {
			  // Put device in error state
			  state = STATE_ERROR;
 800205c:	4b08      	ldr	r3, [pc, #32]	; (8002080 <main+0x2d8>)
 800205e:	2205      	movs	r2, #5
 8002060:	701a      	strb	r2, [r3, #0]

			  // Send data packet
			  //state = STATE_SEND;
		  }

		  break;
 8002062:	e1e0      	b.n	8002426 <main+0x67e>
			  uint32_t temp_data = (uint32_t)rfm95_handle.config.tx_frame_count;
 8002064:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <main+0x300>)
 8002066:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800206a:	607b      	str	r3, [r7, #4]
			  Flash_Write_Data(FLASH_START_ADDR, &temp_data, 1); // 1 = one word
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	2201      	movs	r2, #1
 8002070:	4619      	mov	r1, r3
 8002072:	4810      	ldr	r0, [pc, #64]	; (80020b4 <main+0x30c>)
 8002074:	f7ff fe00 	bl	8001c78 <Flash_Write_Data>
			  state = STATE_GO_SLEEP;
 8002078:	4b01      	ldr	r3, [pc, #4]	; (8002080 <main+0x2d8>)
 800207a:	2204      	movs	r2, #4
 800207c:	701a      	strb	r2, [r3, #0]
		  break;
 800207e:	e1d2      	b.n	8002426 <main+0x67e>
 8002080:	2000055c 	.word	0x2000055c
 8002084:	200001d4 	.word	0x200001d4
 8002088:	2000036c 	.word	0x2000036c
 800208c:	2000019c 	.word	0x2000019c
 8002090:	200003c0 	.word	0x200003c0
 8002094:	20000484 	.word	0x20000484
 8002098:	200004cc 	.word	0x200004cc
 800209c:	200001d8 	.word	0x200001d8
 80020a0:	200001dc 	.word	0x200001dc
 80020a4:	40a00000 	.word	0x40a00000
 80020a8:	20000220 	.word	0x20000220
 80020ac:	20000210 	.word	0x20000210
 80020b0:	04030201 	.word	0x04030201
 80020b4:	0801f800 	.word	0x0801f800
	  case STATE_RUN:

		  ////////* DEVICE WAKEUP ROUTINE *////////

		  // Start all clocks
		  if (awake == 1)
 80020b8:	4b9e      	ldr	r3, [pc, #632]	; (8002334 <main+0x58c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d118      	bne.n	80020f2 <main+0x34a>
		  {
			  awake = 0;
 80020c0:	4b9c      	ldr	r3, [pc, #624]	; (8002334 <main+0x58c>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	701a      	strb	r2, [r3, #0]
			  SystemClock_Config();
 80020c6:	f000 f9b9 	bl	800243c <SystemClock_Config>
			  HAL_ResumeTick();
 80020ca:	f002 fdf7 	bl	8004cbc <HAL_ResumeTick>

			  // Reset wake up flag
			  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80020ce:	4b9a      	ldr	r3, [pc, #616]	; (8002338 <main+0x590>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	4b98      	ldr	r3, [pc, #608]	; (8002338 <main+0x590>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f022 0202 	bic.w	r2, r2, #2
 80020dc:	605a      	str	r2, [r3, #4]
			  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80020de:	2100      	movs	r1, #0
 80020e0:	4895      	ldr	r0, [pc, #596]	; (8002338 <main+0x590>)
 80020e2:	f007 fd43 	bl	8009b6c <HAL_RTC_DeactivateAlarm>

			  HAL_TIM_Base_Init(&htim2);
 80020e6:	4895      	ldr	r0, [pc, #596]	; (800233c <main+0x594>)
 80020e8:	f008 fdf4 	bl	800acd4 <HAL_TIM_Base_Init>
			  HAL_TIM_Base_Init(&htim3);
 80020ec:	4894      	ldr	r0, [pc, #592]	; (8002340 <main+0x598>)
 80020ee:	f008 fdf1 	bl	800acd4 <HAL_TIM_Base_Init>
		  }

		  if (measurements.ADC_read_cnt == 0)
 80020f2:	4b94      	ldr	r3, [pc, #592]	; (8002344 <main+0x59c>)
 80020f4:	789b      	ldrb	r3, [r3, #2]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d105      	bne.n	8002106 <main+0x35e>
			  status += BME280_ReadDeviceID(&bme280, &hi2c2);
			  status += BME280_ReadCalibData(&bme280, &hi2c2);
			  status += BME280_Init(&bme280, &hi2c2);
			#endif

			  HAL_TIM_Base_Start_IT(&htim2);
 80020fa:	4890      	ldr	r0, [pc, #576]	; (800233c <main+0x594>)
 80020fc:	f008 fe3a 	bl	800ad74 <HAL_TIM_Base_Start_IT>
			  HAL_TIM_Base_Start_IT(&htim3);
 8002100:	488f      	ldr	r0, [pc, #572]	; (8002340 <main+0x598>)
 8002102:	f008 fe37 	bl	800ad74 <HAL_TIM_Base_Start_IT>
		  }

		  if (measurements.ADC_read_end == 1 && measurements.ADC_read == 1)
 8002106:	4b8f      	ldr	r3, [pc, #572]	; (8002344 <main+0x59c>)
 8002108:	785b      	ldrb	r3, [r3, #1]
 800210a:	2b01      	cmp	r3, #1
 800210c:	f040 818a 	bne.w	8002424 <main+0x67c>
 8002110:	4b8c      	ldr	r3, [pc, #560]	; (8002344 <main+0x59c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	f040 8185 	bne.w	8002424 <main+0x67c>
		  {
			  // Read analog values
			  measurements.bat_voltage[measurements.ADC_read_cnt] = ADC_Read_Battery(&measurements.ADC_values[0]);
 800211a:	4b8a      	ldr	r3, [pc, #552]	; (8002344 <main+0x59c>)
 800211c:	789b      	ldrb	r3, [r3, #2]
 800211e:	461c      	mov	r4, r3
 8002120:	4889      	ldr	r0, [pc, #548]	; (8002348 <main+0x5a0>)
 8002122:	f000 fd6d 	bl	8002c00 <ADC_Read_Battery>
 8002126:	4602      	mov	r2, r0
 8002128:	4986      	ldr	r1, [pc, #536]	; (8002344 <main+0x59c>)
 800212a:	f104 0308 	add.w	r3, r4, #8
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	440b      	add	r3, r1
 8002132:	605a      	str	r2, [r3, #4]
			  measurements.earth_hum[measurements.ADC_read_cnt] = ADC_Read_EHum(&measurements.ADC_values[1], &delta);
 8002134:	f107 0318 	add.w	r3, r7, #24
 8002138:	4619      	mov	r1, r3
 800213a:	4884      	ldr	r0, [pc, #528]	; (800234c <main+0x5a4>)
 800213c:	f000 fe4e 	bl	8002ddc <ADC_Read_EHum>
 8002140:	4603      	mov	r3, r0
 8002142:	461a      	mov	r2, r3
 8002144:	4b7f      	ldr	r3, [pc, #508]	; (8002344 <main+0x59c>)
 8002146:	789b      	ldrb	r3, [r3, #2]
 8002148:	461c      	mov	r4, r3
 800214a:	4610      	mov	r0, r2
 800214c:	f7fe fc0c 	bl	8000968 <__aeabi_ui2f>
 8002150:	4602      	mov	r2, r0
 8002152:	497c      	ldr	r1, [pc, #496]	; (8002344 <main+0x59c>)
 8002154:	1ca3      	adds	r3, r4, #2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	605a      	str	r2, [r3, #4]
			  measurements.ADC_read_cnt ++;
 800215c:	4b79      	ldr	r3, [pc, #484]	; (8002344 <main+0x59c>)
 800215e:	789b      	ldrb	r3, [r3, #2]
 8002160:	3301      	adds	r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	4b77      	ldr	r3, [pc, #476]	; (8002344 <main+0x59c>)
 8002166:	709a      	strb	r2, [r3, #2]

			  measurements.ADC_read_end = 0; 		// reset ADC read flag
 8002168:	4b76      	ldr	r3, [pc, #472]	; (8002344 <main+0x59c>)
 800216a:	2200      	movs	r2, #0
 800216c:	705a      	strb	r2, [r3, #1]
			  measurements.ADC_read = 0; 			// reset timer read flag
 800216e:	4b75      	ldr	r3, [pc, #468]	; (8002344 <main+0x59c>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_Base_Start_IT(&htim2);
 8002174:	4871      	ldr	r0, [pc, #452]	; (800233c <main+0x594>)
 8002176:	f008 fdfd 	bl	800ad74 <HAL_TIM_Base_Start_IT>

			  // Calculate average values
			  if (measurements.ADC_read_cnt == 5)
 800217a:	4b72      	ldr	r3, [pc, #456]	; (8002344 <main+0x59c>)
 800217c:	789b      	ldrb	r3, [r3, #2]
 800217e:	2b05      	cmp	r3, #5
 8002180:	f040 8150 	bne.w	8002424 <main+0x67c>
			  {
				  measurements.ADC_read_cnt = 0;
 8002184:	4b6f      	ldr	r3, [pc, #444]	; (8002344 <main+0x59c>)
 8002186:	2200      	movs	r2, #0
 8002188:	709a      	strb	r2, [r3, #2]
				  HAL_TIM_Base_Stop_IT(&htim2);
 800218a:	486c      	ldr	r0, [pc, #432]	; (800233c <main+0x594>)
 800218c:	f008 fe44 	bl	800ae18 <HAL_TIM_Base_Stop_IT>

				  // Calculate average battery voltage
				  measurements.battery_voltage = 0;
 8002190:	4b6c      	ldr	r3, [pc, #432]	; (8002344 <main+0x59c>)
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	639a      	str	r2, [r3, #56]	; 0x38
				  measurements.earth_humidity = 0;
 8002198:	4b6a      	ldr	r3, [pc, #424]	; (8002344 <main+0x59c>)
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	621a      	str	r2, [r3, #32]

				  for (int i = 0; i < 5; i++)
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	e022      	b.n	80021ec <main+0x444>
				  {
					  measurements.battery_voltage += measurements.bat_voltage[i];
 80021a6:	4b67      	ldr	r3, [pc, #412]	; (8002344 <main+0x59c>)
 80021a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021aa:	4966      	ldr	r1, [pc, #408]	; (8002344 <main+0x59c>)
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	3308      	adds	r3, #8
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4619      	mov	r1, r3
 80021b8:	4610      	mov	r0, r2
 80021ba:	f7fe fb25 	bl	8000808 <__addsf3>
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b60      	ldr	r3, [pc, #384]	; (8002344 <main+0x59c>)
 80021c4:	639a      	str	r2, [r3, #56]	; 0x38
					  measurements.earth_humidity += measurements.earth_hum[i];
 80021c6:	4b5f      	ldr	r3, [pc, #380]	; (8002344 <main+0x59c>)
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	495e      	ldr	r1, [pc, #376]	; (8002344 <main+0x59c>)
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	3302      	adds	r3, #2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	4619      	mov	r1, r3
 80021d8:	4610      	mov	r0, r2
 80021da:	f7fe fb15 	bl	8000808 <__addsf3>
 80021de:	4603      	mov	r3, r0
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b58      	ldr	r3, [pc, #352]	; (8002344 <main+0x59c>)
 80021e4:	621a      	str	r2, [r3, #32]
				  for (int i = 0; i < 5; i++)
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	3301      	adds	r3, #1
 80021ea:	61fb      	str	r3, [r7, #28]
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	ddd9      	ble.n	80021a6 <main+0x3fe>
				  }

				  measurements.battery_voltage /= 5;
 80021f2:	4b54      	ldr	r3, [pc, #336]	; (8002344 <main+0x59c>)
 80021f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f6:	4956      	ldr	r1, [pc, #344]	; (8002350 <main+0x5a8>)
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe fcc1 	bl	8000b80 <__aeabi_fdiv>
 80021fe:	4603      	mov	r3, r0
 8002200:	461a      	mov	r2, r3
 8002202:	4b50      	ldr	r3, [pc, #320]	; (8002344 <main+0x59c>)
 8002204:	639a      	str	r2, [r3, #56]	; 0x38
				  measurements.earth_humidity /= 5;
 8002206:	4b4f      	ldr	r3, [pc, #316]	; (8002344 <main+0x59c>)
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	4951      	ldr	r1, [pc, #324]	; (8002350 <main+0x5a8>)
 800220c:	4618      	mov	r0, r3
 800220e:	f7fe fcb7 	bl	8000b80 <__aeabi_fdiv>
 8002212:	4603      	mov	r3, r0
 8002214:	461a      	mov	r2, r3
 8002216:	4b4b      	ldr	r3, [pc, #300]	; (8002344 <main+0x59c>)
 8002218:	621a      	str	r2, [r3, #32]

				  // Read all data from BME280 sensor
				  BME280_ReadAllData(&bme280, &hi2c2);
 800221a:	494e      	ldr	r1, [pc, #312]	; (8002354 <main+0x5ac>)
 800221c:	484e      	ldr	r0, [pc, #312]	; (8002358 <main+0x5b0>)
 800221e:	f7ff fc43 	bl	8001aa8 <BME280_ReadAllData>
				#endif

				  // Check if everthing is OK (voltage and sensors)
				  //if (measurements.battery_voltage < 3.5f) status++; //Vbat NEED TO BE SET

				  lora_data.errSendCnt += status;
 8002222:	4b4e      	ldr	r3, [pc, #312]	; (800235c <main+0x5b4>)
 8002224:	785a      	ldrb	r2, [r3, #1]
 8002226:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800222a:	4413      	add	r3, r2
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4b4b      	ldr	r3, [pc, #300]	; (800235c <main+0x5b4>)
 8002230:	705a      	strb	r2, [r3, #1]

				  if (status < 10)
 8002232:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002236:	2b09      	cmp	r3, #9
 8002238:	d803      	bhi.n	8002242 <main+0x49a>
				  {
					  state = STATE_SEND;
 800223a:	4b49      	ldr	r3, [pc, #292]	; (8002360 <main+0x5b8>)
 800223c:	2203      	movs	r2, #3
 800223e:	701a      	strb	r2, [r3, #0]
					  state = STATE_ERROR;
				  }
			  }
		  }

		  break;
 8002240:	e0f0      	b.n	8002424 <main+0x67c>
					  state = STATE_ERROR;
 8002242:	4b47      	ldr	r3, [pc, #284]	; (8002360 <main+0x5b8>)
 8002244:	2205      	movs	r2, #5
 8002246:	701a      	strb	r2, [r3, #0]
		  break;
 8002248:	e0ec      	b.n	8002424 <main+0x67c>
	  case STATE_SEND:

	  	  ////////* SEND DATA *////////

		  // Collect and change data for sending
		  if (lora_data.errSendCnt > 0) lora_data.error = 1;					// Flag if device is in error
 800224a:	4b44      	ldr	r3, [pc, #272]	; (800235c <main+0x5b4>)
 800224c:	785b      	ldrb	r3, [r3, #1]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <main+0x4b0>
 8002252:	4b42      	ldr	r3, [pc, #264]	; (800235c <main+0x5b4>)
 8002254:	2201      	movs	r2, #1
 8002256:	701a      	strb	r2, [r3, #0]
		  lora_data.battery = (uint8_t)(measurements.battery_voltage * 10);		// Battery voltage [3.5V -> 35V, no float]
 8002258:	4b3a      	ldr	r3, [pc, #232]	; (8002344 <main+0x59c>)
 800225a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800225c:	4941      	ldr	r1, [pc, #260]	; (8002364 <main+0x5bc>)
 800225e:	4618      	mov	r0, r3
 8002260:	f7fe fbda 	bl	8000a18 <__aeabi_fmul>
 8002264:	4603      	mov	r3, r0
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe fd26 	bl	8000cb8 <__aeabi_f2uiz>
 800226c:	4603      	mov	r3, r0
 800226e:	b2da      	uxtb	r2, r3
 8002270:	4b3a      	ldr	r3, [pc, #232]	; (800235c <main+0x5b4>)
 8002272:	709a      	strb	r2, [r3, #2]
		  lora_data.air_temperature = (int16_t)(bme280.Temp_C);					// Air temperature [test for negative value]
 8002274:	4b38      	ldr	r3, [pc, #224]	; (8002358 <main+0x5b0>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	b21a      	sxth	r2, r3
 800227a:	4b38      	ldr	r3, [pc, #224]	; (800235c <main+0x5b4>)
 800227c:	809a      	strh	r2, [r3, #4]
		  lora_data.air_humidity = (uint8_t)(bme280.Hum_Perc);					// Air humidity in perscents [0-100%]
 800227e:	4b36      	ldr	r3, [pc, #216]	; (8002358 <main+0x5b0>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	b2da      	uxtb	r2, r3
 8002284:	4b35      	ldr	r3, [pc, #212]	; (800235c <main+0x5b4>)
 8002286:	719a      	strb	r2, [r3, #6]
		  lora_data.air_pressure = (uint32_t)(bme280.Press_Pa);					// Air pressure [saved in two uint8_ts]
 8002288:	4b33      	ldr	r3, [pc, #204]	; (8002358 <main+0x5b0>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4a33      	ldr	r2, [pc, #204]	; (800235c <main+0x5b4>)
 800228e:	6093      	str	r3, [r2, #8]
		  lora_data.earth_humudity = (uint8_t)(measurements.earth_humidity);	// Humidity value of earth in percents [0-100%]
 8002290:	4b2c      	ldr	r3, [pc, #176]	; (8002344 <main+0x59c>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	4618      	mov	r0, r3
 8002296:	f7fe fd0f 	bl	8000cb8 <__aeabi_f2uiz>
 800229a:	4603      	mov	r3, r0
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b2f      	ldr	r3, [pc, #188]	; (800235c <main+0x5b4>)
 80022a0:	731a      	strb	r2, [r3, #12]

		  // Create data packet that will be send
		  uint8_t data_packet[] = {DEVICE_ID, lora_data.error, lora_data.errSendCnt, lora_data.battery, lora_data.air_temperature, lora_data.air_humidity, lora_data.air_pressure, lora_data.earth_humudity};
 80022a2:	2301      	movs	r3, #1
 80022a4:	723b      	strb	r3, [r7, #8]
 80022a6:	4b2d      	ldr	r3, [pc, #180]	; (800235c <main+0x5b4>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	727b      	strb	r3, [r7, #9]
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <main+0x5b4>)
 80022ae:	785b      	ldrb	r3, [r3, #1]
 80022b0:	72bb      	strb	r3, [r7, #10]
 80022b2:	4b2a      	ldr	r3, [pc, #168]	; (800235c <main+0x5b4>)
 80022b4:	789b      	ldrb	r3, [r3, #2]
 80022b6:	72fb      	strb	r3, [r7, #11]
 80022b8:	4b28      	ldr	r3, [pc, #160]	; (800235c <main+0x5b4>)
 80022ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	733b      	strb	r3, [r7, #12]
 80022c2:	4b26      	ldr	r3, [pc, #152]	; (800235c <main+0x5b4>)
 80022c4:	799b      	ldrb	r3, [r3, #6]
 80022c6:	737b      	strb	r3, [r7, #13]
 80022c8:	4b24      	ldr	r3, [pc, #144]	; (800235c <main+0x5b4>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	73bb      	strb	r3, [r7, #14]
 80022d0:	4b22      	ldr	r3, [pc, #136]	; (800235c <main+0x5b4>)
 80022d2:	7b1b      	ldrb	r3, [r3, #12]
 80022d4:	73fb      	strb	r3, [r7, #15]

		  // Read number of TX packets from flash
		  Flash_Read_Data(FLASH_START_ADDR, &tx_count, 1); // 1 = one word
 80022d6:	f107 0310 	add.w	r3, r7, #16
 80022da:	2201      	movs	r2, #1
 80022dc:	4619      	mov	r1, r3
 80022de:	4822      	ldr	r0, [pc, #136]	; (8002368 <main+0x5c0>)
 80022e0:	f7ff fd26 	bl	8001d30 <Flash_Read_Data>
		  rfm95_handle.config.tx_frame_count = tx_count;
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	4b20      	ldr	r3, [pc, #128]	; (800236c <main+0x5c4>)
 80022ea:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

		  if (!rfm95_send_receive_cycle(&rfm95_handle, data_packet, sizeof(data_packet))) // test_data_packet
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	2208      	movs	r2, #8
 80022f4:	4619      	mov	r1, r3
 80022f6:	481d      	ldr	r0, [pc, #116]	; (800236c <main+0x5c4>)
 80022f8:	f001 ffce 	bl	8004298 <rfm95_send_receive_cycle>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f083 0301 	eor.w	r3, r3, #1
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <main+0x56e>
		  {
			  lora_data.errSendCnt++;
 8002308:	4b14      	ldr	r3, [pc, #80]	; (800235c <main+0x5b4>)
 800230a:	785b      	ldrb	r3, [r3, #1]
 800230c:	3301      	adds	r3, #1
 800230e:	b2da      	uxtb	r2, r3
 8002310:	4b12      	ldr	r3, [pc, #72]	; (800235c <main+0x5b4>)
 8002312:	705a      	strb	r2, [r3, #1]
 8002314:	e009      	b.n	800232a <main+0x582>
		  }
		  else
		  {
			  // Write number of TX packets to flash
			  uint32_t temp_data = (uint32_t)rfm95_handle.config.tx_frame_count;
 8002316:	4b15      	ldr	r3, [pc, #84]	; (800236c <main+0x5c4>)
 8002318:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800231c:	603b      	str	r3, [r7, #0]
			  Flash_Write_Data(FLASH_START_ADDR, &temp_data, 1); // 1 = one word
 800231e:	463b      	mov	r3, r7
 8002320:	2201      	movs	r2, #1
 8002322:	4619      	mov	r1, r3
 8002324:	4810      	ldr	r0, [pc, #64]	; (8002368 <main+0x5c0>)
 8002326:	f7ff fca7 	bl	8001c78 <Flash_Write_Data>
		  }

		  state = STATE_GO_SLEEP;
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <main+0x5b8>)
 800232c:	2204      	movs	r2, #4
 800232e:	701a      	strb	r2, [r3, #0]

		  break;
 8002330:	e079      	b.n	8002426 <main+0x67e>
 8002332:	bf00      	nop
 8002334:	20000000 	.word	0x20000000
 8002338:	200003c0 	.word	0x200003c0
 800233c:	20000484 	.word	0x20000484
 8002340:	200004cc 	.word	0x200004cc
 8002344:	200001d4 	.word	0x200001d4
 8002348:	200001d8 	.word	0x200001d8
 800234c:	200001dc 	.word	0x200001dc
 8002350:	40a00000 	.word	0x40a00000
 8002354:	2000036c 	.word	0x2000036c
 8002358:	2000019c 	.word	0x2000019c
 800235c:	20000210 	.word	0x20000210
 8002360:	2000055c 	.word	0x2000055c
 8002364:	41200000 	.word	0x41200000
 8002368:	0801f800 	.word	0x0801f800
 800236c:	20000220 	.word	0x20000220

	  case STATE_GO_SLEEP:

		  ////////* PUT DEVICE TO SLEEP *////////

		  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8002370:	2200      	movs	r2, #0
 8002372:	492d      	ldr	r1, [pc, #180]	; (8002428 <main+0x680>)
 8002374:	482d      	ldr	r0, [pc, #180]	; (800242c <main+0x684>)
 8002376:	f007 f95f 	bl	8009638 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800237a:	2200      	movs	r2, #0
 800237c:	492c      	ldr	r1, [pc, #176]	; (8002430 <main+0x688>)
 800237e:	482b      	ldr	r0, [pc, #172]	; (800242c <main+0x684>)
 8002380:	f007 fae8 	bl	8009954 <HAL_RTC_GetDate>

		  //time.Hours += 1; // Next wake up after one hours
		  time.Minutes += 1; //test
 8002384:	4b28      	ldr	r3, [pc, #160]	; (8002428 <main+0x680>)
 8002386:	785b      	ldrb	r3, [r3, #1]
 8002388:	3301      	adds	r3, #1
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b26      	ldr	r3, [pc, #152]	; (8002428 <main+0x680>)
 800238e:	705a      	strb	r2, [r3, #1]

		  if(time.Seconds>=60)
 8002390:	4b25      	ldr	r3, [pc, #148]	; (8002428 <main+0x680>)
 8002392:	789b      	ldrb	r3, [r3, #2]
 8002394:	2b3b      	cmp	r3, #59	; 0x3b
 8002396:	d90b      	bls.n	80023b0 <main+0x608>
		  {
			  time.Minutes ++;
 8002398:	4b23      	ldr	r3, [pc, #140]	; (8002428 <main+0x680>)
 800239a:	785b      	ldrb	r3, [r3, #1]
 800239c:	3301      	adds	r3, #1
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	4b21      	ldr	r3, [pc, #132]	; (8002428 <main+0x680>)
 80023a2:	705a      	strb	r2, [r3, #1]
			  time.Seconds = time.Seconds - 60;
 80023a4:	4b20      	ldr	r3, [pc, #128]	; (8002428 <main+0x680>)
 80023a6:	789b      	ldrb	r3, [r3, #2]
 80023a8:	3b3c      	subs	r3, #60	; 0x3c
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	4b1e      	ldr	r3, [pc, #120]	; (8002428 <main+0x680>)
 80023ae:	709a      	strb	r2, [r3, #2]
		  }

		  if(time.Minutes >= 60)
 80023b0:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <main+0x680>)
 80023b2:	785b      	ldrb	r3, [r3, #1]
 80023b4:	2b3b      	cmp	r3, #59	; 0x3b
 80023b6:	d90b      	bls.n	80023d0 <main+0x628>
		  {
			  time.Hours++;
 80023b8:	4b1b      	ldr	r3, [pc, #108]	; (8002428 <main+0x680>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	3301      	adds	r3, #1
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	4b19      	ldr	r3, [pc, #100]	; (8002428 <main+0x680>)
 80023c2:	701a      	strb	r2, [r3, #0]
			  time.Minutes = time.Minutes - 60;
 80023c4:	4b18      	ldr	r3, [pc, #96]	; (8002428 <main+0x680>)
 80023c6:	785b      	ldrb	r3, [r3, #1]
 80023c8:	3b3c      	subs	r3, #60	; 0x3c
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b16      	ldr	r3, [pc, #88]	; (8002428 <main+0x680>)
 80023ce:	705a      	strb	r2, [r3, #1]
		  }

		  if(time.Hours > 23)
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <main+0x680>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b17      	cmp	r3, #23
 80023d6:	d902      	bls.n	80023de <main+0x636>
		  {
			  time.Hours = 0;
 80023d8:	4b13      	ldr	r3, [pc, #76]	; (8002428 <main+0x680>)
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
		  }

		  sAlarm.Alarm = RTC_ALARM_A;
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <main+0x68c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	605a      	str	r2, [r3, #4]
		  sAlarm.AlarmTime.Hours = time.Hours;
 80023e4:	4b10      	ldr	r3, [pc, #64]	; (8002428 <main+0x680>)
 80023e6:	781a      	ldrb	r2, [r3, #0]
 80023e8:	4b12      	ldr	r3, [pc, #72]	; (8002434 <main+0x68c>)
 80023ea:	701a      	strb	r2, [r3, #0]
		  sAlarm.AlarmTime.Minutes = time.Minutes;
 80023ec:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <main+0x680>)
 80023ee:	785a      	ldrb	r2, [r3, #1]
 80023f0:	4b10      	ldr	r3, [pc, #64]	; (8002434 <main+0x68c>)
 80023f2:	705a      	strb	r2, [r3, #1]
		  sAlarm.AlarmTime.Seconds = time.Seconds;
 80023f4:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <main+0x680>)
 80023f6:	789a      	ldrb	r2, [r3, #2]
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <main+0x68c>)
 80023fa:	709a      	strb	r2, [r3, #2]
		  HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 80023fc:	2200      	movs	r2, #0
 80023fe:	490d      	ldr	r1, [pc, #52]	; (8002434 <main+0x68c>)
 8002400:	480a      	ldr	r0, [pc, #40]	; (800242c <main+0x684>)
 8002402:	f007 fafb 	bl	80099fc <HAL_RTC_SetAlarm_IT>

		  HAL_SuspendTick();
 8002406:	f002 fc4b 	bl	8004ca0 <HAL_SuspendTick>

		  // Set sleep mode
		#ifdef SLEEP_MODE_STOP
		  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800240a:	2101      	movs	r1, #1
 800240c:	2001      	movs	r0, #1
 800240e:	f006 fa3f 	bl	8008890 <HAL_PWR_EnterSTOPMode>

		#ifndef SLEEP_MODE_STOP
		  HAL_PWR_EnterSTANDBYMode();
		#endif

		  break;
 8002412:	e008      	b.n	8002426 <main+0x67e>

	  case STATE_ERROR:

		  ////////* INIT ROUTINE FAILED *////////
		  state = STATE_GO_SLEEP;
 8002414:	4b08      	ldr	r3, [pc, #32]	; (8002438 <main+0x690>)
 8002416:	2204      	movs	r2, #4
 8002418:	701a      	strb	r2, [r3, #0]

		  break;
 800241a:	e004      	b.n	8002426 <main+0x67e>

	  default:

		  ////////* UNDEFINED STATE *////////

		  break;
 800241c:	bf00      	nop
 800241e:	e4e4      	b.n	8001dea <main+0x42>
		  break;
 8002420:	bf00      	nop
 8002422:	e4e2      	b.n	8001dea <main+0x42>
		  break;
 8002424:	bf00      	nop
	  switch(state)
 8002426:	e4e0      	b.n	8001dea <main+0x42>
 8002428:	200002d8 	.word	0x200002d8
 800242c:	200003c0 	.word	0x200003c0
 8002430:	200002dc 	.word	0x200002dc
 8002434:	200002e0 	.word	0x200002e0
 8002438:	2000055c 	.word	0x2000055c

0800243c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b094      	sub	sp, #80	; 0x50
 8002440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002442:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002446:	2228      	movs	r2, #40	; 0x28
 8002448:	2100      	movs	r1, #0
 800244a:	4618      	mov	r0, r3
 800244c:	f00a f80b 	bl	800c466 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002460:	1d3b      	adds	r3, r7, #4
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800246c:	2305      	movs	r3, #5
 800246e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002470:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002474:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002476:	2300      	movs	r3, #0
 8002478:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800247a:	2301      	movs	r3, #1
 800247c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800247e:	2301      	movs	r3, #1
 8002480:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002482:	2302      	movs	r3, #2
 8002484:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002486:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800248a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800248c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002490:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002492:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002496:	4618      	mov	r0, r3
 8002498:	f006 fa2c 	bl	80088f4 <HAL_RCC_OscConfig>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80024a2:	f000 fcc3 	bl	8002e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a6:	230f      	movs	r3, #15
 80024a8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024aa:	2302      	movs	r3, #2
 80024ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ae:	2300      	movs	r3, #0
 80024b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024b8:	2300      	movs	r3, #0
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	2102      	movs	r1, #2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f006 fc98 	bl	8008df8 <HAL_RCC_ClockConfig>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80024ce:	f000 fcad 	bl	8002e2c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80024d2:	2303      	movs	r3, #3
 80024d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80024d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024da:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80024dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024e0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	4618      	mov	r0, r3
 80024e6:	f006 fe17 	bl	8009118 <HAL_RCCEx_PeriphCLKConfig>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80024f0:	f000 fc9c 	bl	8002e2c <Error_Handler>
  }
}
 80024f4:	bf00      	nop
 80024f6:	3750      	adds	r7, #80	; 0x50
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002502:	1d3b      	adds	r3, r7, #4
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800250c:	4b20      	ldr	r3, [pc, #128]	; (8002590 <MX_ADC1_Init+0x94>)
 800250e:	4a21      	ldr	r2, [pc, #132]	; (8002594 <MX_ADC1_Init+0x98>)
 8002510:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002512:	4b1f      	ldr	r3, [pc, #124]	; (8002590 <MX_ADC1_Init+0x94>)
 8002514:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002518:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800251a:	4b1d      	ldr	r3, [pc, #116]	; (8002590 <MX_ADC1_Init+0x94>)
 800251c:	2201      	movs	r2, #1
 800251e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002520:	4b1b      	ldr	r3, [pc, #108]	; (8002590 <MX_ADC1_Init+0x94>)
 8002522:	2200      	movs	r2, #0
 8002524:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002526:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <MX_ADC1_Init+0x94>)
 8002528:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800252c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800252e:	4b18      	ldr	r3, [pc, #96]	; (8002590 <MX_ADC1_Init+0x94>)
 8002530:	2200      	movs	r2, #0
 8002532:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8002534:	4b16      	ldr	r3, [pc, #88]	; (8002590 <MX_ADC1_Init+0x94>)
 8002536:	2202      	movs	r2, #2
 8002538:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800253a:	4815      	ldr	r0, [pc, #84]	; (8002590 <MX_ADC1_Init+0x94>)
 800253c:	f002 fbcc 	bl	8004cd8 <HAL_ADC_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002546:	f000 fc71 	bl	8002e2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800254a:	2301      	movs	r3, #1
 800254c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800254e:	2301      	movs	r3, #1
 8002550:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002556:	1d3b      	adds	r3, r7, #4
 8002558:	4619      	mov	r1, r3
 800255a:	480d      	ldr	r0, [pc, #52]	; (8002590 <MX_ADC1_Init+0x94>)
 800255c:	f002 fe52 	bl	8005204 <HAL_ADC_ConfigChannel>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002566:	f000 fc61 	bl	8002e2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800256a:	2302      	movs	r3, #2
 800256c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800256e:	2302      	movs	r3, #2
 8002570:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002572:	1d3b      	adds	r3, r7, #4
 8002574:	4619      	mov	r1, r3
 8002576:	4806      	ldr	r0, [pc, #24]	; (8002590 <MX_ADC1_Init+0x94>)
 8002578:	f002 fe44 	bl	8005204 <HAL_ADC_ConfigChannel>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002582:	f000 fc53 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200002e8 	.word	0x200002e8
 8002594:	40012400 	.word	0x40012400

08002598 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800259c:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <MX_I2C1_Init+0x50>)
 800259e:	4a13      	ldr	r2, [pc, #76]	; (80025ec <MX_I2C1_Init+0x54>)
 80025a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025a4:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <MX_I2C1_Init+0x58>)
 80025a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025a8:	4b0f      	ldr	r3, [pc, #60]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025b4:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025bc:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025be:	2200      	movs	r2, #0
 80025c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80025c2:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025c8:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025ce:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025d4:	4804      	ldr	r0, [pc, #16]	; (80025e8 <MX_I2C1_Init+0x50>)
 80025d6:	f003 fd35 	bl	8006044 <HAL_I2C_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025e0:	f000 fc24 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025e4:	bf00      	nop
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000318 	.word	0x20000318
 80025ec:	40005400 	.word	0x40005400
 80025f0:	000186a0 	.word	0x000186a0

080025f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80025f8:	4b12      	ldr	r3, [pc, #72]	; (8002644 <MX_I2C2_Init+0x50>)
 80025fa:	4a13      	ldr	r2, [pc, #76]	; (8002648 <MX_I2C2_Init+0x54>)
 80025fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80025fe:	4b11      	ldr	r3, [pc, #68]	; (8002644 <MX_I2C2_Init+0x50>)
 8002600:	4a12      	ldr	r2, [pc, #72]	; (800264c <MX_I2C2_Init+0x58>)
 8002602:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002604:	4b0f      	ldr	r3, [pc, #60]	; (8002644 <MX_I2C2_Init+0x50>)
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800260a:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <MX_I2C2_Init+0x50>)
 800260c:	2200      	movs	r2, #0
 800260e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002610:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <MX_I2C2_Init+0x50>)
 8002612:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002616:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <MX_I2C2_Init+0x50>)
 800261a:	2200      	movs	r2, #0
 800261c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800261e:	4b09      	ldr	r3, [pc, #36]	; (8002644 <MX_I2C2_Init+0x50>)
 8002620:	2200      	movs	r2, #0
 8002622:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002624:	4b07      	ldr	r3, [pc, #28]	; (8002644 <MX_I2C2_Init+0x50>)
 8002626:	2200      	movs	r2, #0
 8002628:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800262a:	4b06      	ldr	r3, [pc, #24]	; (8002644 <MX_I2C2_Init+0x50>)
 800262c:	2200      	movs	r2, #0
 800262e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002630:	4804      	ldr	r0, [pc, #16]	; (8002644 <MX_I2C2_Init+0x50>)
 8002632:	f003 fd07 	bl	8006044 <HAL_I2C_Init>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800263c:	f000 fbf6 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}
 8002644:	2000036c 	.word	0x2000036c
 8002648:	40005800 	.word	0x40005800
 800264c:	000186a0 	.word	0x000186a0

08002650 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002656:	f107 030c 	add.w	r3, r7, #12
 800265a:	2100      	movs	r1, #0
 800265c:	460a      	mov	r2, r1
 800265e:	801a      	strh	r2, [r3, #0]
 8002660:	460a      	mov	r2, r1
 8002662:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8002664:	2300      	movs	r3, #0
 8002666:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002668:	463b      	mov	r3, r7
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002670:	4b27      	ldr	r3, [pc, #156]	; (8002710 <MX_RTC_Init+0xc0>)
 8002672:	4a28      	ldr	r2, [pc, #160]	; (8002714 <MX_RTC_Init+0xc4>)
 8002674:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002676:	4b26      	ldr	r3, [pc, #152]	; (8002710 <MX_RTC_Init+0xc0>)
 8002678:	f04f 32ff 	mov.w	r2, #4294967295
 800267c:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800267e:	4b24      	ldr	r3, [pc, #144]	; (8002710 <MX_RTC_Init+0xc0>)
 8002680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002684:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002686:	4822      	ldr	r0, [pc, #136]	; (8002710 <MX_RTC_Init+0xc0>)
 8002688:	f006 feb2 	bl	80093f0 <HAL_RTC_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002692:	f000 fbcb 	bl	8002e2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002696:	2300      	movs	r3, #0
 8002698:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 800269a:	2300      	movs	r3, #0
 800269c:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 800269e:	2300      	movs	r3, #0
 80026a0:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80026a2:	f107 030c 	add.w	r3, r7, #12
 80026a6:	2201      	movs	r2, #1
 80026a8:	4619      	mov	r1, r3
 80026aa:	4819      	ldr	r0, [pc, #100]	; (8002710 <MX_RTC_Init+0xc0>)
 80026ac:	f006 ff2c 	bl	8009508 <HAL_RTC_SetTime>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80026b6:	f000 fbb9 	bl	8002e2c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80026ba:	2301      	movs	r3, #1
 80026bc:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80026be:	2301      	movs	r3, #1
 80026c0:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80026c2:	2301      	movs	r3, #1
 80026c4:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80026c6:	2300      	movs	r3, #0
 80026c8:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80026ca:	f107 0308 	add.w	r3, r7, #8
 80026ce:	2201      	movs	r2, #1
 80026d0:	4619      	mov	r1, r3
 80026d2:	480f      	ldr	r0, [pc, #60]	; (8002710 <MX_RTC_Init+0xc0>)
 80026d4:	f007 f888 	bl	80097e8 <HAL_RTC_SetDate>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80026de:	f000 fba5 	bl	8002e2c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80026ee:	2300      	movs	r3, #0
 80026f0:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80026f2:	463b      	mov	r3, r7
 80026f4:	2201      	movs	r2, #1
 80026f6:	4619      	mov	r1, r3
 80026f8:	4805      	ldr	r0, [pc, #20]	; (8002710 <MX_RTC_Init+0xc0>)
 80026fa:	f007 f97f 	bl	80099fc <HAL_RTC_SetAlarm_IT>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8002704:	f000 fb92 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002708:	bf00      	nop
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	200003c0 	.word	0x200003c0
 8002714:	40002800 	.word	0x40002800

08002718 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800271c:	4b17      	ldr	r3, [pc, #92]	; (800277c <MX_SPI1_Init+0x64>)
 800271e:	4a18      	ldr	r2, [pc, #96]	; (8002780 <MX_SPI1_Init+0x68>)
 8002720:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002722:	4b16      	ldr	r3, [pc, #88]	; (800277c <MX_SPI1_Init+0x64>)
 8002724:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002728:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800272a:	4b14      	ldr	r3, [pc, #80]	; (800277c <MX_SPI1_Init+0x64>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002730:	4b12      	ldr	r3, [pc, #72]	; (800277c <MX_SPI1_Init+0x64>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002736:	4b11      	ldr	r3, [pc, #68]	; (800277c <MX_SPI1_Init+0x64>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800273c:	4b0f      	ldr	r3, [pc, #60]	; (800277c <MX_SPI1_Init+0x64>)
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <MX_SPI1_Init+0x64>)
 8002744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002748:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800274a:	4b0c      	ldr	r3, [pc, #48]	; (800277c <MX_SPI1_Init+0x64>)
 800274c:	2210      	movs	r2, #16
 800274e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002750:	4b0a      	ldr	r3, [pc, #40]	; (800277c <MX_SPI1_Init+0x64>)
 8002752:	2200      	movs	r2, #0
 8002754:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002756:	4b09      	ldr	r3, [pc, #36]	; (800277c <MX_SPI1_Init+0x64>)
 8002758:	2200      	movs	r2, #0
 800275a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800275c:	4b07      	ldr	r3, [pc, #28]	; (800277c <MX_SPI1_Init+0x64>)
 800275e:	2200      	movs	r2, #0
 8002760:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002762:	4b06      	ldr	r3, [pc, #24]	; (800277c <MX_SPI1_Init+0x64>)
 8002764:	220a      	movs	r2, #10
 8002766:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002768:	4804      	ldr	r0, [pc, #16]	; (800277c <MX_SPI1_Init+0x64>)
 800276a:	f007 fd2b 	bl	800a1c4 <HAL_SPI_Init>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002774:	f000 fb5a 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	200003d4 	.word	0x200003d4
 8002780:	40013000 	.word	0x40013000

08002784 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002788:	4b17      	ldr	r3, [pc, #92]	; (80027e8 <MX_SPI2_Init+0x64>)
 800278a:	4a18      	ldr	r2, [pc, #96]	; (80027ec <MX_SPI2_Init+0x68>)
 800278c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800278e:	4b16      	ldr	r3, [pc, #88]	; (80027e8 <MX_SPI2_Init+0x64>)
 8002790:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002794:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002796:	4b14      	ldr	r3, [pc, #80]	; (80027e8 <MX_SPI2_Init+0x64>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <MX_SPI2_Init+0x64>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027a8:	4b0f      	ldr	r3, [pc, #60]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80027ae:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80027b6:	4b0c      	ldr	r3, [pc, #48]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027b8:	2208      	movs	r2, #8
 80027ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027bc:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027be:	2200      	movs	r2, #0
 80027c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027c2:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c8:	4b07      	ldr	r3, [pc, #28]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80027ce:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027d0:	220a      	movs	r2, #10
 80027d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027d4:	4804      	ldr	r0, [pc, #16]	; (80027e8 <MX_SPI2_Init+0x64>)
 80027d6:	f007 fcf5 	bl	800a1c4 <HAL_SPI_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80027e0:	f000 fb24 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80027e4:	bf00      	nop
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	2000042c 	.word	0x2000042c
 80027ec:	40003800 	.word	0x40003800

080027f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f6:	f107 0308 	add.w	r3, r7, #8
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	463b      	mov	r3, r7
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800280c:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <MX_TIM2_Init+0x98>)
 800280e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8002814:	4b1c      	ldr	r3, [pc, #112]	; (8002888 <MX_TIM2_Init+0x98>)
 8002816:	f240 32e7 	movw	r2, #999	; 0x3e7
 800281a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281c:	4b1a      	ldr	r3, [pc, #104]	; (8002888 <MX_TIM2_Init+0x98>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3599;
 8002822:	4b19      	ldr	r3, [pc, #100]	; (8002888 <MX_TIM2_Init+0x98>)
 8002824:	f640 620f 	movw	r2, #3599	; 0xe0f
 8002828:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282a:	4b17      	ldr	r3, [pc, #92]	; (8002888 <MX_TIM2_Init+0x98>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002830:	4b15      	ldr	r3, [pc, #84]	; (8002888 <MX_TIM2_Init+0x98>)
 8002832:	2200      	movs	r2, #0
 8002834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002836:	4814      	ldr	r0, [pc, #80]	; (8002888 <MX_TIM2_Init+0x98>)
 8002838:	f008 fa4c 	bl	800acd4 <HAL_TIM_Base_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002842:	f000 faf3 	bl	8002e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800284c:	f107 0308 	add.w	r3, r7, #8
 8002850:	4619      	mov	r1, r3
 8002852:	480d      	ldr	r0, [pc, #52]	; (8002888 <MX_TIM2_Init+0x98>)
 8002854:	f008 fc16 	bl	800b084 <HAL_TIM_ConfigClockSource>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800285e:	f000 fae5 	bl	8002e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002862:	2300      	movs	r3, #0
 8002864:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002866:	2300      	movs	r3, #0
 8002868:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800286a:	463b      	mov	r3, r7
 800286c:	4619      	mov	r1, r3
 800286e:	4806      	ldr	r0, [pc, #24]	; (8002888 <MX_TIM2_Init+0x98>)
 8002870:	f008 fdec 	bl	800b44c <HAL_TIMEx_MasterConfigSynchronization>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800287a:	f000 fad7 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800287e:	bf00      	nop
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000484 	.word	0x20000484

0800288c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002892:	f107 0308 	add.w	r3, r7, #8
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028a0:	463b      	mov	r3, r7
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028a8:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <MX_TIM3_Init+0x94>)
 80028aa:	4a1e      	ldr	r2, [pc, #120]	; (8002924 <MX_TIM3_Init+0x98>)
 80028ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2199;
 80028ae:	4b1c      	ldr	r3, [pc, #112]	; (8002920 <MX_TIM3_Init+0x94>)
 80028b0:	f640 0297 	movw	r2, #2199	; 0x897
 80028b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b6:	4b1a      	ldr	r3, [pc, #104]	; (8002920 <MX_TIM3_Init+0x94>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80028bc:	4b18      	ldr	r3, [pc, #96]	; (8002920 <MX_TIM3_Init+0x94>)
 80028be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c4:	4b16      	ldr	r3, [pc, #88]	; (8002920 <MX_TIM3_Init+0x94>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ca:	4b15      	ldr	r3, [pc, #84]	; (8002920 <MX_TIM3_Init+0x94>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028d0:	4813      	ldr	r0, [pc, #76]	; (8002920 <MX_TIM3_Init+0x94>)
 80028d2:	f008 f9ff 	bl	800acd4 <HAL_TIM_Base_Init>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80028dc:	f000 faa6 	bl	8002e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028e6:	f107 0308 	add.w	r3, r7, #8
 80028ea:	4619      	mov	r1, r3
 80028ec:	480c      	ldr	r0, [pc, #48]	; (8002920 <MX_TIM3_Init+0x94>)
 80028ee:	f008 fbc9 	bl	800b084 <HAL_TIM_ConfigClockSource>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80028f8:	f000 fa98 	bl	8002e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028fc:	2300      	movs	r3, #0
 80028fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002900:	2300      	movs	r3, #0
 8002902:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002904:	463b      	mov	r3, r7
 8002906:	4619      	mov	r1, r3
 8002908:	4805      	ldr	r0, [pc, #20]	; (8002920 <MX_TIM3_Init+0x94>)
 800290a:	f008 fd9f 	bl	800b44c <HAL_TIMEx_MasterConfigSynchronization>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002914:	f000 fa8a 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	200004cc 	.word	0x200004cc
 8002924:	40000400 	.word	0x40000400

08002928 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800292c:	4b11      	ldr	r3, [pc, #68]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800292e:	4a12      	ldr	r2, [pc, #72]	; (8002978 <MX_USART1_UART_Init+0x50>)
 8002930:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002934:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002938:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800293a:	4b0e      	ldr	r3, [pc, #56]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800293c:	2200      	movs	r2, #0
 800293e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002940:	4b0c      	ldr	r3, [pc, #48]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002942:	2200      	movs	r2, #0
 8002944:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002946:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800294c:	4b09      	ldr	r3, [pc, #36]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800294e:	220c      	movs	r2, #12
 8002950:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002952:	4b08      	ldr	r3, [pc, #32]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002954:	2200      	movs	r2, #0
 8002956:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 800295a:	2200      	movs	r2, #0
 800295c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800295e:	4805      	ldr	r0, [pc, #20]	; (8002974 <MX_USART1_UART_Init+0x4c>)
 8002960:	f008 fde4 	bl	800b52c <HAL_UART_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800296a:	f000 fa5f 	bl	8002e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000514 	.word	0x20000514
 8002978:	40013800 	.word	0x40013800

0800297c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002982:	f107 0310 	add.w	r3, r7, #16
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	609a      	str	r2, [r3, #8]
 800298e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002990:	4b5d      	ldr	r3, [pc, #372]	; (8002b08 <MX_GPIO_Init+0x18c>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	4a5c      	ldr	r2, [pc, #368]	; (8002b08 <MX_GPIO_Init+0x18c>)
 8002996:	f043 0310 	orr.w	r3, r3, #16
 800299a:	6193      	str	r3, [r2, #24]
 800299c:	4b5a      	ldr	r3, [pc, #360]	; (8002b08 <MX_GPIO_Init+0x18c>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0310 	and.w	r3, r3, #16
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029a8:	4b57      	ldr	r3, [pc, #348]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	4a56      	ldr	r2, [pc, #344]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029ae:	f043 0320 	orr.w	r3, r3, #32
 80029b2:	6193      	str	r3, [r2, #24]
 80029b4:	4b54      	ldr	r3, [pc, #336]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	f003 0320 	and.w	r3, r3, #32
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c0:	4b51      	ldr	r3, [pc, #324]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	4a50      	ldr	r2, [pc, #320]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029c6:	f043 0304 	orr.w	r3, r3, #4
 80029ca:	6193      	str	r3, [r2, #24]
 80029cc:	4b4e      	ldr	r3, [pc, #312]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	607b      	str	r3, [r7, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d8:	4b4b      	ldr	r3, [pc, #300]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	4a4a      	ldr	r2, [pc, #296]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029de:	f043 0308 	orr.w	r3, r3, #8
 80029e2:	6193      	str	r3, [r2, #24]
 80029e4:	4b48      	ldr	r3, [pc, #288]	; (8002b08 <MX_GPIO_Init+0x18c>)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0308 	and.w	r3, r3, #8
 80029ec:	603b      	str	r3, [r7, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_EX_Pin|RESET_Pin, GPIO_PIN_SET);
 80029f0:	2201      	movs	r2, #1
 80029f2:	f44f 7188 	mov.w	r1, #272	; 0x110
 80029f6:	4845      	ldr	r0, [pc, #276]	; (8002b0c <MX_GPIO_Init+0x190>)
 80029f8:	f003 faf4 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 80029fc:	2201      	movs	r2, #1
 80029fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a02:	4843      	ldr	r0, [pc, #268]	; (8002b10 <MX_GPIO_Init+0x194>)
 8002a04:	f003 faee 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SIM_SLP_GPIO_Port, SIM_SLP_Pin, GPIO_PIN_RESET);
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a0e:	4840      	ldr	r0, [pc, #256]	; (8002b10 <MX_GPIO_Init+0x194>)
 8002a10:	f003 fae8 	bl	8005fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_EX_Pin */
  GPIO_InitStruct.Pin = SPI_CS_EX_Pin;
 8002a14:	2310      	movs	r3, #16
 8002a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a20:	2302      	movs	r3, #2
 8002a22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_EX_GPIO_Port, &GPIO_InitStruct);
 8002a24:	f107 0310 	add.w	r3, r7, #16
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4838      	ldr	r0, [pc, #224]	; (8002b0c <MX_GPIO_Init+0x190>)
 8002a2c:	f003 f956 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO5_Pin DIO0_Pin SIM_ISR_Pin */
  GPIO_InitStruct.Pin = DIO5_Pin|DIO0_Pin|SIM_ISR_Pin;
 8002a30:	f44f 7385 	mov.w	r3, #266	; 0x10a
 8002a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a36:	4b37      	ldr	r3, [pc, #220]	; (8002b14 <MX_GPIO_Init+0x198>)
 8002a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3e:	f107 0310 	add.w	r3, r7, #16
 8002a42:	4619      	mov	r1, r3
 8002a44:	4832      	ldr	r0, [pc, #200]	; (8002b10 <MX_GPIO_Init+0x194>)
 8002a46:	f003 f949 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_NSS_Pin SIM_SLP_Pin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|SIM_SLP_Pin;
 8002a4a:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8002a4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a50:	2301      	movs	r3, #1
 8002a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5c:	f107 0310 	add.w	r3, r7, #16
 8002a60:	4619      	mov	r1, r3
 8002a62:	482b      	ldr	r0, [pc, #172]	; (8002b10 <MX_GPIO_Init+0x194>)
 8002a64:	f003 f93a 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8002a68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a72:	2301      	movs	r3, #1
 8002a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a76:	2302      	movs	r3, #2
 8002a78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8002a7a:	f107 0310 	add.w	r3, r7, #16
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4822      	ldr	r0, [pc, #136]	; (8002b0c <MX_GPIO_Init+0x190>)
 8002a82:	f003 f92b 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO2_Pin */
  GPIO_InitStruct.Pin = DIO2_Pin;
 8002a86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO2_GPIO_Port, &GPIO_InitStruct);
 8002a94:	f107 0310 	add.w	r3, r7, #16
 8002a98:	4619      	mov	r1, r3
 8002a9a:	481c      	ldr	r0, [pc, #112]	; (8002b0c <MX_GPIO_Init+0x190>)
 8002a9c:	f003 f91e 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : SIM_RST_Pin DIO1_Pin */
  GPIO_InitStruct.Pin = SIM_RST_Pin|DIO1_Pin;
 8002aa0:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8002aa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <MX_GPIO_Init+0x198>)
 8002aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aae:	f107 0310 	add.w	r3, r7, #16
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4815      	ldr	r0, [pc, #84]	; (8002b0c <MX_GPIO_Init+0x190>)
 8002ab6:	f003 f911 	bl	8005cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO4_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO4_Pin|DIO3_Pin;
 8002aba:	2330      	movs	r3, #48	; 0x30
 8002abc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac6:	f107 0310 	add.w	r3, r7, #16
 8002aca:	4619      	mov	r1, r3
 8002acc:	4810      	ldr	r0, [pc, #64]	; (8002b10 <MX_GPIO_Init+0x194>)
 8002ace:	f003 f905 	bl	8005cdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	2007      	movs	r0, #7
 8002ad8:	f002 fe2b 	bl	8005732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002adc:	2007      	movs	r0, #7
 8002ade:	f002 fe44 	bl	800576a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	2009      	movs	r0, #9
 8002ae8:	f002 fe23 	bl	8005732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002aec:	2009      	movs	r0, #9
 8002aee:	f002 fe3c 	bl	800576a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8002af2:	2009      	movs	r0, #9
 8002af4:	f002 fe47 	bl	8005786 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8002af8:	2007      	movs	r0, #7
 8002afa:	f002 fe44 	bl	8005786 <HAL_NVIC_DisableIRQ>


/* USER CODE END MX_GPIO_Init_2 */
}
 8002afe:	bf00      	nop
 8002b00:	3720      	adds	r7, #32
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40010800 	.word	0x40010800
 8002b10:	40010c00 	.word	0x40010c00
 8002b14:	10110000 	.word	0x10110000

08002b18 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */

// Wake up interrupt - STOP mode //
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	awake = 1;
 8002b20:	4b07      	ldr	r3, [pc, #28]	; (8002b40 <HAL_RTC_AlarmAEventCallback+0x28>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
	if (state != STATE_INIT) state = STATE_RUN;
 8002b26:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <HAL_RTC_AlarmAEventCallback+0x1c>
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8002b30:	2202      	movs	r2, #2
 8002b32:	701a      	strb	r2, [r3, #0]
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bc80      	pop	{r7}
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	20000000 	.word	0x20000000
 8002b44:	2000055c 	.word	0x2000055c

08002b48 <HAL_TIM_PeriodElapsedCallback>:
}


// TIMER Interrupt //
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	/* TIMER 2 - 10Hz (Read sensors to average their values) */
	if (htim->Instance == TIM2)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b58:	d10c      	bne.n	8002b74 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		if (measurements.ADC_read == 0)
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d108      	bne.n	8002b74 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			HAL_TIM_Base_Stop_IT(&htim2);
 8002b62:	480e      	ldr	r0, [pc, #56]	; (8002b9c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002b64:	f008 f958 	bl	800ae18 <HAL_TIM_Base_Stop_IT>
			HAL_ADC_Start_IT(&hadc1);
 8002b68:	480d      	ldr	r0, [pc, #52]	; (8002ba0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002b6a:	f002 f98d 	bl	8004e88 <HAL_ADC_Start_IT>
			measurements.ADC_read = 1;
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	701a      	strb	r2, [r3, #0]
		}
	}

	if (htim->Instance == TIM3)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a0a      	ldr	r2, [pc, #40]	; (8002ba4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d108      	bne.n	8002b90 <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		tim3_tick_msb += 0x10000; // Increment the MSB by 0x10000 each time TIM2 overflows
 8002b7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002b86:	4a08      	ldr	r2, [pc, #32]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002b88:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Start_IT(&htim3);
 8002b8a:	4808      	ldr	r0, [pc, #32]	; (8002bac <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002b8c:	f008 f8f2 	bl	800ad74 <HAL_TIM_Base_Start_IT>
	}
}
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	200001d4 	.word	0x200001d4
 8002b9c:	20000484 	.word	0x20000484
 8002ba0:	200002e8 	.word	0x200002e8
 8002ba4:	40000400 	.word	0x40000400
 8002ba8:	20000560 	.word	0x20000560
 8002bac:	200004cc 	.word	0x200004cc

08002bb0 <HAL_ADC_ConvCpltCallback>:


// ADC interrupt
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a0c      	ldr	r2, [pc, #48]	; (8002bf0 <HAL_ADC_ConvCpltCallback+0x40>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d111      	bne.n	8002be6 <HAL_ADC_ConvCpltCallback+0x36>
    {
    	measurements.ADC_values[0] = HAL_ADC_GetValue(hadc);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f002 fa4a 	bl	800505c <HAL_ADC_GetValue>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <HAL_ADC_ConvCpltCallback+0x44>)
 8002bcc:	6053      	str	r3, [r2, #4]
    	measurements.ADC_values[1] = HAL_ADC_GetValue(hadc);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f002 fa44 	bl	800505c <HAL_ADC_GetValue>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <HAL_ADC_ConvCpltCallback+0x44>)
 8002bd8:	6093      	str	r3, [r2, #8]
    	HAL_ADC_Stop_IT(&hadc1);
 8002bda:	4807      	ldr	r0, [pc, #28]	; (8002bf8 <HAL_ADC_ConvCpltCallback+0x48>)
 8002bdc:	f002 fa0a 	bl	8004ff4 <HAL_ADC_Stop_IT>
    	measurements.ADC_read_end = 1;
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <HAL_ADC_ConvCpltCallback+0x44>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	705a      	strb	r2, [r3, #1]
    }
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40012400 	.word	0x40012400
 8002bf4:	200001d4 	.word	0x200001d4
 8002bf8:	200002e8 	.word	0x200002e8
 8002bfc:	00000000 	.word	0x00000000

08002c00 <ADC_Read_Battery>:


// Read battery voltage //
float ADC_Read_Battery(uint32_t* ADC_value)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	float Vout = ((float)(*ADC_value * LDO_OUT_U)) / 4095;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fd fd0b 	bl	8000628 <__aeabi_ui2d>
 8002c12:	a311      	add	r3, pc, #68	; (adr r3, 8002c58 <ADC_Read_Battery+0x58>)
 8002c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c18:	f7fd fa9a 	bl	8000150 <__aeabi_dmul>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4610      	mov	r0, r2
 8002c22:	4619      	mov	r1, r3
 8002c24:	f7fd fd9a 	bl	800075c <__aeabi_d2f>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	490d      	ldr	r1, [pc, #52]	; (8002c60 <ADC_Read_Battery+0x60>)
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd ffa7 	bl	8000b80 <__aeabi_fdiv>
 8002c32:	4603      	mov	r3, r0
 8002c34:	60fb      	str	r3, [r7, #12]
	float voltage = ((BAT_R1 + BAT_R2) * (Vout / BAT_R2));
 8002c36:	490b      	ldr	r1, [pc, #44]	; (8002c64 <ADC_Read_Battery+0x64>)
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f7fd ffa1 	bl	8000b80 <__aeabi_fdiv>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	4909      	ldr	r1, [pc, #36]	; (8002c68 <ADC_Read_Battery+0x68>)
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fee8 	bl	8000a18 <__aeabi_fmul>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	60bb      	str	r3, [r7, #8]
	return (float) voltage;
 8002c4c:	68bb      	ldr	r3, [r7, #8]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	33333333 	.word	0x33333333
 8002c5c:	40093333 	.word	0x40093333
 8002c60:	457ff000 	.word	0x457ff000
 8002c64:	461c4000 	.word	0x461c4000
 8002c68:	469c4000 	.word	0x469c4000

08002c6c <RFM95W_Struct_Init>:


// EFM95W module //
void RFM95W_Struct_Init(rfm95_handle_t* rfm95_handle)
{
 8002c6c:	b4b0      	push	{r4, r5, r7}
 8002c6e:	b08d      	sub	sp, #52	; 0x34
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
		rfm95_handle->spi_handle = &hspi2;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a26      	ldr	r2, [pc, #152]	; (8002d10 <RFM95W_Struct_Init+0xa4>)
 8002c78:	601a      	str	r2, [r3, #0]
		rfm95_handle->nss_port = SPI2_NSS_GPIO_Port;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a25      	ldr	r2, [pc, #148]	; (8002d14 <RFM95W_Struct_Init+0xa8>)
 8002c7e:	605a      	str	r2, [r3, #4]
		rfm95_handle->nss_pin = SPI2_NSS_Pin;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c86:	811a      	strh	r2, [r3, #8]
		rfm95_handle->nrst_port = RESET_GPIO_Port;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a23      	ldr	r2, [pc, #140]	; (8002d18 <RFM95W_Struct_Init+0xac>)
 8002c8c:	60da      	str	r2, [r3, #12]
		rfm95_handle->nrst_pin = RESET_Pin;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c94:	821a      	strh	r2, [r3, #16]

		rfm95_handle->precision_tick_frequency = 32768;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c9c:	639a      	str	r2, [r3, #56]	; 0x38
		rfm95_handle->precision_tick_drift_ns_per_s = 5000;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca4:	63da      	str	r2, [r3, #60]	; 0x3c
		rfm95_handle->receive_mode = RFM95_RECEIVE_MODE_NONE;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		rfm95_handle->get_precision_tick = get_precision_tick;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a1a      	ldr	r2, [pc, #104]	; (8002d1c <RFM95W_Struct_Init+0xb0>)
 8002cb2:	645a      	str	r2, [r3, #68]	; 0x44
		//rfm95_handle->precision_sleep_until = precision_sleep_until;
		rfm95_handle->random_int = random_int;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a1a      	ldr	r2, [pc, #104]	; (8002d20 <RFM95W_Struct_Init+0xb4>)
 8002cb8:	64da      	str	r2, [r3, #76]	; 0x4c

		uint8_t address[] = DEVICE_ADDRESS;
 8002cba:	4b1a      	ldr	r3, [pc, #104]	; (8002d24 <RFM95W_Struct_Init+0xb8>)
 8002cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
		memcpy(rfm95_handle->device_address, address, sizeof(address));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3312      	adds	r3, #18
 8002cc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cc4:	601a      	str	r2, [r3, #0]

		uint8_t sKey[] = APPSKEY;
 8002cc6:	4b18      	ldr	r3, [pc, #96]	; (8002d28 <RFM95W_Struct_Init+0xbc>)
 8002cc8:	f107 041c 	add.w	r4, r7, #28
 8002ccc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(rfm95_handle->application_session_key, sKey, sizeof(sKey));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3326      	adds	r3, #38	; 0x26
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	f107 041c 	add.w	r4, r7, #28
 8002cdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cde:	6028      	str	r0, [r5, #0]
 8002ce0:	6069      	str	r1, [r5, #4]
 8002ce2:	60aa      	str	r2, [r5, #8]
 8002ce4:	60eb      	str	r3, [r5, #12]

		uint8_t nKey[] = NWKSKEY;
 8002ce6:	4b11      	ldr	r3, [pc, #68]	; (8002d2c <RFM95W_Struct_Init+0xc0>)
 8002ce8:	f107 040c 	add.w	r4, r7, #12
 8002cec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002cee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		memcpy(rfm95_handle->network_session_key, nKey, sizeof(nKey));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	3316      	adds	r3, #22
 8002cf6:	461d      	mov	r5, r3
 8002cf8:	f107 040c 	add.w	r4, r7, #12
 8002cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cfe:	6028      	str	r0, [r5, #0]
 8002d00:	6069      	str	r1, [r5, #4]
 8002d02:	60aa      	str	r2, [r5, #8]
 8002d04:	60eb      	str	r3, [r5, #12]
}
 8002d06:	bf00      	nop
 8002d08:	3734      	adds	r7, #52	; 0x34
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bcb0      	pop	{r4, r5, r7}
 8002d0e:	4770      	bx	lr
 8002d10:	2000042c 	.word	0x2000042c
 8002d14:	40010c00 	.word	0x40010c00
 8002d18:	40010800 	.word	0x40010800
 8002d1c:	08002dad 	.word	0x08002dad
 8002d20:	08002d89 	.word	0x08002d89
 8002d24:	e9780b26 	.word	0xe9780b26
 8002d28:	0800d180 	.word	0x0800d180
 8002d2c:	0800d190 	.word	0x0800d190

08002d30 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
	//__disable_irq();
    if (GPIO_Pin == DIO0_Pin) {
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d104      	bne.n	8002d4a <HAL_GPIO_EXTI_Callback+0x1a>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8002d40:	2100      	movs	r1, #0
 8002d42:	480f      	ldr	r0, [pc, #60]	; (8002d80 <HAL_GPIO_EXTI_Callback+0x50>)
 8002d44:	f001 fb95 	bl	8004472 <rfm95_on_interrupt>
 8002d48:	e013      	b.n	8002d72 <HAL_GPIO_EXTI_Callback+0x42>
    } else if (GPIO_Pin == DIO1_Pin) {
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d50:	d104      	bne.n	8002d5c <HAL_GPIO_EXTI_Callback+0x2c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 8002d52:	2101      	movs	r1, #1
 8002d54:	480a      	ldr	r0, [pc, #40]	; (8002d80 <HAL_GPIO_EXTI_Callback+0x50>)
 8002d56:	f001 fb8c 	bl	8004472 <rfm95_on_interrupt>
 8002d5a:	e00a      	b.n	8002d72 <HAL_GPIO_EXTI_Callback+0x42>
    } else if (GPIO_Pin == DIO5_Pin) {
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d104      	bne.n	8002d6c <HAL_GPIO_EXTI_Callback+0x3c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 8002d62:	2102      	movs	r1, #2
 8002d64:	4806      	ldr	r0, [pc, #24]	; (8002d80 <HAL_GPIO_EXTI_Callback+0x50>)
 8002d66:	f001 fb84 	bl	8004472 <rfm95_on_interrupt>
 8002d6a:	e002      	b.n	8002d72 <HAL_GPIO_EXTI_Callback+0x42>
    } else {
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // Clear any unexpected interrupt
 8002d6c:	4a05      	ldr	r2, [pc, #20]	; (8002d84 <HAL_GPIO_EXTI_Callback+0x54>)
 8002d6e:	88fb      	ldrh	r3, [r7, #6]
 8002d70:	6153      	str	r3, [r2, #20]
    }
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // Clear the flag
 8002d72:	4a04      	ldr	r2, [pc, #16]	; (8002d84 <HAL_GPIO_EXTI_Callback+0x54>)
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	6153      	str	r3, [r2, #20]
    //__enable_irq();
}
 8002d78:	bf00      	nop
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20000220 	.word	0x20000220
 8002d84:	40010400 	.word	0x40010400

08002d88 <random_int>:

static uint8_t random_int(uint8_t max)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)(measurements.ADC_values[0] & 0x000f); // Use ADC other means of obtaining a random number.
 8002d92:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <random_int+0x20>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	f003 030f 	and.w	r3, r3, #15
 8002d9c:	b2db      	uxtb	r3, r3
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr
 8002da8:	200001d4 	.word	0x200001d4

08002dac <get_precision_tick>:

static uint32_t get_precision_tick()
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002db2:	b672      	cpsid	i
}
 8002db4:	bf00      	nop
    __disable_irq(); // Disable interrupts to ensure atomic access to tick variables
    uint32_t precision_tick = tim3_tick_msb | __HAL_TIM_GET_COUNTER(&htim3);
 8002db6:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <get_precision_tick+0x28>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <get_precision_tick+0x2c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8002dc4:	b662      	cpsie	i
}
 8002dc6:	bf00      	nop
    __enable_irq(); // Re-enable interrupts
    return precision_tick;
 8002dc8:	687b      	ldr	r3, [r7, #4]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	200004cc 	.word	0x200004cc
 8002dd8:	20000560 	.word	0x20000560

08002ddc <ADC_Read_EHum>:

// Read humidity in ground //
uint8_t ADC_Read_EHum(uint32_t* ADC_value, float* delta)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
	uint8_t humidity = (uint8_t)round(*ADC_value - EARTH_HUM_WET_VAL) * (*delta);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	3bf0      	subs	r3, #240	; 0xf0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fd fc1b 	bl	8000628 <__aeabi_ui2d>
 8002df2:	4602      	mov	r2, r0
 8002df4:	460b      	mov	r3, r1
 8002df6:	4610      	mov	r0, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f7fd fc8f 	bl	800071c <__aeabi_d2uiz>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fdb4 	bl	8000970 <__aeabi_i2f>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4610      	mov	r0, r2
 8002e12:	f7fd fe01 	bl	8000a18 <__aeabi_fmul>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fd ff4d 	bl	8000cb8 <__aeabi_f2uiz>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	73fb      	strb	r3, [r7, #15]
	return humidity;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e30:	b672      	cpsid	i
}
 8002e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e34:	e7fe      	b.n	8002e34 <Error_Handler+0x8>

08002e36 <read_register>:
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19



static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b086      	sub	sp, #24
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	60f8      	str	r0, [r7, #12]
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	603b      	str	r3, [r7, #0]
 8002e42:	460b      	mov	r3, r1
 8002e44:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6858      	ldr	r0, [r3, #4]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	891b      	ldrh	r3, [r3, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	4619      	mov	r1, r3
 8002e52:	f003 f8c7 	bl	8005fe4 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7fu;
 8002e56:	7afb      	ldrb	r3, [r7, #11]
 8002e58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6818      	ldr	r0, [r3, #0]
 8002e64:	f107 0117 	add.w	r1, r7, #23
 8002e68:	2364      	movs	r3, #100	; 0x64
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f007 fa2e 	bl	800a2cc <HAL_SPI_Transmit>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <read_register+0x44>
		return false;
 8002e76:	2300      	movs	r3, #0
 8002e78:	e015      	b.n	8002ea6 <read_register+0x70>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	2364      	movs	r3, #100	; 0x64
 8002e84:	6879      	ldr	r1, [r7, #4]
 8002e86:	f007 fb64 	bl	800a552 <HAL_SPI_Receive>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <read_register+0x5e>
		return false;
 8002e90:	2300      	movs	r3, #0
 8002e92:	e008      	b.n	8002ea6 <read_register+0x70>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6858      	ldr	r0, [r3, #4]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	891b      	ldrh	r3, [r3, #8]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f003 f8a0 	bl	8005fe4 <HAL_GPIO_WritePin>

	return true;
 8002ea4:	2301      	movs	r3, #1

}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <write_register>:


static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b084      	sub	sp, #16
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	70fb      	strb	r3, [r7, #3]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6858      	ldr	r0, [r3, #4]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	891b      	ldrh	r3, [r3, #8]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	4619      	mov	r1, r3
 8002eca:	f003 f88b 	bl	8005fe4 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	733b      	strb	r3, [r7, #12]
 8002ed8:	78bb      	ldrb	r3, [r7, #2]
 8002eda:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	f107 010c 	add.w	r1, r7, #12
 8002ee4:	2364      	movs	r3, #100	; 0x64
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f007 f9f0 	bl	800a2cc <HAL_SPI_Transmit>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <write_register+0x48>
		return false;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e008      	b.n	8002f08 <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6858      	ldr	r0, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	891b      	ldrh	r3, [r3, #8]
 8002efe:	2201      	movs	r2, #1
 8002f00:	4619      	mov	r1, r3
 8002f02:	f003 f86f 	bl	8005fe4 <HAL_GPIO_WritePin>

	return true;
 8002f06:	2301      	movs	r3, #1
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <config_set_channel>:


static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 8002f1e:	7afb      	ldrb	r3, [r7, #11]
 8002f20:	2b0f      	cmp	r3, #15
 8002f22:	d905      	bls.n	8002f30 <config_set_channel+0x20>
 8002f24:	4b0f      	ldr	r3, [pc, #60]	; (8002f64 <config_set_channel+0x54>)
 8002f26:	4a10      	ldr	r2, [pc, #64]	; (8002f68 <config_set_channel+0x58>)
 8002f28:	2175      	movs	r1, #117	; 0x75
 8002f2a:	4810      	ldr	r0, [pc, #64]	; (8002f6c <config_set_channel+0x5c>)
 8002f2c:	f009 f956 	bl	800c1dc <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 8002f30:	7afa      	ldrb	r2, [r7, #11]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	321a      	adds	r2, #26
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002f42:	b21a      	sxth	r2, r3
 8002f44:	7afb      	ldrb	r3, [r7, #11]
 8002f46:	2101      	movs	r1, #1
 8002f48:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4c:	b21b      	sxth	r3, r3
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	b21b      	sxth	r3, r3
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
}
 8002f5a:	bf00      	nop
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	0800d1a0 	.word	0x0800d1a0
 8002f68:	0800d404 	.word	0x0800d404
 8002f6c:	0800d1b4 	.word	0x0800d1b4

08002f70 <config_load_default>:


static void config_load_default(rfm95_handle_t *handle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f64a 3267 	movw	r2, #43879	; 0xab67
 8002f7e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	handle->config.tx_frame_count = 0;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	handle->config.rx_frame_count = 0;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	handle->config.rx1_delay = 1;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	handle->config.channel_mask = 0;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
	config_set_channel(handle, 0, 868100000);
 8002fa2:	4a09      	ldr	r2, [pc, #36]	; (8002fc8 <config_load_default+0x58>)
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7ff ffb2 	bl	8002f10 <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 8002fac:	4a07      	ldr	r2, [pc, #28]	; (8002fcc <config_load_default+0x5c>)
 8002fae:	2101      	movs	r1, #1
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ffad 	bl	8002f10 <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 8002fb6:	4a06      	ldr	r2, [pc, #24]	; (8002fd0 <config_load_default+0x60>)
 8002fb8:	2102      	movs	r1, #2
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ffa8 	bl	8002f10 <config_set_channel>
}
 8002fc0:	bf00      	nop
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	33be27a0 	.word	0x33be27a0
 8002fcc:	33c134e0 	.word	0x33c134e0
 8002fd0:	33c44220 	.word	0x33c44220

08002fd4 <reset>:


static void reset(rfm95_handle_t *handle)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
	// Popravljen pin state: low -> hight, dodan interni pull-up
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET); // SET
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68d8      	ldr	r0, [r3, #12]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	8a1b      	ldrh	r3, [r3, #16]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	f002 fffc 	bl	8005fe4 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8002fec:	2001      	movs	r0, #1
 8002fee:	f001 fe33 	bl	8004c58 <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET); // RESET
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68d8      	ldr	r0, [r3, #12]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	8a1b      	ldrh	r3, [r3, #16]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f002 fff1 	bl	8005fe4 <HAL_GPIO_WritePin>
	HAL_Delay(20);//5
 8003002:	2014      	movs	r0, #20
 8003004:	f001 fe28 	bl	8004c58 <HAL_Delay>
}
 8003008:	bf00      	nop
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <configure_frequency>:


static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 8003010:	b5b0      	push	{r4, r5, r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 800301a:	6839      	ldr	r1, [r7, #0]
 800301c:	2000      	movs	r0, #0
 800301e:	460a      	mov	r2, r1
 8003020:	4603      	mov	r3, r0
 8003022:	0b55      	lsrs	r5, r2, #13
 8003024:	04d4      	lsls	r4, r2, #19
 8003026:	4a27      	ldr	r2, [pc, #156]	; (80030c4 <configure_frequency+0xb4>)
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	4620      	mov	r0, r4
 800302e:	4629      	mov	r1, r5
 8003030:	f7fd feb2 	bl	8000d98 <__aeabi_uldivmod>
 8003034:	4602      	mov	r2, r0
 8003036:	460b      	mov	r3, r1
 8003038:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 800303c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	0c02      	lsrs	r2, r0, #16
 800304a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800304e:	0c0b      	lsrs	r3, r1, #16
 8003050:	b2d3      	uxtb	r3, r2
 8003052:	461a      	mov	r2, r3
 8003054:	2106      	movs	r1, #6
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff ff29 	bl	8002eae <write_register>
 800305c:	4603      	mov	r3, r0
 800305e:	f083 0301 	eor.w	r3, r3, #1
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <configure_frequency+0x5c>
 8003068:	2300      	movs	r3, #0
 800306a:	e026      	b.n	80030ba <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 800306c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	f04f 0300 	mov.w	r3, #0
 8003078:	0a02      	lsrs	r2, r0, #8
 800307a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800307e:	0a0b      	lsrs	r3, r1, #8
 8003080:	b2d3      	uxtb	r3, r2
 8003082:	461a      	mov	r2, r3
 8003084:	2107      	movs	r1, #7
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7ff ff11 	bl	8002eae <write_register>
 800308c:	4603      	mov	r3, r0
 800308e:	f083 0301 	eor.w	r3, r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <configure_frequency+0x8c>
 8003098:	2300      	movs	r3, #0
 800309a:	e00e      	b.n	80030ba <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 800309c:	7a3b      	ldrb	r3, [r7, #8]
 800309e:	461a      	mov	r2, r3
 80030a0:	2108      	movs	r1, #8
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff ff03 	bl	8002eae <write_register>
 80030a8:	4603      	mov	r3, r0
 80030aa:	f083 0301 	eor.w	r3, r3, #1
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <configure_frequency+0xa8>
 80030b4:	2300      	movs	r3, #0
 80030b6:	e000      	b.n	80030ba <configure_frequency+0xaa>

	return true;
 80030b8:	2301      	movs	r3, #1
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bdb0      	pop	{r4, r5, r7, pc}
 80030c2:	bf00      	nop
 80030c4:	01e84800 	.word	0x01e84800

080030c8 <configure_channel>:


static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80030d8:	461a      	mov	r2, r3
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	fa42 f303 	asr.w	r3, r2, r3
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d105      	bne.n	80030f4 <configure_channel+0x2c>
 80030e8:	4b09      	ldr	r3, [pc, #36]	; (8003110 <configure_channel+0x48>)
 80030ea:	4a0a      	ldr	r2, [pc, #40]	; (8003114 <configure_channel+0x4c>)
 80030ec:	21a1      	movs	r1, #161	; 0xa1
 80030ee:	480a      	ldr	r0, [pc, #40]	; (8003118 <configure_channel+0x50>)
 80030f0:	f009 f874 	bl	800c1dc <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	321a      	adds	r2, #26
 80030fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030fe:	4619      	mov	r1, r3
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7ff ff85 	bl	8003010 <configure_frequency>
 8003106:	4603      	mov	r3, r0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	0800d1c8 	.word	0x0800d1c8
 8003114:	0800d418 	.word	0x0800d418
 8003118:	0800d1b4 	.word	0x0800d1b4

0800311c <wait_for_irq>:


static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	460b      	mov	r3, r1
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	72fb      	strb	r3, [r7, #11]
	// Works with interrupt but it needs more testing for timeout
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312e:	4798      	blx	r3
 8003130:	4601      	mov	r1, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	fb02 f303 	mul.w	r3, r2, r3
 800313c:	4a0e      	ldr	r2, [pc, #56]	; (8003178 <wait_for_irq+0x5c>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	099b      	lsrs	r3, r3, #6
 8003144:	440b      	add	r3, r1
 8003146:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 8003148:	e008      	b.n	800315c <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	4798      	blx	r3
 8003150:	4602      	mov	r2, r0
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	4293      	cmp	r3, r2
 8003156:	d801      	bhi.n	800315c <wait_for_irq+0x40>
			return false;
 8003158:	2300      	movs	r3, #0
 800315a:	e008      	b.n	800316e <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 800315c:	7afb      	ldrb	r3, [r7, #11]
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	332a      	adds	r3, #42	; 0x2a
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ee      	beq.n	800314a <wait_for_irq+0x2e>
		}
	}
	return true;
 800316c:	2301      	movs	r3, #1
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	10624dd3 	.word	0x10624dd3

0800317c <wait_for_rx_irqs>:


static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() + RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003188:	4798      	blx	r3
 800318a:	4602      	mov	r2, r0
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003190:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003194:	fb01 f303 	mul.w	r3, r1, r3
 8003198:	4912      	ldr	r1, [pc, #72]	; (80031e4 <wait_for_rx_irqs+0x68>)
 800319a:	fba1 1303 	umull	r1, r3, r1, r3
 800319e:	099b      	lsrs	r3, r3, #6
 80031a0:	4413      	add	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 80031a4:	e008      	b.n	80031b8 <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031aa:	4798      	blx	r3
 80031ac:	4602      	mov	r2, r0
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d801      	bhi.n	80031b8 <wait_for_rx_irqs+0x3c>
			return false;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e011      	b.n	80031dc <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d104      	bne.n	80031cc <wait_for_rx_irqs+0x50>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0ec      	beq.n	80031a6 <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	bf14      	ite	ne
 80031d6:	2301      	movne	r3, #1
 80031d8:	2300      	moveq	r3, #0
 80031da:	b2db      	uxtb	r3, r3
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	10624dd3 	.word	0x10624dd3

080031e8 <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 80031f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	dd03      	ble.n	8003204 <rfm95_set_power+0x1c>
 80031fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003200:	2b11      	cmp	r3, #17
 8003202:	dd09      	ble.n	8003218 <rfm95_set_power+0x30>
 8003204:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003208:	2b14      	cmp	r3, #20
 800320a:	d005      	beq.n	8003218 <rfm95_set_power+0x30>
 800320c:	4b2c      	ldr	r3, [pc, #176]	; (80032c0 <rfm95_set_power+0xd8>)
 800320e:	4a2d      	ldr	r2, [pc, #180]	; (80032c4 <rfm95_set_power+0xdc>)
 8003210:	21c3      	movs	r1, #195	; 0xc3
 8003212:	482d      	ldr	r0, [pc, #180]	; (80032c8 <rfm95_set_power+0xe0>)
 8003214:	f008 ffe2 	bl	800c1dc <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 8003218:	2300      	movs	r3, #0
 800321a:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 800321c:	2300      	movs	r3, #0
 800321e:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 8003220:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003224:	2b01      	cmp	r3, #1
 8003226:	dd18      	ble.n	800325a <rfm95_set_power+0x72>
 8003228:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800322c:	2b11      	cmp	r3, #17
 800322e:	dc14      	bgt.n	800325a <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 8003230:	7b3b      	ldrb	r3, [r7, #12]
 8003232:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003236:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8003238:	7b3b      	ldrb	r3, [r7, #12]
 800323a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800323e:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	3b02      	subs	r3, #2
 8003244:	b2db      	uxtb	r3, r3
 8003246:	f003 030f 	and.w	r3, r3, #15
 800324a:	b2da      	uxtb	r2, r3
 800324c:	7b3b      	ldrb	r3, [r7, #12]
 800324e:	f362 0303 	bfi	r3, r2, #0, #4
 8003252:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER; //0x14;
 8003254:	2384      	movs	r3, #132	; 0x84
 8003256:	73fb      	strb	r3, [r7, #15]
 8003258:	e011      	b.n	800327e <rfm95_set_power+0x96>

	} else if (power == 20) {
 800325a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800325e:	2b14      	cmp	r3, #20
 8003260:	d10d      	bne.n	800327e <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 8003262:	7b3b      	ldrb	r3, [r7, #12]
 8003264:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003268:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 800326a:	7b3b      	ldrb	r3, [r7, #12]
 800326c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003270:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 8003272:	7b3b      	ldrb	r3, [r7, #12]
 8003274:	f043 030f 	orr.w	r3, r3, #15
 8003278:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 800327a:	2387      	movs	r3, #135	; 0x87
 800327c:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 800327e:	7b3b      	ldrb	r3, [r7, #12]
 8003280:	461a      	mov	r2, r3
 8003282:	2109      	movs	r1, #9
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff fe12 	bl	8002eae <write_register>
 800328a:	4603      	mov	r3, r0
 800328c:	f083 0301 	eor.w	r3, r3, #1
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <rfm95_set_power+0xb2>
 8003296:	2300      	movs	r3, #0
 8003298:	e00e      	b.n	80032b8 <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	461a      	mov	r2, r3
 800329e:	214d      	movs	r1, #77	; 0x4d
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff fe04 	bl	8002eae <write_register>
 80032a6:	4603      	mov	r3, r0
 80032a8:	f083 0301 	eor.w	r3, r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <rfm95_set_power+0xce>
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <rfm95_set_power+0xd0>

	return true;
 80032b6:	2301      	movs	r3, #1
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	0800d1fc 	.word	0x0800d1fc
 80032c4:	0800d42c 	.word	0x0800d42c
 80032c8:	0800d1b4 	.word	0x0800d1b4

080032cc <rfm95_init>:


bool rfm95_init(rfm95_handle_t *handle)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032de:	d005      	beq.n	80032ec <rfm95_init+0x20>
 80032e0:	4b94      	ldr	r3, [pc, #592]	; (8003534 <rfm95_init+0x268>)
 80032e2:	4a95      	ldr	r2, [pc, #596]	; (8003538 <rfm95_init+0x26c>)
 80032e4:	21de      	movs	r1, #222	; 0xde
 80032e6:	4895      	ldr	r0, [pc, #596]	; (800353c <rfm95_init+0x270>)
 80032e8:	f008 ff78 	bl	800c1dc <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <rfm95_init+0x36>
 80032f6:	4b92      	ldr	r3, [pc, #584]	; (8003540 <rfm95_init+0x274>)
 80032f8:	4a8f      	ldr	r2, [pc, #572]	; (8003538 <rfm95_init+0x26c>)
 80032fa:	21df      	movs	r1, #223	; 0xdf
 80032fc:	488f      	ldr	r0, [pc, #572]	; (800353c <rfm95_init+0x270>)
 80032fe:	f008 ff6d 	bl	800c1dc <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <rfm95_init+0x4c>
 800330c:	4b8d      	ldr	r3, [pc, #564]	; (8003544 <rfm95_init+0x278>)
 800330e:	4a8a      	ldr	r2, [pc, #552]	; (8003538 <rfm95_init+0x26c>)
 8003310:	21e0      	movs	r1, #224	; 0xe0
 8003312:	488a      	ldr	r0, [pc, #552]	; (800353c <rfm95_init+0x270>)
 8003314:	f008 ff62 	bl	800c1dc <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <rfm95_init+0x62>
 8003322:	4b89      	ldr	r3, [pc, #548]	; (8003548 <rfm95_init+0x27c>)
 8003324:	4a84      	ldr	r2, [pc, #528]	; (8003538 <rfm95_init+0x26c>)
 8003326:	21e1      	movs	r1, #225	; 0xe1
 8003328:	4884      	ldr	r0, [pc, #528]	; (800353c <rfm95_init+0x270>)
 800332a:	f008 ff57 	bl	800c1dc <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <rfm95_init+0x78>
 8003338:	4b84      	ldr	r3, [pc, #528]	; (800354c <rfm95_init+0x280>)
 800333a:	4a7f      	ldr	r2, [pc, #508]	; (8003538 <rfm95_init+0x26c>)
 800333c:	21e2      	movs	r1, #226	; 0xe2
 800333e:	487f      	ldr	r0, [pc, #508]	; (800353c <rfm95_init+0x270>)
 8003340:	f008 ff4c 	bl	800c1dc <__assert_func>
	assert(handle->get_precision_tick != NULL);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003348:	2b00      	cmp	r3, #0
 800334a:	d105      	bne.n	8003358 <rfm95_init+0x8c>
 800334c:	4b80      	ldr	r3, [pc, #512]	; (8003550 <rfm95_init+0x284>)
 800334e:	4a7a      	ldr	r2, [pc, #488]	; (8003538 <rfm95_init+0x26c>)
 8003350:	21e3      	movs	r1, #227	; 0xe3
 8003352:	487a      	ldr	r0, [pc, #488]	; (800353c <rfm95_init+0x270>)
 8003354:	f008 ff42 	bl	800c1dc <__assert_func>
	assert(handle->random_int != NULL);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <rfm95_init+0xa0>
 8003360:	4b7c      	ldr	r3, [pc, #496]	; (8003554 <rfm95_init+0x288>)
 8003362:	4a75      	ldr	r2, [pc, #468]	; (8003538 <rfm95_init+0x26c>)
 8003364:	21e4      	movs	r1, #228	; 0xe4
 8003366:	4875      	ldr	r0, [pc, #468]	; (800353c <rfm95_init+0x270>)
 8003368:	f008 ff38 	bl	800c1dc <__assert_func>
	//assert(handle->precision_sleep_until != NULL); // It is not needed when data is not receided
	assert(handle->precision_tick_frequency > 10000);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	f242 7210 	movw	r2, #10000	; 0x2710
 8003374:	4293      	cmp	r3, r2
 8003376:	d805      	bhi.n	8003384 <rfm95_init+0xb8>
 8003378:	4b77      	ldr	r3, [pc, #476]	; (8003558 <rfm95_init+0x28c>)
 800337a:	4a6f      	ldr	r2, [pc, #444]	; (8003538 <rfm95_init+0x26c>)
 800337c:	21e6      	movs	r1, #230	; 0xe6
 800337e:	486f      	ldr	r0, [pc, #444]	; (800353c <rfm95_init+0x270>)
 8003380:	f008 ff2c 	bl	800c1dc <__assert_func>

	reset(handle);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff fe25 	bl	8002fd4 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	2b00      	cmp	r3, #0
 8003390:	d012      	beq.n	80033b8 <rfm95_init+0xec>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	3260      	adds	r2, #96	; 0x60
 800339a:	4610      	mov	r0, r2
 800339c:	4798      	blx	r3
 800339e:	4603      	mov	r3, r0
 80033a0:	f083 0301 	eor.w	r3, r3, #1
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <rfm95_init+0xec>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 80033b0:	f64a 3267 	movw	r2, #43879	; 0xab67
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d002      	beq.n	80033be <rfm95_init+0xf2>
		config_load_default(handle);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff fdd9 	bl	8002f70 <config_load_default>
	}

	// Check for correct version.
	uint8_t version;
	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 80033be:	f107 020f 	add.w	r2, r7, #15
 80033c2:	2301      	movs	r3, #1
 80033c4:	2142      	movs	r1, #66	; 0x42
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff fd35 	bl	8002e36 <read_register>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f083 0301 	eor.w	r3, r3, #1
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <rfm95_init+0x110>
 80033d8:	2300      	movs	r3, #0
 80033da:	e0a7      	b.n	800352c <rfm95_init+0x260>
	if (version != RFM9x_VER) return false;
 80033dc:	7bfb      	ldrb	r3, [r7, #15]
 80033de:	2b12      	cmp	r3, #18
 80033e0:	d001      	beq.n	80033e6 <rfm95_init+0x11a>
 80033e2:	2300      	movs	r3, #0
 80033e4:	e0a2      	b.n	800352c <rfm95_init+0x260>

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 80033e6:	2200      	movs	r2, #0
 80033e8:	2101      	movs	r1, #1
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7ff fd5f 	bl	8002eae <write_register>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f083 0301 	eor.w	r3, r3, #1
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <rfm95_init+0x134>
 80033fc:	2300      	movs	r3, #0
 80033fe:	e095      	b.n	800352c <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003400:	2280      	movs	r2, #128	; 0x80
 8003402:	2101      	movs	r1, #1
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff fd52 	bl	8002eae <write_register>
 800340a:	4603      	mov	r3, r0
 800340c:	f083 0301 	eor.w	r3, r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <rfm95_init+0x14e>
 8003416:	2300      	movs	r3, #0
 8003418:	e088      	b.n	800352c <rfm95_init+0x260>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz RX_DONE
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 800341a:	2240      	movs	r2, #64	; 0x40
 800341c:	2140      	movs	r1, #64	; 0x40
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff fd45 	bl	8002eae <write_register>
 8003424:	4603      	mov	r3, r0
 8003426:	f083 0301 	eor.w	r3, r3, #1
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <rfm95_init+0x168>
 8003430:	2300      	movs	r3, #0
 8003432:	e07b      	b.n	800352c <rfm95_init+0x260>

	if (handle->on_after_interrupts_configured != NULL) {
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003438:	2b00      	cmp	r3, #0
 800343a:	d002      	beq.n	8003442 <rfm95_init+0x176>
		handle->on_after_interrupts_configured();
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003440:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	// check
	if (!rfm95_set_power(handle, 17)) return false;
 8003442:	2111      	movs	r1, #17
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7ff fecf 	bl	80031e8 <rfm95_set_power>
 800344a:	4603      	mov	r3, r0
 800344c:	f083 0301 	eor.w	r3, r3, #1
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <rfm95_init+0x18e>
 8003456:	2300      	movs	r3, #0
 8003458:	e068      	b.n	800352c <rfm95_init+0x260>

	// Set LNA to the highest gain with 150% boost. - OK
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 800345a:	2223      	movs	r2, #35	; 0x23
 800345c:	210c      	movs	r1, #12
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff fd25 	bl	8002eae <write_register>
 8003464:	4603      	mov	r3, r0
 8003466:	f083 0301 	eor.w	r3, r3, #1
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <rfm95_init+0x1a8>
 8003470:	2300      	movs	r3, #0
 8003472:	e05b      	b.n	800352c <rfm95_init+0x260>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	// MSB: 0x25, LSB:  0x26
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8003474:	2200      	movs	r2, #0
 8003476:	2120      	movs	r1, #32
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff fd18 	bl	8002eae <write_register>
 800347e:	4603      	mov	r3, r0
 8003480:	f083 0301 	eor.w	r3, r3, #1
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <rfm95_init+0x1c2>
 800348a:	2300      	movs	r3, #0
 800348c:	e04e      	b.n	800352c <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 800348e:	2208      	movs	r2, #8
 8003490:	2121      	movs	r1, #33	; 0x21
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff fd0b 	bl	8002eae <write_register>
 8003498:	4603      	mov	r3, r0
 800349a:	f083 0301 	eor.w	r3, r3, #1
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <rfm95_init+0x1dc>
 80034a4:	2300      	movs	r3, #0
 80034a6:	e041      	b.n	800352c <rfm95_init+0x260>

	// Set TTN sync word 0x34.
	// check - RegSyncConfig: 0x27
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 80034a8:	2234      	movs	r2, #52	; 0x34
 80034aa:	2139      	movs	r1, #57	; 0x39
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff fcfe 	bl	8002eae <write_register>
 80034b2:	4603      	mov	r3, r0
 80034b4:	f083 0301 	eor.w	r3, r3, #1
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <rfm95_init+0x1f6>
 80034be:	2300      	movs	r3, #0
 80034c0:	e034      	b.n	800352c <rfm95_init+0x260>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 80034c2:	2280      	movs	r2, #128	; 0x80
 80034c4:	210e      	movs	r1, #14
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f7ff fcf1 	bl	8002eae <write_register>
 80034cc:	4603      	mov	r3, r0
 80034ce:	f083 0301 	eor.w	r3, r3, #1
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <rfm95_init+0x210>
 80034d8:	2300      	movs	r3, #0
 80034da:	e027      	b.n	800352c <rfm95_init+0x260>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 80034dc:	2200      	movs	r2, #0
 80034de:	210f      	movs	r1, #15
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff fce4 	bl	8002eae <write_register>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f083 0301 	eor.w	r3, r3, #1
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <rfm95_init+0x22a>
 80034f2:	2300      	movs	r3, #0
 80034f4:	e01a      	b.n	800352c <rfm95_init+0x260>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 80034f6:	2240      	movs	r2, #64	; 0x40
 80034f8:	2123      	movs	r1, #35	; 0x23
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff fcd7 	bl	8002eae <write_register>
 8003500:	4603      	mov	r3, r0
 8003502:	f083 0301 	eor.w	r3, r3, #1
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <rfm95_init+0x244>
 800350c:	2300      	movs	r3, #0
 800350e:	e00d      	b.n	800352c <rfm95_init+0x260>

	// Let module sleep after initialisation. - OK
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003510:	2280      	movs	r2, #128	; 0x80
 8003512:	2101      	movs	r1, #1
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7ff fcca 	bl	8002eae <write_register>
 800351a:	4603      	mov	r3, r0
 800351c:	f083 0301 	eor.w	r3, r3, #1
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <rfm95_init+0x25e>
 8003526:	2300      	movs	r3, #0
 8003528:	e000      	b.n	800352c <rfm95_init+0x260>

	return true;
 800352a:	2301      	movs	r3, #1
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	0800d228 	.word	0x0800d228
 8003538:	0800d43c 	.word	0x0800d43c
 800353c:	0800d1b4 	.word	0x0800d1b4
 8003540:	0800d25c 	.word	0x0800d25c
 8003544:	0800d298 	.word	0x0800d298
 8003548:	0800d2d0 	.word	0x0800d2d0
 800354c:	0800d30c 	.word	0x0800d30c
 8003550:	0800d344 	.word	0x0800d344
 8003554:	0800d368 	.word	0x0800d368
 8003558:	0800d384 	.word	0x0800d384

0800355c <process_mac_commands>:
	return true;
}


static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload, size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length, int8_t snr)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08a      	sub	sp, #40	; 0x28
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t answer_index = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	while (index < frame_payload_length) {
 8003576:	bf00      	nop
 8003578:	e19b      	b.n	80038b2 <process_mac_commands+0x356>
		switch (frame_payload[index++])
 800357a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800357e:	1c5a      	adds	r2, r3, #1
 8003580:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8003584:	461a      	mov	r2, r3
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	4413      	add	r3, r2
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	3b01      	subs	r3, #1
 800358e:	2b0c      	cmp	r3, #12
 8003590:	f200 818f 	bhi.w	80038b2 <process_mac_commands+0x356>
 8003594:	a201      	add	r2, pc, #4	; (adr r2, 800359c <process_mac_commands+0x40>)
 8003596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359a:	bf00      	nop
 800359c:	080035d1 	.word	0x080035d1
 80035a0:	080035eb 	.word	0x080035eb
 80035a4:	08003609 	.word	0x08003609
 80035a8:	08003627 	.word	0x08003627
 80035ac:	08003641 	.word	0x08003641
 80035b0:	08003689 	.word	0x08003689
 80035b4:	080036f3 	.word	0x080036f3
 80035b8:	08003815 	.word	0x08003815
 80035bc:	08003875 	.word	0x08003875
 80035c0:	08003883 	.word	0x08003883
 80035c4:	08003895 	.word	0x08003895
 80035c8:	080038a3 	.word	0x080038a3
 80035cc:	080038b1 	.word	0x080038b1
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 80035d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d801      	bhi.n	80035de <process_mac_commands+0x82>
 80035da:	2300      	movs	r3, #0
 80035dc:	e174      	b.n	80038c8 <process_mac_commands+0x36c>

				index += 1;
 80035de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035e2:	3301      	adds	r3, #1
 80035e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 80035e8:	e163      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 80035ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035ee:	3301      	adds	r3, #1
 80035f0:	461a      	mov	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d801      	bhi.n	80035fc <process_mac_commands+0xa0>
 80035f8:	2300      	movs	r3, #0
 80035fa:	e165      	b.n	80038c8 <process_mac_commands+0x36c>

				index += 2;
 80035fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003600:	3302      	adds	r3, #2
 8003602:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8003606:	e154      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 8003608:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800360c:	3303      	adds	r3, #3
 800360e:	461a      	mov	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4293      	cmp	r3, r2
 8003614:	d801      	bhi.n	800361a <process_mac_commands+0xbe>
 8003616:	2300      	movs	r3, #0
 8003618:	e156      	b.n	80038c8 <process_mac_commands+0x36c>

				index += 4;
 800361a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800361e:	3304      	adds	r3, #4
 8003620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8003624:	e145      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 8003626:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	429a      	cmp	r2, r3
 800362e:	d801      	bhi.n	8003634 <process_mac_commands+0xd8>
 8003630:	2300      	movs	r3, #0
 8003632:	e149      	b.n	80038c8 <process_mac_commands+0x36c>

				index += 1;
 8003634:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003638:	3301      	adds	r3, #1
 800363a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 800363e:	e138      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8003640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003644:	3304      	adds	r3, #4
 8003646:	461a      	mov	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4293      	cmp	r3, r2
 800364c:	d801      	bhi.n	8003652 <process_mac_commands+0xf6>
 800364e:	2300      	movs	r3, #0
 8003650:	e13a      	b.n	80038c8 <process_mac_commands+0x36c>
				if ((answer_index + 2) >= 51) return false;
 8003652:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003656:	2b30      	cmp	r3, #48	; 0x30
 8003658:	d901      	bls.n	800365e <process_mac_commands+0x102>
 800365a:	2300      	movs	r3, #0
 800365c:	e134      	b.n	80038c8 <process_mac_commands+0x36c>
				//uint8_t frequency_lsb = frame_payload[index++];
				//uint8_t frequency_msb = frame_payload[index++];
				//uint8_t frequency_hsb = frame_payload[index++];
				//uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;

				answer_buffer[answer_index++] = 0x05;
 800365e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003662:	1c5a      	adds	r2, r3, #1
 8003664:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8003668:	461a      	mov	r2, r3
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	4413      	add	r3, r2
 800366e:	2205      	movs	r2, #5
 8003670:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 8003672:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 800367c:	461a      	mov	r2, r3
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	4413      	add	r3, r2
 8003682:	2207      	movs	r2, #7
 8003684:	701a      	strb	r2, [r3, #0]
				break;
 8003686:	e114      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 8003688:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800368c:	2b2f      	cmp	r3, #47	; 0x2f
 800368e:	d901      	bls.n	8003694 <process_mac_commands+0x138>
 8003690:	2300      	movs	r3, #0
 8003692:	e119      	b.n	80038c8 <process_mac_commands+0x36c>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 8003694:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003698:	f003 031f 	and.w	r3, r3, #31
 800369c:	763b      	strb	r3, [r7, #24]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d004      	beq.n	80036b0 <process_mac_commands+0x154>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036aa:	4798      	blx	r3
 80036ac:	4603      	mov	r3, r0
 80036ae:	e000      	b.n	80036b2 <process_mac_commands+0x156>
 80036b0:	23ff      	movs	r3, #255	; 0xff
 80036b2:	75fb      	strb	r3, [r7, #23]

				answer_buffer[answer_index++] = 0x06;
 80036b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80036be:	461a      	mov	r2, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	4413      	add	r3, r2
 80036c4:	2206      	movs	r2, #6
 80036c6:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 80036c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80036d2:	461a      	mov	r2, r3
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4413      	add	r3, r2
 80036d8:	7dfa      	ldrb	r2, [r7, #23]
 80036da:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 80036dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80036e6:	461a      	mov	r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	4413      	add	r3, r2
 80036ec:	7e3a      	ldrb	r2, [r7, #24]
 80036ee:	701a      	strb	r2, [r3, #0]
				break;
 80036f0:	e0df      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 80036f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036f6:	3304      	adds	r3, #4
 80036f8:	461a      	mov	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d801      	bhi.n	8003704 <process_mac_commands+0x1a8>
 8003700:	2300      	movs	r3, #0
 8003702:	e0e1      	b.n	80038c8 <process_mac_commands+0x36c>
				if ((answer_index + 2) >= 51) return false;
 8003704:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003708:	2b30      	cmp	r3, #48	; 0x30
 800370a:	d901      	bls.n	8003710 <process_mac_commands+0x1b4>
 800370c:	2300      	movs	r3, #0
 800370e:	e0db      	b.n	80038c8 <process_mac_commands+0x36c>

				uint8_t channel_index = frame_payload[index++];
 8003710:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800371a:	461a      	mov	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4413      	add	r3, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				uint8_t frequency_lsb = frame_payload[index++];
 8003726:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8003730:	461a      	mov	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	4413      	add	r3, r2
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
				uint8_t frequency_msb = frame_payload[index++];
 800373c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003740:	1c5a      	adds	r2, r3, #1
 8003742:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8003746:	461a      	mov	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4413      	add	r3, r2
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				uint8_t frequency_hsb = frame_payload[index++];
 8003752:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800375c:	461a      	mov	r2, r3
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	4413      	add	r3, r2
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
				uint8_t min_max_dr = frame_payload[index++];
 8003768:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8003772:	461a      	mov	r2, r3
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4413      	add	r3, r2
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 800377e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003782:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003786:	021b      	lsls	r3, r3, #8
 8003788:	431a      	orrs	r2, r3
 800378a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800378e:	041b      	lsls	r3, r3, #16
 8003790:	4313      	orrs	r3, r2
 8003792:	2264      	movs	r2, #100	; 0x64
 8003794:	fb02 f303 	mul.w	r3, r2, r3
 8003798:	61fb      	str	r3, [r7, #28]
				uint8_t min_dr = min_max_dr & 0x0f;
 800379a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	76fb      	strb	r3, [r7, #27]
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 80037a4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	76bb      	strb	r3, [r7, #26]

				if (channel_index >= 3) {
 80037ac:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d906      	bls.n	80037c2 <process_mac_commands+0x266>
					config_set_channel(handle, channel_index, frequency);
 80037b4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80037b8:	69fa      	ldr	r2, [r7, #28]
 80037ba:	4619      	mov	r1, r3
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f7ff fba7 	bl	8002f10 <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 80037c2:	7efb      	ldrb	r3, [r7, #27]
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d902      	bls.n	80037ce <process_mac_commands+0x272>
 80037c8:	7ebb      	ldrb	r3, [r7, #26]
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d901      	bls.n	80037d2 <process_mac_commands+0x276>
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <process_mac_commands+0x278>
 80037d2:	2300      	movs	r3, #0
 80037d4:	767b      	strb	r3, [r7, #25]
 80037d6:	7e7b      	ldrb	r3, [r7, #25]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	767b      	strb	r3, [r7, #25]

				answer_buffer[answer_index++] = 0x07;
 80037de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80037e8:	461a      	mov	r2, r3
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	4413      	add	r3, r2
 80037ee:	2207      	movs	r2, #7
 80037f0:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 80037f2:	7e7b      	ldrb	r3, [r7, #25]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	b25b      	sxtb	r3, r3
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	b25a      	sxtb	r2, r3
 80037fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003802:	1c59      	adds	r1, r3, #1
 8003804:	f887 1026 	strb.w	r1, [r7, #38]	; 0x26
 8003808:	4619      	mov	r1, r3
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	440b      	add	r3, r1
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]
				break;
 8003812:	e04e      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 8003814:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	429a      	cmp	r2, r3
 800381c:	d801      	bhi.n	8003822 <process_mac_commands+0x2c6>
 800381e:	2300      	movs	r3, #0
 8003820:	e052      	b.n	80038c8 <process_mac_commands+0x36c>
				if ((answer_index + 2) >= 51) return false;
 8003822:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003826:	2b30      	cmp	r3, #48	; 0x30
 8003828:	d901      	bls.n	800382e <process_mac_commands+0x2d2>
 800382a:	2300      	movs	r3, #0
 800382c:	e04c      	b.n	80038c8 <process_mac_commands+0x36c>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 800382e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8003838:	461a      	mov	r2, r3
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	4413      	add	r3, r2
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	b2da      	uxtb	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
				if (handle->config.rx1_delay == 0) {
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8003852:	2b00      	cmp	r3, #0
 8003854:	d103      	bne.n	800385e <process_mac_commands+0x302>
					handle->config.rx1_delay = 1;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 800385e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8003868:	461a      	mov	r2, r3
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	4413      	add	r3, r2
 800386e:	2208      	movs	r2, #8
 8003870:	701a      	strb	r2, [r3, #0]
				break;
 8003872:	e01e      	b.n	80038b2 <process_mac_commands+0x356>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8003874:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	429a      	cmp	r2, r3
 800387c:	d819      	bhi.n	80038b2 <process_mac_commands+0x356>
 800387e:	2300      	movs	r3, #0
 8003880:	e022      	b.n	80038c8 <process_mac_commands+0x36c>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8003882:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003886:	3304      	adds	r3, #4
 8003888:	461a      	mov	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4293      	cmp	r3, r2
 800388e:	d810      	bhi.n	80038b2 <process_mac_commands+0x356>
 8003890:	2300      	movs	r3, #0
 8003892:	e019      	b.n	80038c8 <process_mac_commands+0x36c>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 8003894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	429a      	cmp	r2, r3
 800389c:	d809      	bhi.n	80038b2 <process_mac_commands+0x356>
 800389e:	2300      	movs	r3, #0
 80038a0:	e012      	b.n	80038c8 <process_mac_commands+0x36c>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 80038a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d802      	bhi.n	80038b2 <process_mac_commands+0x356>
 80038ac:	2300      	movs	r3, #0
 80038ae:	e00b      	b.n	80038c8 <process_mac_commands+0x36c>

				break;
			}
			case 0x0d: // DeviceTimeReq
			{
				break;
 80038b0:	bf00      	nop
	while (index < frame_payload_length) {
 80038b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	f63f ae5e 	bhi.w	800357a <process_mac_commands+0x1e>
			}
		}
	}

	*answer_buffer_length = answer_index;
 80038be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80038c4:	701a      	strb	r2, [r3, #0]
	return true;
 80038c6:	2301      	movs	r3, #1
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3728      	adds	r7, #40	; 0x28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <receive_at_scheduled_time>:


static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038e2:	492b      	ldr	r1, [pc, #172]	; (8003990 <receive_at_scheduled_time+0xc0>)
 80038e4:	fba1 1202 	umull	r1, r2, r1, r2
 80038e8:	0992      	lsrs	r2, r2, #6
 80038ea:	6839      	ldr	r1, [r7, #0]
 80038ec:	1a8a      	subs	r2, r1, r2
 80038ee:	4610      	mov	r0, r2
 80038f0:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 80038f2:	2200      	movs	r2, #0
 80038f4:	2140      	movs	r1, #64	; 0x40
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff fad9 	bl	8002eae <write_register>
 80038fc:	4603      	mov	r3, r0
 80038fe:	f083 0301 	eor.w	r3, r3, #1
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <receive_at_scheduled_time+0x3c>
 8003908:	2300      	movs	r3, #0
 800390a:	e03c      	b.n	8003986 <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 800390c:	22ff      	movs	r2, #255	; 0xff
 800390e:	2112      	movs	r1, #18
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff facc 	bl	8002eae <write_register>
 8003916:	4603      	mov	r3, r0
 8003918:	f083 0301 	eor.w	r3, r3, #1
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <receive_at_scheduled_time+0x56>
 8003922:	2300      	movs	r3, #0
 8003924:	e02f      	b.n	8003986 <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 800393e:	2281      	movs	r2, #129	; 0x81
 8003940:	2101      	movs	r1, #1
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff fab3 	bl	8002eae <write_register>
 8003948:	4603      	mov	r3, r0
 800394a:	f083 0301 	eor.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <receive_at_scheduled_time+0x88>
 8003954:	2300      	movs	r3, #0
 8003956:	e016      	b.n	8003986 <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8003958:	22c8      	movs	r2, #200	; 0xc8
 800395a:	2102      	movs	r1, #2
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff fbdd 	bl	800311c <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003966:	6838      	ldr	r0, [r7, #0]
 8003968:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 800396a:	2286      	movs	r2, #134	; 0x86
 800396c:	2101      	movs	r1, #1
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7ff fa9d 	bl	8002eae <write_register>
 8003974:	4603      	mov	r3, r0
 8003976:	f083 0301 	eor.w	r3, r3, #1
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <receive_at_scheduled_time+0xb4>
 8003980:	2300      	movs	r3, #0
 8003982:	e000      	b.n	8003986 <receive_at_scheduled_time+0xb6>

	return true;
 8003984:	2301      	movs	r3, #1
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	10624dd3 	.word	0x10624dd3

08003994 <calculate_rx_timings>:


static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks, uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 8003994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003998:	b08a      	sub	sp, #40	; 0x28
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	603b      	str	r3, [r7, #0]
 80039a2:	4613      	mov	r3, r2
 80039a4:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 80039a6:	79fb      	ldrb	r3, [r7, #7]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	2202      	movs	r2, #2
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	4a29      	ldr	r2, [pc, #164]	; (8003a58 <calculate_rx_timings+0xc4>)
 80039b2:	fb02 f303 	mul.w	r3, r2, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80039be:	627b      	str	r3, [r7, #36]	; 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 80039d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	4413      	add	r3, r2
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	009a      	lsls	r2, r3, #2
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	0fd9      	lsrs	r1, r3, #31
 80039e2:	440b      	add	r3, r1
 80039e4:	105b      	asrs	r3, r3, #1
 80039e6:	425b      	negs	r3, r3
 80039e8:	4413      	add	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	17da      	asrs	r2, r3, #31
 80039f0:	469a      	mov	sl, r3
 80039f2:	4693      	mov	fp, r2
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f8:	2200      	movs	r2, #0
 80039fa:	4698      	mov	r8, r3
 80039fc:	4691      	mov	r9, r2
 80039fe:	fb08 f20b 	mul.w	r2, r8, fp
 8003a02:	fb0a f309 	mul.w	r3, sl, r9
 8003a06:	4413      	add	r3, r2
 8003a08:	fbaa 4508 	umull	r4, r5, sl, r8
 8003a0c:	442b      	add	r3, r5
 8003a0e:	461d      	mov	r5, r3
 8003a10:	4a11      	ldr	r2, [pc, #68]	; (8003a58 <calculate_rx_timings+0xc4>)
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	4620      	mov	r0, r4
 8003a18:	4629      	mov	r1, r5
 8003a1a:	f7fd f96d 	bl	8000cf8 <__aeabi_ldivmod>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4613      	mov	r3, r2
 8003a24:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8003a30:	fb03 f202 	mul.w	r2, r3, r2
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	4413      	add	r3, r2
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	441a      	add	r2, r3
 8003a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a3e:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 8003a40:	69fa      	ldr	r2, [r7, #28]
 8003a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a44:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a48:	461a      	mov	r2, r3
 8003a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a4c:	601a      	str	r2, [r3, #0]
}
 8003a4e:	bf00      	nop
 8003a50:	3728      	adds	r7, #40	; 0x28
 8003a52:	46bd      	mov	sp, r7
 8003a54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a58:	000f4240 	.word	0x000f4240

08003a5c <receive_package>:


static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len, int8_t *snr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08c      	sub	sp, #48	; 0x30
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
 8003a68:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8003a70:	f107 0320 	add.w	r3, r7, #32
 8003a74:	9301      	str	r3, [sp, #4]
 8003a76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2207      	movs	r2, #7
 8003a80:	49ab      	ldr	r1, [pc, #684]	; (8003d30 <receive_package+0x2d4>)
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f7ff ff86 	bl	8003994 <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8e:	d306      	bcc.n	8003a9e <receive_package+0x42>
 8003a90:	4ba8      	ldr	r3, [pc, #672]	; (8003d34 <receive_package+0x2d8>)
 8003a92:	4aa9      	ldr	r2, [pc, #676]	; (8003d38 <receive_package+0x2dc>)
 8003a94:	f240 11df 	movw	r1, #479	; 0x1df
 8003a98:	48a8      	ldr	r0, [pc, #672]	; (8003d3c <receive_package+0x2e0>)
 8003a9a:	f008 fb9f 	bl	800c1dc <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8003a9e:	2272      	movs	r2, #114	; 0x72
 8003aa0:	211d      	movs	r1, #29
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f7ff fa03 	bl	8002eae <write_register>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	f083 0301 	eor.w	r3, r3, #1
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <receive_package+0x5c>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e136      	b.n	8003d26 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	0a1b      	lsrs	r3, r3, #8
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f043 0374 	orr.w	r3, r3, #116	; 0x74
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	461a      	mov	r2, r3
 8003acc:	211e      	movs	r1, #30
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f7ff f9ed 	bl	8002eae <write_register>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f083 0301 	eor.w	r3, r3, #1
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <receive_package+0x88>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e120      	b.n	8003d26 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8003ae4:	2204      	movs	r2, #4
 8003ae6:	2126      	movs	r1, #38	; 0x26
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff f9e0 	bl	8002eae <write_register>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f083 0301 	eor.w	r3, r3, #1
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <receive_package+0xa2>
 8003afa:	2300      	movs	r3, #0
 8003afc:	e113      	b.n	8003d26 <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	211f      	movs	r1, #31
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f7ff f9d1 	bl	8002eae <write_register>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f083 0301 	eor.w	r3, r3, #1
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <receive_package+0xc0>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e104      	b.n	8003d26 <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 8003b1c:	2267      	movs	r2, #103	; 0x67
 8003b1e:	2133      	movs	r1, #51	; 0x33
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff f9c4 	bl	8002eae <write_register>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f083 0301 	eor.w	r3, r3, #1
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <receive_package+0xda>
 8003b32:	2300      	movs	r3, #0
 8003b34:	e0f7      	b.n	8003d26 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 8003b36:	2219      	movs	r2, #25
 8003b38:	213b      	movs	r1, #59	; 0x3b
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f7ff f9b7 	bl	8002eae <write_register>
 8003b40:	4603      	mov	r3, r0
 8003b42:	f083 0301 	eor.w	r3, r3, #1
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <receive_package+0xf4>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	e0ea      	b.n	8003d26 <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8003b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b52:	4619      	mov	r1, r3
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f7ff febb 	bl	80038d0 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f7ff fb0e 	bl	800317c <wait_for_rx_irqs>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f083 0301 	eor.w	r3, r3, #1
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d07a      	beq.n	8003c62 <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003b6c:	2280      	movs	r2, #128	; 0x80
 8003b6e:	2101      	movs	r1, #1
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f7ff f99c 	bl	8002eae <write_register>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f083 0301 	eor.w	r3, r3, #1
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <receive_package+0x12a>
 8003b82:	2300      	movs	r3, #0
 8003b84:	e0cf      	b.n	8003d26 <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d166      	bne.n	8003c5e <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8003b90:	f107 0314 	add.w	r3, r7, #20
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	f107 0318 	add.w	r3, r7, #24
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	220c      	movs	r2, #12
 8003ba0:	4963      	ldr	r1, [pc, #396]	; (8003d30 <receive_package+0x2d4>)
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f7ff fef6 	bl	8003994 <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 8003ba8:	4965      	ldr	r1, [pc, #404]	; (8003d40 <receive_package+0x2e4>)
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f7ff fa30 	bl	8003010 <configure_frequency>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	f083 0301 	eor.w	r3, r3, #1
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <receive_package+0x164>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e0b2      	b.n	8003d26 <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8003bc0:	22c2      	movs	r2, #194	; 0xc2
 8003bc2:	211d      	movs	r1, #29
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f7ff f972 	bl	8002eae <write_register>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	f083 0301 	eor.w	r3, r3, #1
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <receive_package+0x17e>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e0a5      	b.n	8003d26 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	0a1b      	lsrs	r3, r3, #8
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f003 0303 	and.w	r3, r3, #3
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	f043 0374 	orr.w	r3, r3, #116	; 0x74
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	461a      	mov	r2, r3
 8003bee:	211e      	movs	r1, #30
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f7ff f95c 	bl	8002eae <write_register>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	f083 0301 	eor.w	r3, r3, #1
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <receive_package+0x1aa>
 8003c02:	2300      	movs	r3, #0
 8003c04:	e08f      	b.n	8003d26 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8003c06:	2204      	movs	r2, #4
 8003c08:	2126      	movs	r1, #38	; 0x26
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f7ff f94f 	bl	8002eae <write_register>
 8003c10:	4603      	mov	r3, r0
 8003c12:	f083 0301 	eor.w	r3, r3, #1
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <receive_package+0x1c4>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	e082      	b.n	8003d26 <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	461a      	mov	r2, r3
 8003c26:	211f      	movs	r1, #31
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f7ff f940 	bl	8002eae <write_register>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	f083 0301 	eor.w	r3, r3, #1
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <receive_package+0x1e2>
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	e073      	b.n	8003d26 <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	4619      	mov	r1, r3
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f7ff fe44 	bl	80038d0 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f7ff fa97 	bl	800317c <wait_for_rx_irqs>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	f083 0301 	eor.w	r3, r3, #1
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e063      	b.n	8003d26 <receive_package+0x2ca>
			}
		}

		return true;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e061      	b.n	8003d26 <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 8003c62:	f107 021f 	add.w	r2, r7, #31
 8003c66:	2301      	movs	r3, #1
 8003c68:	2112      	movs	r1, #18
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f7ff f8e3 	bl	8002e36 <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8003c70:	7ffb      	ldrb	r3, [r7, #31]
 8003c72:	f003 0320 	and.w	r3, r3, #32
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <receive_package+0x222>
		return true;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e053      	b.n	8003d26 <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 8003c7e:	f107 021e 	add.w	r2, r7, #30
 8003c82:	2301      	movs	r3, #1
 8003c84:	2119      	movs	r1, #25
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f7ff f8d5 	bl	8002e36 <read_register>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	f083 0301 	eor.w	r3, r3, #1
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <receive_package+0x240>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e044      	b.n	8003d26 <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 8003c9c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	da00      	bge.n	8003ca6 <receive_package+0x24a>
 8003ca4:	3303      	adds	r3, #3
 8003ca6:	109b      	asrs	r3, r3, #2
 8003ca8:	b25a      	sxtb	r2, r3
 8003caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cac:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 8003cae:	f107 021d 	add.w	r2, r7, #29
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	2113      	movs	r1, #19
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f7ff f8bd 	bl	8002e36 <read_register>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f083 0301 	eor.w	r3, r3, #1
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <receive_package+0x270>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	e02c      	b.n	8003d26 <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 8003ccc:	2200      	movs	r2, #0
 8003cce:	210d      	movs	r1, #13
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f7ff f8ec 	bl	8002eae <write_register>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f083 0301 	eor.w	r3, r3, #1
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <receive_package+0x28a>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e01f      	b.n	8003d26 <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 8003ce6:	7f7b      	ldrb	r3, [r7, #29]
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	2100      	movs	r1, #0
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f7ff f8a2 	bl	8002e36 <read_register>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	f083 0301 	eor.w	r3, r3, #1
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <receive_package+0x2a6>
 8003cfe:	2300      	movs	r3, #0
 8003d00:	e011      	b.n	8003d26 <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003d02:	2280      	movs	r2, #128	; 0x80
 8003d04:	2101      	movs	r1, #1
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f7ff f8d1 	bl	8002eae <write_register>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	f083 0301 	eor.w	r3, r3, #1
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <receive_package+0x2c0>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	e004      	b.n	8003d26 <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 8003d1c:	7f7b      	ldrb	r3, [r7, #29]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	601a      	str	r2, [r3, #0]
	return true;
 8003d24:	2301      	movs	r3, #1
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3728      	adds	r7, #40	; 0x28
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	0001e848 	.word	0x0001e848
 8003d34:	0800d3b0 	.word	0x0800d3b0
 8003d38:	0800d448 	.word	0x0800d448
 8003d3c:	0800d1b4 	.word	0x0800d1b4
 8003d40:	33d3e608 	.word	0x33d3e608

08003d44 <send_package>:


static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel, uint32_t *tx_ticks)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 8003d52:	78fb      	ldrb	r3, [r7, #3]
 8003d54:	4619      	mov	r1, r3
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f7ff f9b6 	bl	80030c8 <configure_channel>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	f083 0301 	eor.w	r3, r3, #1
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <send_package+0x28>
 8003d68:	2300      	movs	r3, #0
 8003d6a:	e0d9      	b.n	8003f20 <send_package+0x1dc>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8003d6c:	2272      	movs	r2, #114	; 0x72
 8003d6e:	211d      	movs	r1, #29
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f7ff f89c 	bl	8002eae <write_register>
 8003d76:	4603      	mov	r3, r0
 8003d78:	f083 0301 	eor.w	r3, r3, #1
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <send_package+0x42>
 8003d82:	2300      	movs	r3, #0
 8003d84:	e0cc      	b.n	8003f20 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 8003d86:	2274      	movs	r2, #116	; 0x74
 8003d88:	211e      	movs	r1, #30
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7ff f88f 	bl	8002eae <write_register>
 8003d90:	4603      	mov	r3, r0
 8003d92:	f083 0301 	eor.w	r3, r3, #1
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <send_package+0x5c>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	e0bf      	b.n	8003f20 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8003da0:	2204      	movs	r2, #4
 8003da2:	2126      	movs	r1, #38	; 0x26
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7ff f882 	bl	8002eae <write_register>
 8003daa:	4603      	mov	r3, r0
 8003dac:	f083 0301 	eor.w	r3, r3, #1
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <send_package+0x76>
 8003db6:	2300      	movs	r3, #0
 8003db8:	e0b2      	b.n	8003f20 <send_package+0x1dc>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 8003dba:	2227      	movs	r2, #39	; 0x27
 8003dbc:	2133      	movs	r1, #51	; 0x33
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff f875 	bl	8002eae <write_register>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f083 0301 	eor.w	r3, r3, #1
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <send_package+0x90>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e0a5      	b.n	8003f20 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 8003dd4:	221d      	movs	r2, #29
 8003dd6:	213b      	movs	r1, #59	; 0x3b
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f7ff f868 	bl	8002eae <write_register>
 8003dde:	4603      	mov	r3, r0
 8003de0:	f083 0301 	eor.w	r3, r3, #1
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <send_package+0xaa>
 8003dea:	2300      	movs	r3, #0
 8003dec:	e098      	b.n	8003f20 <send_package+0x1dc>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	2122      	movs	r1, #34	; 0x22
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f7ff f859 	bl	8002eae <write_register>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	f083 0301 	eor.w	r3, r3, #1
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <send_package+0xc8>
 8003e08:	2300      	movs	r3, #0
 8003e0a:	e089      	b.n	8003f20 <send_package+0x1dc>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 8003e0c:	2240      	movs	r2, #64	; 0x40
 8003e0e:	2140      	movs	r1, #64	; 0x40
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f7ff f84c 	bl	8002eae <write_register>
 8003e16:	4603      	mov	r3, r0
 8003e18:	f083 0301 	eor.w	r3, r3, #1
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <send_package+0xe2>
 8003e22:	2300      	movs	r3, #0
 8003e24:	e07c      	b.n	8003f20 <send_package+0x1dc>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 8003e26:	22ff      	movs	r2, #255	; 0xff
 8003e28:	2112      	movs	r1, #18
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f7ff f83f 	bl	8002eae <write_register>
 8003e30:	4603      	mov	r3, r0
 8003e32:	f083 0301 	eor.w	r3, r3, #1
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <send_package+0xfc>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	e06f      	b.n	8003f20 <send_package+0x1dc>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8003e50:	2281      	movs	r2, #129	; 0x81
 8003e52:	2101      	movs	r1, #1
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f7ff f82a 	bl	8002eae <write_register>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f083 0301 	eor.w	r3, r3, #1
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <send_package+0x126>
 8003e66:	2300      	movs	r3, #0
 8003e68:	e05a      	b.n	8003f20 <send_package+0x1dc>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8003e6a:	22c8      	movs	r2, #200	; 0xc8
 8003e6c:	2102      	movs	r1, #2
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f7ff f954 	bl	800311c <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 8003e74:	2280      	movs	r2, #128	; 0x80
 8003e76:	210d      	movs	r1, #13
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f7ff f818 	bl	8002eae <write_register>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f083 0301 	eor.w	r3, r3, #1
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <send_package+0x14a>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	e048      	b.n	8003f20 <send_package+0x1dc>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e00b      	b.n	8003eac <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	4413      	add	r3, r2
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff f804 	bl	8002eae <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d3ef      	bcc.n	8003e94 <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 8003eb4:	2283      	movs	r2, #131	; 0x83
 8003eb6:	2101      	movs	r1, #1
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7fe fff8 	bl	8002eae <write_register>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f083 0301 	eor.w	r3, r3, #1
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <send_package+0x18a>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	e028      	b.n	8003f20 <send_package+0x1dc>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8003ece:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f7ff f921 	bl	800311c <wait_for_irq>
 8003eda:	4603      	mov	r3, r0
 8003edc:	f083 0301 	eor.w	r3, r3, #1
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <send_package+0x1a6>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e01a      	b.n	8003f20 <send_package+0x1dc>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8003ef4:	2280      	movs	r2, #128	; 0x80
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f7fe ffd8 	bl	8002eae <write_register>
 8003efe:	4603      	mov	r3, r0
 8003f00:	f083 0301 	eor.w	r3, r3, #1
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <send_package+0x1ca>
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	e008      	b.n	8003f20 <send_package+0x1dc>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003f14:	3301      	adds	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

	return true;
 8003f1e:	2301      	movs	r3, #1
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <encode_phy_payload>:


static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload, size_t frame_payload_length, uint8_t port)
{
 8003f28:	b590      	push	{r4, r7, lr}
 8003f2a:	b08d      	sub	sp, #52	; 0x34
 8003f2c:	af04      	add	r7, sp, #16
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	330d      	adds	r3, #13
 8003f3e:	2b40      	cmp	r3, #64	; 0x40
 8003f40:	d906      	bls.n	8003f50 <encode_phy_payload+0x28>
 8003f42:	4b51      	ldr	r3, [pc, #324]	; (8004088 <encode_phy_payload+0x160>)
 8003f44:	4a51      	ldr	r2, [pc, #324]	; (800408c <encode_phy_payload+0x164>)
 8003f46:	f240 216a 	movw	r1, #618	; 0x26a
 8003f4a:	4851      	ldr	r0, [pc, #324]	; (8004090 <encode_phy_payload+0x168>)
 8003f4c:	f008 f946 	bl	800c1dc <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2240      	movs	r2, #64	; 0x40
 8003f54:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	3301      	adds	r3, #1
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	7d52      	ldrb	r2, [r2, #21]
 8003f5e:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	3302      	adds	r3, #2
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	7d12      	ldrb	r2, [r2, #20]
 8003f68:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	3303      	adds	r3, #3
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	7cd2      	ldrb	r2, [r2, #19]
 8003f72:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	3304      	adds	r3, #4
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	7c92      	ldrb	r2, [r2, #18]
 8003f7c:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	3305      	adds	r3, #5
 8003f82:	2200      	movs	r2, #0
 8003f84:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	3306      	adds	r3, #6
 8003f90:	b2d2      	uxtb	r2, r2
 8003f92:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003f9a:	0a1b      	lsrs	r3, r3, #8
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	3307      	adds	r3, #7
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	3308      	adds	r3, #8
 8003faa:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003fae:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	3309      	adds	r3, #9
 8003fb4:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	4413      	add	r3, r2
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f008 facc 	bl	800c55e <memcpy>
	if (port == 0) {
 8003fc6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d113      	bne.n	8003ff6 <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count, 0, handle->network_session_key, handle->device_address);
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	18d0      	adds	r0, r2, r3
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	b2d9      	uxtb	r1, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003fde:	461c      	mov	r4, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	3316      	adds	r3, #22
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	3212      	adds	r2, #18
 8003fe8:	9201      	str	r2, [sp, #4]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	2300      	movs	r3, #0
 8003fee:	4622      	mov	r2, r4
 8003ff0:	f007 fe15 	bl	800bc1e <Encrypt_Payload>
 8003ff4:	e012      	b.n	800401c <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count, 0, handle->application_session_key, handle->device_address);
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	18d0      	adds	r0, r2, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	b2d9      	uxtb	r1, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8004006:	461c      	mov	r4, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	3326      	adds	r3, #38	; 0x26
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	3212      	adds	r2, #18
 8004010:	9201      	str	r2, [sp, #4]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	2300      	movs	r3, #0
 8004016:	4622      	mov	r2, r4
 8004018:	f007 fe01 	bl	800bc1e <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	4413      	add	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0, handle->network_session_key, handle->device_address);
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	b2d8      	uxtb	r0, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800402e:	461c      	mov	r4, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3316      	adds	r3, #22
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	3212      	adds	r2, #18
 8004038:	f107 0114 	add.w	r1, r7, #20
 800403c:	9202      	str	r2, [sp, #8]
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	2300      	movs	r3, #0
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	4623      	mov	r3, r4
 8004046:	4602      	mov	r2, r0
 8004048:	68b8      	ldr	r0, [r7, #8]
 800404a:	f007 fe9d 	bl	800bd88 <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 800404e:	2300      	movs	r3, #0
 8004050:	77fb      	strb	r3, [r7, #31]
 8004052:	e00d      	b.n	8004070 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 8004054:	7ffa      	ldrb	r2, [r7, #31]
 8004056:	7ff9      	ldrb	r1, [r7, #31]
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	440b      	add	r3, r1
 800405c:	68b9      	ldr	r1, [r7, #8]
 800405e:	440b      	add	r3, r1
 8004060:	3220      	adds	r2, #32
 8004062:	443a      	add	r2, r7
 8004064:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004068:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 800406a:	7ffb      	ldrb	r3, [r7, #31]
 800406c:	3301      	adds	r3, #1
 800406e:	77fb      	strb	r3, [r7, #31]
 8004070:	7ffb      	ldrb	r3, [r7, #31]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d9ee      	bls.n	8004054 <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	3304      	adds	r3, #4
 800407a:	61bb      	str	r3, [r7, #24]

	return payload_len;
 800407c:	69bb      	ldr	r3, [r7, #24]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3724      	adds	r7, #36	; 0x24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd90      	pop	{r4, r7, pc}
 8004086:	bf00      	nop
 8004088:	0800d3cc 	.word	0x0800d3cc
 800408c:	0800d458 	.word	0x0800d458
 8004090:	0800d1b4 	.word	0x0800d1b4

08004094 <decode_phy_payload>:


static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length, uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8004094:	b590      	push	{r4, r7, lr}
 8004096:	b08d      	sub	sp, #52	; 0x34
 8004098:	af04      	add	r7, sp, #16
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	4613      	mov	r3, r2
 80040a2:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b60      	cmp	r3, #96	; 0x60
 80040aa:	d001      	beq.n	80040b0 <decode_phy_payload+0x1c>
		return false;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e0aa      	b.n	8004206 <decode_phy_payload+0x172>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	3301      	adds	r3, #1
 80040b4:	781a      	ldrb	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	7d5b      	ldrb	r3, [r3, #21]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d114      	bne.n	80040e8 <decode_phy_payload+0x54>
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	3302      	adds	r3, #2
 80040c2:	781a      	ldrb	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	7d1b      	ldrb	r3, [r3, #20]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d10d      	bne.n	80040e8 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	3303      	adds	r3, #3
 80040d0:	781a      	ldrb	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d106      	bne.n	80040e8 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	3304      	adds	r3, #4
 80040de:	781a      	ldrb	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	7c9b      	ldrb	r3, [r3, #18]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d001      	beq.n	80040ec <decode_phy_payload+0x58>
		return false;
 80040e8:	2300      	movs	r3, #0
 80040ea:	e08c      	b.n	8004206 <decode_phy_payload+0x172>
	}

	uint8_t frame_control = payload_buf[5];
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	795b      	ldrb	r3, [r3, #5]
 80040f0:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 80040f2:	7ffb      	ldrb	r3, [r7, #31]
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	3307      	adds	r3, #7
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	021b      	lsls	r3, r3, #8
 8004102:	b21a      	sxth	r2, r3
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	3306      	adds	r3, #6
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	b21b      	sxth	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b21b      	sxth	r3, r3
 8004110:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8004118:	8bba      	ldrh	r2, [r7, #28]
 800411a:	429a      	cmp	r2, r3
 800411c:	d201      	bcs.n	8004122 <decode_phy_payload+0x8e>
		return false;
 800411e:	2300      	movs	r3, #0
 8004120:	e071      	b.n	8004206 <decode_phy_payload+0x172>
	}
	handle->config.rx_frame_count = rx_frame_count;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8bba      	ldrh	r2, [r7, #28]
 8004126:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1, handle->network_session_key, handle->device_address);
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	3b04      	subs	r3, #4
 800412e:	b2d8      	uxtb	r0, r3
 8004130:	8bbc      	ldrh	r4, [r7, #28]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3316      	adds	r3, #22
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	3212      	adds	r2, #18
 800413a:	f107 0114 	add.w	r1, r7, #20
 800413e:	9202      	str	r2, [sp, #8]
 8004140:	9301      	str	r3, [sp, #4]
 8004142:	2301      	movs	r3, #1
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	4623      	mov	r3, r4
 8004148:	4602      	mov	r2, r0
 800414a:	68b8      	ldr	r0, [r7, #8]
 800414c:	f007 fe1c 	bl	800bd88 <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 8004150:	79fb      	ldrb	r3, [r7, #7]
 8004152:	3b04      	subs	r3, #4
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	18d1      	adds	r1, r2, r3
 8004158:	f107 0314 	add.w	r3, r7, #20
 800415c:	2204      	movs	r2, #4
 800415e:	4618      	mov	r0, r3
 8004160:	f008 f971 	bl	800c446 <memcmp>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <decode_phy_payload+0xda>
		return false;
 800416a:	2300      	movs	r3, #0
 800416c:	e04b      	b.n	8004206 <decode_phy_payload+0x172>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 800416e:	79fb      	ldrb	r3, [r7, #7]
 8004170:	f1a3 020c 	sub.w	r2, r3, #12
 8004174:	7fbb      	ldrb	r3, [r7, #30]
 8004176:	429a      	cmp	r2, r3
 8004178:	d10b      	bne.n	8004192 <decode_phy_payload+0xfe>
		*frame_port = 0;
 800417a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f103 0208 	add.w	r2, r3, #8
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 800418a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418c:	7fba      	ldrb	r2, [r7, #30]
 800418e:	701a      	strb	r2, [r3, #0]
 8004190:	e038      	b.n	8004204 <decode_phy_payload+0x170>

	} else {
		*frame_port = payload_buf[8];
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	7a1a      	ldrb	r2, [r3, #8]
 8004196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004198:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 800419a:	7fbb      	ldrb	r3, [r7, #30]
 800419c:	3309      	adds	r3, #9
 800419e:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	3b04      	subs	r3, #4
 80041a4:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 80041a6:	7eba      	ldrb	r2, [r7, #26]
 80041a8:	7efb      	ldrb	r3, [r7, #27]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 80041ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10f      	bne.n	80041d6 <decode_phy_payload+0x142>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count, 1, handle->network_session_key, handle->device_address);
 80041b6:	7efb      	ldrb	r3, [r7, #27]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	18d0      	adds	r0, r2, r3
 80041bc:	8bbc      	ldrh	r4, [r7, #28]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	3316      	adds	r3, #22
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	3212      	adds	r2, #18
 80041c6:	7e79      	ldrb	r1, [r7, #25]
 80041c8:	9201      	str	r2, [sp, #4]
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	2301      	movs	r3, #1
 80041ce:	4622      	mov	r2, r4
 80041d0:	f007 fd25 	bl	800bc1e <Encrypt_Payload>
 80041d4:	e00e      	b.n	80041f4 <decode_phy_payload+0x160>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count, 1, handle->application_session_key, handle->device_address);
 80041d6:	7efb      	ldrb	r3, [r7, #27]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	18d0      	adds	r0, r2, r3
 80041dc:	8bbc      	ldrh	r4, [r7, #28]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	3326      	adds	r3, #38	; 0x26
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	3212      	adds	r2, #18
 80041e6:	7e79      	ldrb	r1, [r7, #25]
 80041e8:	9201      	str	r2, [sp, #4]
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	2301      	movs	r3, #1
 80041ee:	4622      	mov	r2, r4
 80041f0:	f007 fd15 	bl	800bc1e <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 80041f4:	7efb      	ldrb	r3, [r7, #27]
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	441a      	add	r2, r3
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 80041fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004200:	7e7a      	ldrb	r2, [r7, #25]
 8004202:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8004204:	2301      	movs	r3, #1
}
 8004206:	4618      	mov	r0, r3
 8004208:	3724      	adds	r7, #36	; 0x24
 800420a:	46bd      	mov	sp, r7
 800420c:	bd90      	pop	{r4, r7, pc}

0800420e <select_random_channel>:


static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b084      	sub	sp, #16
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 8004216:	2300      	movs	r3, #0
 8004218:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 800421a:	2300      	movs	r3, #0
 800421c:	73bb      	strb	r3, [r7, #14]
 800421e:	e010      	b.n	8004242 <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8004226:	461a      	mov	r2, r3
 8004228:	7bbb      	ldrb	r3, [r7, #14]
 800422a:	fa42 f303 	asr.w	r3, r2, r3
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <select_random_channel+0x2e>
			channel_count++;
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	3301      	adds	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 800423c:	7bbb      	ldrb	r3, [r7, #14]
 800423e:	3301      	adds	r3, #1
 8004240:	73bb      	strb	r3, [r7, #14]
 8004242:	7bbb      	ldrb	r3, [r7, #14]
 8004244:	2b0f      	cmp	r3, #15
 8004246:	d9eb      	bls.n	8004220 <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = handle->random_int(channel_count);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800424c:	7bfa      	ldrb	r2, [r7, #15]
 800424e:	4610      	mov	r0, r2
 8004250:	4798      	blx	r3
 8004252:	4603      	mov	r3, r0
 8004254:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 8004256:	2300      	movs	r3, #0
 8004258:	733b      	strb	r3, [r7, #12]
 800425a:	e015      	b.n	8004288 <select_random_channel+0x7a>
		if (handle->config.channel_mask & (1 << i)) {
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8004262:	461a      	mov	r2, r3
 8004264:	7b3b      	ldrb	r3, [r7, #12]
 8004266:	fa42 f303 	asr.w	r3, r2, r3
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <select_random_channel+0x74>
			if (random_channel == 0) {
 8004272:	7b7b      	ldrb	r3, [r7, #13]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <select_random_channel+0x6e>
				return i;
 8004278:	7b3b      	ldrb	r3, [r7, #12]
 800427a:	e009      	b.n	8004290 <select_random_channel+0x82>
			} else {
				random_channel--;
 800427c:	7b7b      	ldrb	r3, [r7, #13]
 800427e:	3b01      	subs	r3, #1
 8004280:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8004282:	7b3b      	ldrb	r3, [r7, #12]
 8004284:	3301      	adds	r3, #1
 8004286:	733b      	strb	r3, [r7, #12]
 8004288:	7b3b      	ldrb	r3, [r7, #12]
 800428a:	2b0f      	cmp	r3, #15
 800428c:	d9e6      	bls.n	800425c <select_random_channel+0x4e>
			}
		}
	}

	return 0;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <rfm95_send_receive_cycle>:


bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b0aa      	sub	sp, #168	; 0xa8
 800429c:	af02      	add	r7, sp, #8
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 80042a4:	2300      	movs	r3, #0
 80042a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042a8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80042ac:	223c      	movs	r2, #60	; 0x3c
 80042ae:	2100      	movs	r1, #0
 80042b0:	4618      	mov	r0, r3
 80042b2:	f008 f8d8 	bl	800c466 <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 80042b6:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80042ba:	2301      	movs	r3, #1
 80042bc:	9300      	str	r3, [sp, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f7ff fe30 	bl	8003f28 <encode_phy_payload>
 80042c8:	4603      	mov	r3, r0
 80042ca:	65bb      	str	r3, [r7, #88]	; 0x58

	uint8_t random_channel = select_random_channel(handle);
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f7ff ff9e 	bl	800420e <select_random_channel>
 80042d2:	4603      	mov	r3, r0
 80042d4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks))
 80042d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042da:	f897 009f 	ldrb.w	r0, [r7, #159]	; 0x9f
 80042de:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80042e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	4603      	mov	r3, r0
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f7ff fd2a 	bl	8003d44 <send_package>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f083 0301 	eor.w	r3, r3, #1
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d006      	beq.n	800430a <rfm95_send_receive_cycle+0x72>
	{
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 80042fc:	2280      	movs	r2, #128	; 0x80
 80042fe:	2101      	movs	r1, #1
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f7fe fdd4 	bl	8002eae <write_register>
		return false;
 8004306:	2300      	movs	r3, #0
 8004308:	e0af      	b.n	800446a <rfm95_send_receive_cycle+0x1d2>
	}


	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 800430a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800430e:	2240      	movs	r2, #64	; 0x40
 8004310:	2100      	movs	r1, #0
 8004312:	4618      	mov	r0, r3
 8004314:	f008 f8a7 	bl	800c466 <memset>
	phy_payload_len = 0;
 8004318:	2300      	movs	r3, #0
 800431a:	65bb      	str	r3, [r7, #88]	; 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 8096 	beq.w	8004454 <rfm95_send_receive_cycle+0x1bc>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 8004328:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800432a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 800432e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8004332:	f107 0353 	add.w	r3, r7, #83	; 0x53
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	4603      	mov	r3, r0
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f7ff fb8e 	bl	8003a5c <receive_package>
 8004340:	4603      	mov	r3, r0
 8004342:	f083 0301 	eor.w	r3, r3, #1
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d010      	beq.n	800436e <rfm95_send_receive_cycle+0xd6>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 800434c:	2280      	movs	r2, #128	; 0x80
 800434e:	2101      	movs	r1, #1
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f7fe fdac 	bl	8002eae <write_register>
			if (handle->save_config) {
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435a:	2b00      	cmp	r3, #0
 800435c:	d005      	beq.n	800436a <rfm95_send_receive_cycle+0xd2>
				handle->save_config(&(handle->config));
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	3260      	adds	r2, #96	; 0x60
 8004366:	4610      	mov	r0, r2
 8004368:	4798      	blx	r3
			}
			return false;
 800436a:	2300      	movs	r3, #0
 800436c:	e07d      	b.n	800446a <rfm95_send_receive_cycle+0x1d2>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 800436e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004370:	2b00      	cmp	r3, #0
 8004372:	d06f      	beq.n	8004454 <rfm95_send_receive_cycle+0x1bc>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len, &frame_port)) {
 800437a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800437c:	b2da      	uxtb	r2, r3
 800437e:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8004382:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8004386:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	4603      	mov	r3, r0
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f7ff fe7d 	bl	8004094 <decode_phy_payload>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d059      	beq.n	8004454 <rfm95_send_receive_cycle+0x1bc>

				// Process Mac Commands
				if (frame_port == 0) {
 80043a0:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d155      	bne.n	8004454 <rfm95_send_receive_cycle+0x1bc>

					uint8_t mac_response_data[51] = {0};
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	f107 0318 	add.w	r3, r7, #24
 80043b0:	222f      	movs	r2, #47	; 0x2f
 80043b2:	2100      	movs	r1, #0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f008 f856 	bl	800c466 <memset>
					uint8_t mac_response_len = 0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data, &mac_response_len, snr) && mac_response_len != 0) {
 80043c0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80043c2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80043c6:	4618      	mov	r0, r3
 80043c8:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80043cc:	f107 0214 	add.w	r2, r7, #20
 80043d0:	9301      	str	r3, [sp, #4]
 80043d2:	f107 0349 	add.w	r3, r7, #73	; 0x49
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	4602      	mov	r2, r0
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f7ff f8bd 	bl	800355c <process_mac_commands>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d035      	beq.n	8004454 <rfm95_send_receive_cycle+0x1bc>
 80043e8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d031      	beq.n	8004454 <rfm95_send_receive_cycle+0x1bc>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data, mac_response_len, 0);
 80043f0:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80043f4:	4618      	mov	r0, r3
 80043f6:	f107 0214 	add.w	r2, r7, #20
 80043fa:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80043fe:	2300      	movs	r3, #0
 8004400:	9300      	str	r3, [sp, #0]
 8004402:	4603      	mov	r3, r0
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff fd8f 	bl	8003f28 <encode_phy_payload>
 800440a:	4603      	mov	r3, r0
 800440c:	65bb      	str	r3, [r7, #88]	; 0x58

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 800440e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004410:	f897 009f 	ldrb.w	r0, [r7, #159]	; 0x9f
 8004414:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8004418:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800441c:	9300      	str	r3, [sp, #0]
 800441e:	4603      	mov	r3, r0
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f7ff fc8f 	bl	8003d44 <send_package>
 8004426:	4603      	mov	r3, r0
 8004428:	f083 0301 	eor.w	r3, r3, #1
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d010      	beq.n	8004454 <rfm95_send_receive_cycle+0x1bc>
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8004432:	2280      	movs	r2, #128	; 0x80
 8004434:	2101      	movs	r1, #1
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7fe fd39 	bl	8002eae <write_register>
							if (handle->save_config) {
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <rfm95_send_receive_cycle+0x1b8>
								handle->save_config(&(handle->config));
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	3260      	adds	r2, #96	; 0x60
 800444c:	4610      	mov	r0, r2
 800444e:	4798      	blx	r3
							}
							return false;
 8004450:	2300      	movs	r3, #0
			return false;
 8004452:	e00a      	b.n	800446a <rfm95_send_receive_cycle+0x1d2>
				}
			}
		}
	}

	if (handle->save_config) {
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <rfm95_send_receive_cycle+0x1d0>
		handle->save_config(&(handle->config));
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	3260      	adds	r2, #96	; 0x60
 8004464:	4610      	mov	r0, r2
 8004466:	4798      	blx	r3
	}

	return true;
 8004468:	2301      	movs	r3, #1
}
 800446a:	4618      	mov	r0, r3
 800446c:	37a0      	adds	r7, #160	; 0xa0
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <rfm95_on_interrupt>:


void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 8004472:	b590      	push	{r4, r7, lr}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	460b      	mov	r3, r1
 800447c:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004482:	78fc      	ldrb	r4, [r7, #3]
 8004484:	4798      	blx	r3
 8004486:	4601      	mov	r1, r0
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	f104 032a 	add.w	r3, r4, #42	; 0x2a
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	4413      	add	r3, r2
 8004492:	6059      	str	r1, [r3, #4]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	bd90      	pop	{r4, r7, pc}

0800449c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80044a2:	4b15      	ldr	r3, [pc, #84]	; (80044f8 <HAL_MspInit+0x5c>)
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	4a14      	ldr	r2, [pc, #80]	; (80044f8 <HAL_MspInit+0x5c>)
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	6193      	str	r3, [r2, #24]
 80044ae:	4b12      	ldr	r3, [pc, #72]	; (80044f8 <HAL_MspInit+0x5c>)
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	60bb      	str	r3, [r7, #8]
 80044b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044ba:	4b0f      	ldr	r3, [pc, #60]	; (80044f8 <HAL_MspInit+0x5c>)
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	4a0e      	ldr	r2, [pc, #56]	; (80044f8 <HAL_MspInit+0x5c>)
 80044c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044c4:	61d3      	str	r3, [r2, #28]
 80044c6:	4b0c      	ldr	r3, [pc, #48]	; (80044f8 <HAL_MspInit+0x5c>)
 80044c8:	69db      	ldr	r3, [r3, #28]
 80044ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ce:	607b      	str	r3, [r7, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80044d2:	4b0a      	ldr	r3, [pc, #40]	; (80044fc <HAL_MspInit+0x60>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80044de:	60fb      	str	r3, [r7, #12]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	4a04      	ldr	r2, [pc, #16]	; (80044fc <HAL_MspInit+0x60>)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr
 80044f8:	40021000 	.word	0x40021000
 80044fc:	40010000 	.word	0x40010000

08004500 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004508:	f107 0310 	add.w	r3, r7, #16
 800450c:	2200      	movs	r2, #0
 800450e:	601a      	str	r2, [r3, #0]
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	609a      	str	r2, [r3, #8]
 8004514:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a18      	ldr	r2, [pc, #96]	; (800457c <HAL_ADC_MspInit+0x7c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d129      	bne.n	8004574 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004520:	4b17      	ldr	r3, [pc, #92]	; (8004580 <HAL_ADC_MspInit+0x80>)
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	4a16      	ldr	r2, [pc, #88]	; (8004580 <HAL_ADC_MspInit+0x80>)
 8004526:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800452a:	6193      	str	r3, [r2, #24]
 800452c:	4b14      	ldr	r3, [pc, #80]	; (8004580 <HAL_ADC_MspInit+0x80>)
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004538:	4b11      	ldr	r3, [pc, #68]	; (8004580 <HAL_ADC_MspInit+0x80>)
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	4a10      	ldr	r2, [pc, #64]	; (8004580 <HAL_ADC_MspInit+0x80>)
 800453e:	f043 0304 	orr.w	r3, r3, #4
 8004542:	6193      	str	r3, [r2, #24]
 8004544:	4b0e      	ldr	r3, [pc, #56]	; (8004580 <HAL_ADC_MspInit+0x80>)
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = AN_BAT_Pin|AN_E_HUM_Pin;
 8004550:	2306      	movs	r3, #6
 8004552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004554:	2303      	movs	r3, #3
 8004556:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004558:	f107 0310 	add.w	r3, r7, #16
 800455c:	4619      	mov	r1, r3
 800455e:	4809      	ldr	r0, [pc, #36]	; (8004584 <HAL_ADC_MspInit+0x84>)
 8004560:	f001 fbbc 	bl	8005cdc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8004564:	2200      	movs	r2, #0
 8004566:	2102      	movs	r1, #2
 8004568:	2012      	movs	r0, #18
 800456a:	f001 f8e2 	bl	8005732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800456e:	2012      	movs	r0, #18
 8004570:	f001 f8fb 	bl	800576a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004574:	bf00      	nop
 8004576:	3720      	adds	r7, #32
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40012400 	.word	0x40012400
 8004580:	40021000 	.word	0x40021000
 8004584:	40010800 	.word	0x40010800

08004588 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08a      	sub	sp, #40	; 0x28
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004590:	f107 0318 	add.w	r3, r7, #24
 8004594:	2200      	movs	r2, #0
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	605a      	str	r2, [r3, #4]
 800459a:	609a      	str	r2, [r3, #8]
 800459c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2f      	ldr	r2, [pc, #188]	; (8004660 <HAL_I2C_MspInit+0xd8>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d12c      	bne.n	8004602 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045a8:	4b2e      	ldr	r3, [pc, #184]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	4a2d      	ldr	r2, [pc, #180]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045ae:	f043 0308 	orr.w	r3, r3, #8
 80045b2:	6193      	str	r3, [r2, #24]
 80045b4:	4b2b      	ldr	r3, [pc, #172]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	617b      	str	r3, [r7, #20]
 80045be:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80045c0:	23c0      	movs	r3, #192	; 0xc0
 80045c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045c4:	2312      	movs	r3, #18
 80045c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045c8:	2303      	movs	r3, #3
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045cc:	f107 0318 	add.w	r3, r7, #24
 80045d0:	4619      	mov	r1, r3
 80045d2:	4825      	ldr	r0, [pc, #148]	; (8004668 <HAL_I2C_MspInit+0xe0>)
 80045d4:	f001 fb82 	bl	8005cdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80045d8:	4b22      	ldr	r3, [pc, #136]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	4a21      	ldr	r2, [pc, #132]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045e2:	61d3      	str	r3, [r2, #28]
 80045e4:	4b1f      	ldr	r3, [pc, #124]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ec:	613b      	str	r3, [r7, #16]
 80045ee:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80045f0:	2200      	movs	r2, #0
 80045f2:	2100      	movs	r1, #0
 80045f4:	201f      	movs	r0, #31
 80045f6:	f001 f89c 	bl	8005732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80045fa:	201f      	movs	r0, #31
 80045fc:	f001 f8b5 	bl	800576a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004600:	e029      	b.n	8004656 <HAL_I2C_MspInit+0xce>
  else if(hi2c->Instance==I2C2)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a19      	ldr	r2, [pc, #100]	; (800466c <HAL_I2C_MspInit+0xe4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d124      	bne.n	8004656 <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800460c:	4b15      	ldr	r3, [pc, #84]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	4a14      	ldr	r2, [pc, #80]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 8004612:	f043 0308 	orr.w	r3, r3, #8
 8004616:	6193      	str	r3, [r2, #24]
 8004618:	4b12      	ldr	r3, [pc, #72]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	60fb      	str	r3, [r7, #12]
 8004622:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004624:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800462a:	2312      	movs	r3, #18
 800462c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800462e:	2303      	movs	r3, #3
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004632:	f107 0318 	add.w	r3, r7, #24
 8004636:	4619      	mov	r1, r3
 8004638:	480b      	ldr	r0, [pc, #44]	; (8004668 <HAL_I2C_MspInit+0xe0>)
 800463a:	f001 fb4f 	bl	8005cdc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800463e:	4b09      	ldr	r3, [pc, #36]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	4a08      	ldr	r2, [pc, #32]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 8004644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004648:	61d3      	str	r3, [r2, #28]
 800464a:	4b06      	ldr	r3, [pc, #24]	; (8004664 <HAL_I2C_MspInit+0xdc>)
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004652:	60bb      	str	r3, [r7, #8]
 8004654:	68bb      	ldr	r3, [r7, #8]
}
 8004656:	bf00      	nop
 8004658:	3728      	adds	r7, #40	; 0x28
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40005400 	.word	0x40005400
 8004664:	40021000 	.word	0x40021000
 8004668:	40010c00 	.word	0x40010c00
 800466c:	40005800 	.word	0x40005800

08004670 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a0f      	ldr	r2, [pc, #60]	; (80046bc <HAL_RTC_MspInit+0x4c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d118      	bne.n	80046b4 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8004682:	f004 f8f9 	bl	8008878 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8004686:	4b0e      	ldr	r3, [pc, #56]	; (80046c0 <HAL_RTC_MspInit+0x50>)
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	4a0d      	ldr	r2, [pc, #52]	; (80046c0 <HAL_RTC_MspInit+0x50>)
 800468c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004690:	61d3      	str	r3, [r2, #28]
 8004692:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <HAL_RTC_MspInit+0x50>)
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800469a:	60fb      	str	r3, [r7, #12]
 800469c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800469e:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <HAL_RTC_MspInit+0x54>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80046a4:	2200      	movs	r2, #0
 80046a6:	2100      	movs	r1, #0
 80046a8:	2029      	movs	r0, #41	; 0x29
 80046aa:	f001 f842 	bl	8005732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80046ae:	2029      	movs	r0, #41	; 0x29
 80046b0:	f001 f85b 	bl	800576a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80046b4:	bf00      	nop
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40002800 	.word	0x40002800
 80046c0:	40021000 	.word	0x40021000
 80046c4:	4242043c 	.word	0x4242043c

080046c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	; 0x28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046d0:	f107 0318 	add.w	r3, r7, #24
 80046d4:	2200      	movs	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	605a      	str	r2, [r3, #4]
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a37      	ldr	r2, [pc, #220]	; (80047c0 <HAL_SPI_MspInit+0xf8>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d130      	bne.n	800474a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80046e8:	4b36      	ldr	r3, [pc, #216]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	4a35      	ldr	r2, [pc, #212]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 80046ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046f2:	6193      	str	r3, [r2, #24]
 80046f4:	4b33      	ldr	r3, [pc, #204]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046fc:	617b      	str	r3, [r7, #20]
 80046fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004700:	4b30      	ldr	r3, [pc, #192]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	4a2f      	ldr	r2, [pc, #188]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 8004706:	f043 0304 	orr.w	r3, r3, #4
 800470a:	6193      	str	r3, [r2, #24]
 800470c:	4b2d      	ldr	r3, [pc, #180]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004718:	23a0      	movs	r3, #160	; 0xa0
 800471a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471c:	2302      	movs	r3, #2
 800471e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004720:	2303      	movs	r3, #3
 8004722:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004724:	f107 0318 	add.w	r3, r7, #24
 8004728:	4619      	mov	r1, r3
 800472a:	4827      	ldr	r0, [pc, #156]	; (80047c8 <HAL_SPI_MspInit+0x100>)
 800472c:	f001 fad6 	bl	8005cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004730:	2340      	movs	r3, #64	; 0x40
 8004732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004734:	2300      	movs	r3, #0
 8004736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004738:	2300      	movs	r3, #0
 800473a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800473c:	f107 0318 	add.w	r3, r7, #24
 8004740:	4619      	mov	r1, r3
 8004742:	4821      	ldr	r0, [pc, #132]	; (80047c8 <HAL_SPI_MspInit+0x100>)
 8004744:	f001 faca 	bl	8005cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004748:	e036      	b.n	80047b8 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a1f      	ldr	r2, [pc, #124]	; (80047cc <HAL_SPI_MspInit+0x104>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d131      	bne.n	80047b8 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004754:	4b1b      	ldr	r3, [pc, #108]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	4a1a      	ldr	r2, [pc, #104]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 800475a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800475e:	61d3      	str	r3, [r2, #28]
 8004760:	4b18      	ldr	r3, [pc, #96]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800476c:	4b15      	ldr	r3, [pc, #84]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	4a14      	ldr	r2, [pc, #80]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 8004772:	f043 0308 	orr.w	r3, r3, #8
 8004776:	6193      	str	r3, [r2, #24]
 8004778:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <HAL_SPI_MspInit+0xfc>)
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	f003 0308 	and.w	r3, r3, #8
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004784:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800478a:	2302      	movs	r3, #2
 800478c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800478e:	2303      	movs	r3, #3
 8004790:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004792:	f107 0318 	add.w	r3, r7, #24
 8004796:	4619      	mov	r1, r3
 8004798:	480d      	ldr	r0, [pc, #52]	; (80047d0 <HAL_SPI_MspInit+0x108>)
 800479a:	f001 fa9f 	bl	8005cdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800479e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a8:	2300      	movs	r3, #0
 80047aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ac:	f107 0318 	add.w	r3, r7, #24
 80047b0:	4619      	mov	r1, r3
 80047b2:	4807      	ldr	r0, [pc, #28]	; (80047d0 <HAL_SPI_MspInit+0x108>)
 80047b4:	f001 fa92 	bl	8005cdc <HAL_GPIO_Init>
}
 80047b8:	bf00      	nop
 80047ba:	3728      	adds	r7, #40	; 0x28
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40013000 	.word	0x40013000
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40010800 	.word	0x40010800
 80047cc:	40003800 	.word	0x40003800
 80047d0:	40010c00 	.word	0x40010c00

080047d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e4:	d114      	bne.n	8004810 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047e6:	4b19      	ldr	r3, [pc, #100]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	4a18      	ldr	r2, [pc, #96]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 80047ec:	f043 0301 	orr.w	r3, r3, #1
 80047f0:	61d3      	str	r3, [r2, #28]
 80047f2:	4b16      	ldr	r3, [pc, #88]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80047fe:	2200      	movs	r2, #0
 8004800:	2100      	movs	r1, #0
 8004802:	201c      	movs	r0, #28
 8004804:	f000 ff95 	bl	8005732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004808:	201c      	movs	r0, #28
 800480a:	f000 ffae 	bl	800576a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800480e:	e018      	b.n	8004842 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a0e      	ldr	r2, [pc, #56]	; (8004850 <HAL_TIM_Base_MspInit+0x7c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d113      	bne.n	8004842 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800481a:	4b0c      	ldr	r3, [pc, #48]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	4a0b      	ldr	r2, [pc, #44]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 8004820:	f043 0302 	orr.w	r3, r3, #2
 8004824:	61d3      	str	r3, [r2, #28]
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <HAL_TIM_Base_MspInit+0x78>)
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004832:	2200      	movs	r2, #0
 8004834:	2100      	movs	r1, #0
 8004836:	201d      	movs	r0, #29
 8004838:	f000 ff7b 	bl	8005732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800483c:	201d      	movs	r0, #29
 800483e:	f000 ff94 	bl	800576a <HAL_NVIC_EnableIRQ>
}
 8004842:	bf00      	nop
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	40021000 	.word	0x40021000
 8004850:	40000400 	.word	0x40000400

08004854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485c:	f107 0310 	add.w	r3, r7, #16
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	605a      	str	r2, [r3, #4]
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a1c      	ldr	r2, [pc, #112]	; (80048e0 <HAL_UART_MspInit+0x8c>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d131      	bne.n	80048d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004874:	4b1b      	ldr	r3, [pc, #108]	; (80048e4 <HAL_UART_MspInit+0x90>)
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	4a1a      	ldr	r2, [pc, #104]	; (80048e4 <HAL_UART_MspInit+0x90>)
 800487a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800487e:	6193      	str	r3, [r2, #24]
 8004880:	4b18      	ldr	r3, [pc, #96]	; (80048e4 <HAL_UART_MspInit+0x90>)
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800488c:	4b15      	ldr	r3, [pc, #84]	; (80048e4 <HAL_UART_MspInit+0x90>)
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	4a14      	ldr	r2, [pc, #80]	; (80048e4 <HAL_UART_MspInit+0x90>)
 8004892:	f043 0304 	orr.w	r3, r3, #4
 8004896:	6193      	str	r3, [r2, #24]
 8004898:	4b12      	ldr	r3, [pc, #72]	; (80048e4 <HAL_UART_MspInit+0x90>)
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM_TX_Pin;
 80048a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048aa:	2302      	movs	r3, #2
 80048ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048ae:	2303      	movs	r3, #3
 80048b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SIM_TX_GPIO_Port, &GPIO_InitStruct);
 80048b2:	f107 0310 	add.w	r3, r7, #16
 80048b6:	4619      	mov	r1, r3
 80048b8:	480b      	ldr	r0, [pc, #44]	; (80048e8 <HAL_UART_MspInit+0x94>)
 80048ba:	f001 fa0f 	bl	8005cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SIM_RX_Pin;
 80048be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048c4:	2300      	movs	r3, #0
 80048c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c8:	2300      	movs	r3, #0
 80048ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SIM_RX_GPIO_Port, &GPIO_InitStruct);
 80048cc:	f107 0310 	add.w	r3, r7, #16
 80048d0:	4619      	mov	r1, r3
 80048d2:	4805      	ldr	r0, [pc, #20]	; (80048e8 <HAL_UART_MspInit+0x94>)
 80048d4:	f001 fa02 	bl	8005cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80048d8:	bf00      	nop
 80048da:	3720      	adds	r7, #32
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40013800 	.word	0x40013800
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40010800 	.word	0x40010800

080048ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048f0:	e7fe      	b.n	80048f0 <NMI_Handler+0x4>

080048f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048f2:	b480      	push	{r7}
 80048f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	#ifdef DEBUG
     __BKPT(0);
 80048f6:	be00      	bkpt	0x0000
   	#endif

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048f8:	e7fe      	b.n	80048f8 <HardFault_Handler+0x6>

080048fa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048fa:	b480      	push	{r7}
 80048fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048fe:	e7fe      	b.n	80048fe <MemManage_Handler+0x4>

08004900 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004904:	e7fe      	b.n	8004904 <BusFault_Handler+0x4>

08004906 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004906:	b480      	push	{r7}
 8004908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800490a:	e7fe      	b.n	800490a <UsageFault_Handler+0x4>

0800490c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004910:	bf00      	nop
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800491c:	bf00      	nop
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004924:	b480      	push	{r7}
 8004926:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004934:	f000 f974 	bl	8004c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004938:	bf00      	nop
 800493a:	bd80      	pop	{r7, pc}

0800493c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO5_Pin);
 8004940:	2002      	movs	r0, #2
 8004942:	f001 fb67 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004946:	bf00      	nop
 8004948:	bd80      	pop	{r7, pc}

0800494a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 800494e:	2008      	movs	r0, #8
 8004950:	f001 fb60 	bl	8006014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004954:	bf00      	nop
 8004956:	bd80      	pop	{r7, pc}

08004958 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800495c:	4802      	ldr	r0, [pc, #8]	; (8004968 <ADC1_2_IRQHandler+0x10>)
 800495e:	f000 fb89 	bl	8005074 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	200002e8 	.word	0x200002e8

0800496c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004970:	4802      	ldr	r0, [pc, #8]	; (800497c <TIM2_IRQHandler+0x10>)
 8004972:	f006 fa7f 	bl	800ae74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004976:	bf00      	nop
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000484 	.word	0x20000484

08004980 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004984:	4802      	ldr	r0, [pc, #8]	; (8004990 <TIM3_IRQHandler+0x10>)
 8004986:	f006 fa75 	bl	800ae74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800498a:	bf00      	nop
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	200004cc 	.word	0x200004cc

08004994 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004998:	4802      	ldr	r0, [pc, #8]	; (80049a4 <I2C1_EV_IRQHandler+0x10>)
 800499a:	f002 f80d 	bl	80069b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800499e:	bf00      	nop
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000318 	.word	0x20000318

080049a8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80049ac:	4802      	ldr	r0, [pc, #8]	; (80049b8 <RTC_Alarm_IRQHandler+0x10>)
 80049ae:	f005 f93d 	bl	8009c2c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200003c0 	.word	0x200003c0

080049bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  return 1;
 80049c0:	2301      	movs	r3, #1
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr

080049ca <_kill>:

int _kill(int pid, int sig)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80049d4:	f007 fd96 	bl	800c504 <__errno>
 80049d8:	4603      	mov	r3, r0
 80049da:	2216      	movs	r2, #22
 80049dc:	601a      	str	r2, [r3, #0]
  return -1;
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <_exit>:

void _exit (int status)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b082      	sub	sp, #8
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80049f2:	f04f 31ff 	mov.w	r1, #4294967295
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7ff ffe7 	bl	80049ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80049fc:	e7fe      	b.n	80049fc <_exit+0x12>

080049fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b086      	sub	sp, #24
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	e00a      	b.n	8004a26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a10:	f3af 8000 	nop.w
 8004a14:	4601      	mov	r1, r0
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	1c5a      	adds	r2, r3, #1
 8004a1a:	60ba      	str	r2, [r7, #8]
 8004a1c:	b2ca      	uxtb	r2, r1
 8004a1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	3301      	adds	r3, #1
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	dbf0      	blt.n	8004a10 <_read+0x12>
  }

  return len;
 8004a2e:	687b      	ldr	r3, [r7, #4]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a44:	2300      	movs	r3, #0
 8004a46:	617b      	str	r3, [r7, #20]
 8004a48:	e009      	b.n	8004a5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	60ba      	str	r2, [r7, #8]
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	dbf1      	blt.n	8004a4a <_write+0x12>
  }
  return len;
 8004a66:	687b      	ldr	r3, [r7, #4]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <_close>:

int _close(int file)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr

08004a86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a96:	605a      	str	r2, [r3, #4]
  return 0;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <_isatty>:

int _isatty(int file)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004aac:	2301      	movs	r3, #1
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr

08004ab8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bc80      	pop	{r7}
 8004ace:	4770      	bx	lr

08004ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ad8:	4a14      	ldr	r2, [pc, #80]	; (8004b2c <_sbrk+0x5c>)
 8004ada:	4b15      	ldr	r3, [pc, #84]	; (8004b30 <_sbrk+0x60>)
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ae4:	4b13      	ldr	r3, [pc, #76]	; (8004b34 <_sbrk+0x64>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d102      	bne.n	8004af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004aec:	4b11      	ldr	r3, [pc, #68]	; (8004b34 <_sbrk+0x64>)
 8004aee:	4a12      	ldr	r2, [pc, #72]	; (8004b38 <_sbrk+0x68>)
 8004af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004af2:	4b10      	ldr	r3, [pc, #64]	; (8004b34 <_sbrk+0x64>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4413      	add	r3, r2
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d207      	bcs.n	8004b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b00:	f007 fd00 	bl	800c504 <__errno>
 8004b04:	4603      	mov	r3, r0
 8004b06:	220c      	movs	r2, #12
 8004b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b0e:	e009      	b.n	8004b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b10:	4b08      	ldr	r3, [pc, #32]	; (8004b34 <_sbrk+0x64>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b16:	4b07      	ldr	r3, [pc, #28]	; (8004b34 <_sbrk+0x64>)
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	4a05      	ldr	r2, [pc, #20]	; (8004b34 <_sbrk+0x64>)
 8004b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b22:	68fb      	ldr	r3, [r7, #12]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3718      	adds	r7, #24
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	20005000 	.word	0x20005000
 8004b30:	00000400 	.word	0x00000400
 8004b34:	20000564 	.word	0x20000564
 8004b38:	200006f0 	.word	0x200006f0

08004b3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b40:	bf00      	nop
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr

08004b48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004b48:	f7ff fff8 	bl	8004b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b4c:	480b      	ldr	r0, [pc, #44]	; (8004b7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004b4e:	490c      	ldr	r1, [pc, #48]	; (8004b80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004b50:	4a0c      	ldr	r2, [pc, #48]	; (8004b84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b54:	e002      	b.n	8004b5c <LoopCopyDataInit>

08004b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b5a:	3304      	adds	r3, #4

08004b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b60:	d3f9      	bcc.n	8004b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b62:	4a09      	ldr	r2, [pc, #36]	; (8004b88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004b64:	4c09      	ldr	r4, [pc, #36]	; (8004b8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b68:	e001      	b.n	8004b6e <LoopFillZerobss>

08004b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b6c:	3204      	adds	r2, #4

08004b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b70:	d3fb      	bcc.n	8004b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004b72:	f007 fccd 	bl	800c510 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b76:	f7fd f917 	bl	8001da8 <main>
  bx lr
 8004b7a:	4770      	bx	lr
  ldr r0, =_sdata
 8004b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b80:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8004b84:	0800d52c 	.word	0x0800d52c
  ldr r2, =_sbss
 8004b88:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8004b8c:	200006ec 	.word	0x200006ec

08004b90 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b90:	e7fe      	b.n	8004b90 <CAN1_RX1_IRQHandler>
	...

08004b94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b98:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <HAL_Init+0x28>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a07      	ldr	r2, [pc, #28]	; (8004bbc <HAL_Init+0x28>)
 8004b9e:	f043 0310 	orr.w	r3, r3, #16
 8004ba2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ba4:	2003      	movs	r0, #3
 8004ba6:	f000 fdb9 	bl	800571c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004baa:	200f      	movs	r0, #15
 8004bac:	f000 f808 	bl	8004bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bb0:	f7ff fc74 	bl	800449c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40022000 	.word	0x40022000

08004bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bc8:	4b12      	ldr	r3, [pc, #72]	; (8004c14 <HAL_InitTick+0x54>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4b12      	ldr	r3, [pc, #72]	; (8004c18 <HAL_InitTick+0x58>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fddf 	bl	80057a2 <HAL_SYSTICK_Config>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e00e      	b.n	8004c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b0f      	cmp	r3, #15
 8004bf2:	d80a      	bhi.n	8004c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfc:	f000 fd99 	bl	8005732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c00:	4a06      	ldr	r2, [pc, #24]	; (8004c1c <HAL_InitTick+0x5c>)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
 8004c08:	e000      	b.n	8004c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3708      	adds	r7, #8
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20000004 	.word	0x20000004
 8004c18:	2000000c 	.word	0x2000000c
 8004c1c:	20000008 	.word	0x20000008

08004c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c24:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <HAL_IncTick+0x1c>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4b05      	ldr	r3, [pc, #20]	; (8004c40 <HAL_IncTick+0x20>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4413      	add	r3, r2
 8004c30:	4a03      	ldr	r2, [pc, #12]	; (8004c40 <HAL_IncTick+0x20>)
 8004c32:	6013      	str	r3, [r2, #0]
}
 8004c34:	bf00      	nop
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	2000000c 	.word	0x2000000c
 8004c40:	20000568 	.word	0x20000568

08004c44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  return uwTick;
 8004c48:	4b02      	ldr	r3, [pc, #8]	; (8004c54 <HAL_GetTick+0x10>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr
 8004c54:	20000568 	.word	0x20000568

08004c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c60:	f7ff fff0 	bl	8004c44 <HAL_GetTick>
 8004c64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d005      	beq.n	8004c7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c72:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <HAL_Delay+0x44>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	461a      	mov	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004c7e:	bf00      	nop
 8004c80:	f7ff ffe0 	bl	8004c44 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d8f7      	bhi.n	8004c80 <HAL_Delay+0x28>
  {
  }
}
 8004c90:	bf00      	nop
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	2000000c 	.word	0x2000000c

08004ca0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004ca4:	4b04      	ldr	r3, [pc, #16]	; (8004cb8 <HAL_SuspendTick+0x18>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a03      	ldr	r2, [pc, #12]	; (8004cb8 <HAL_SuspendTick+0x18>)
 8004caa:	f023 0302 	bic.w	r3, r3, #2
 8004cae:	6013      	str	r3, [r2, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr
 8004cb8:	e000e010 	.word	0xe000e010

08004cbc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004cc0:	4b04      	ldr	r3, [pc, #16]	; (8004cd4 <HAL_ResumeTick+0x18>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a03      	ldr	r2, [pc, #12]	; (8004cd4 <HAL_ResumeTick+0x18>)
 8004cc6:	f043 0302 	orr.w	r3, r3, #2
 8004cca:	6013      	str	r3, [r2, #0]
}
 8004ccc:	bf00      	nop
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr
 8004cd4:	e000e010 	.word	0xe000e010

08004cd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e0be      	b.n	8004e78 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff fbf2 	bl	8004500 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fbc3 	bl	80054a8 <ADC_ConversionStop_Disable>
 8004d22:	4603      	mov	r3, r0
 8004d24:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f040 8099 	bne.w	8004e66 <HAL_ADC_Init+0x18e>
 8004d34:	7dfb      	ldrb	r3, [r7, #23]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f040 8095 	bne.w	8004e66 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d40:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d44:	f023 0302 	bic.w	r3, r3, #2
 8004d48:	f043 0202 	orr.w	r2, r3, #2
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d58:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7b1b      	ldrb	r3, [r3, #12]
 8004d5e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004d60:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d70:	d003      	beq.n	8004d7a <HAL_ADC_Init+0xa2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d102      	bne.n	8004d80 <HAL_ADC_Init+0xa8>
 8004d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d7e:	e000      	b.n	8004d82 <HAL_ADC_Init+0xaa>
 8004d80:	2300      	movs	r3, #0
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	7d1b      	ldrb	r3, [r3, #20]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d119      	bne.n	8004dc4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	7b1b      	ldrb	r3, [r3, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d109      	bne.n	8004dac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	035a      	lsls	r2, r3, #13
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	e00b      	b.n	8004dc4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db0:	f043 0220 	orr.w	r2, r3, #32
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dbc:	f043 0201 	orr.w	r2, r3, #1
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	4b28      	ldr	r3, [pc, #160]	; (8004e80 <HAL_ADC_Init+0x1a8>)
 8004de0:	4013      	ands	r3, r2
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	68b9      	ldr	r1, [r7, #8]
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df4:	d003      	beq.n	8004dfe <HAL_ADC_Init+0x126>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d104      	bne.n	8004e08 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	051b      	lsls	r3, r3, #20
 8004e06:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	4b18      	ldr	r3, [pc, #96]	; (8004e84 <HAL_ADC_Init+0x1ac>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d10b      	bne.n	8004e44 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e36:	f023 0303 	bic.w	r3, r3, #3
 8004e3a:	f043 0201 	orr.w	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e42:	e018      	b.n	8004e76 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e48:	f023 0312 	bic.w	r3, r3, #18
 8004e4c:	f043 0210 	orr.w	r2, r3, #16
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e58:	f043 0201 	orr.w	r2, r3, #1
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e64:	e007      	b.n	8004e76 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6a:	f043 0210 	orr.w	r2, r3, #16
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	ffe1f7fd 	.word	0xffe1f7fd
 8004e84:	ff1f0efe 	.word	0xff1f0efe

08004e88 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e90:	2300      	movs	r3, #0
 8004e92:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d101      	bne.n	8004ea2 <HAL_ADC_Start_IT+0x1a>
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	e0a0      	b.n	8004fe4 <HAL_ADC_Start_IT+0x15c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 faa2 	bl	80053f4 <ADC_Enable>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004eb4:	7bfb      	ldrb	r3, [r7, #15]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f040 808f 	bne.w	8004fda <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ec4:	f023 0301 	bic.w	r3, r3, #1
 8004ec8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a45      	ldr	r2, [pc, #276]	; (8004fec <HAL_ADC_Start_IT+0x164>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d105      	bne.n	8004ee6 <HAL_ADC_Start_IT+0x5e>
 8004eda:	4b45      	ldr	r3, [pc, #276]	; (8004ff0 <HAL_ADC_Start_IT+0x168>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d115      	bne.n	8004f12 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d026      	beq.n	8004f4e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f08:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004f10:	e01d      	b.n	8004f4e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f16:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a33      	ldr	r2, [pc, #204]	; (8004ff0 <HAL_ADC_Start_IT+0x168>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d004      	beq.n	8004f32 <HAL_ADC_Start_IT+0xaa>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a2f      	ldr	r2, [pc, #188]	; (8004fec <HAL_ADC_Start_IT+0x164>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10d      	bne.n	8004f4e <HAL_ADC_Start_IT+0xc6>
 8004f32:	4b2f      	ldr	r3, [pc, #188]	; (8004ff0 <HAL_ADC_Start_IT+0x168>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d007      	beq.n	8004f4e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d006      	beq.n	8004f68 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5e:	f023 0206 	bic.w	r2, r3, #6
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	62da      	str	r2, [r3, #44]	; 0x2c
 8004f66:	e002      	b.n	8004f6e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f06f 0202 	mvn.w	r2, #2
 8004f7e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0220 	orr.w	r2, r2, #32
 8004f8e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004f9a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004f9e:	d113      	bne.n	8004fc8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004fa4:	4a11      	ldr	r2, [pc, #68]	; (8004fec <HAL_ADC_Start_IT+0x164>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d105      	bne.n	8004fb6 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004faa:	4b11      	ldr	r3, [pc, #68]	; (8004ff0 <HAL_ADC_Start_IT+0x168>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d108      	bne.n	8004fc8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004fc4:	609a      	str	r2, [r3, #8]
 8004fc6:	e00c      	b.n	8004fe2 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689a      	ldr	r2, [r3, #8]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004fd6:	609a      	str	r2, [r3, #8]
 8004fd8:	e003      	b.n	8004fe2 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40012800 	.word	0x40012800
 8004ff0:	40012400 	.word	0x40012400

08004ff4 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_ADC_Stop_IT+0x1a>
 800500a:	2302      	movs	r3, #2
 800500c:	e022      	b.n	8005054 <HAL_ADC_Stop_IT+0x60>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fa46 	bl	80054a8 <ADC_ConversionStop_Disable>
 800501c:	4603      	mov	r3, r0
 800501e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d111      	bne.n	800504a <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0220 	bic.w	r2, r2, #32
 8005034:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800503e:	f023 0301 	bic.w	r3, r3, #1
 8005042:	f043 0201 	orr.w	r2, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005052:	7bfb      	ldrb	r3, [r7, #15]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800506a:	4618      	mov	r0, r3
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b00      	cmp	r3, #0
 8005094:	d03e      	beq.n	8005114 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d039      	beq.n	8005114 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d105      	bne.n	80050b8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80050c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80050c6:	d11d      	bne.n	8005104 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d119      	bne.n	8005104 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0220 	bic.w	r2, r2, #32
 80050de:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d105      	bne.n	8005104 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fc:	f043 0201 	orr.w	r2, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f7fd fd53 	bl	8002bb0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f06f 0212 	mvn.w	r2, #18
 8005112:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800511a:	2b00      	cmp	r3, #0
 800511c:	d04d      	beq.n	80051ba <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d048      	beq.n	80051ba <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512c:	f003 0310 	and.w	r3, r3, #16
 8005130:	2b00      	cmp	r3, #0
 8005132:	d105      	bne.n	8005140 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005138:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800514a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800514e:	d012      	beq.n	8005176 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800515a:	2b00      	cmp	r3, #0
 800515c:	d125      	bne.n	80051aa <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005168:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800516c:	d11d      	bne.n	80051aa <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005172:	2b00      	cmp	r3, #0
 8005174:	d119      	bne.n	80051aa <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	685a      	ldr	r2, [r3, #4]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005184:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800518a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519a:	2b00      	cmp	r3, #0
 800519c:	d105      	bne.n	80051aa <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a2:	f043 0201 	orr.w	r2, r3, #1
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f9bd 	bl	800552a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f06f 020c 	mvn.w	r2, #12
 80051b8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d012      	beq.n	80051ea <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00d      	beq.n	80051ea <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f809 	bl	80051f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0201 	mvn.w	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80051ea:	bf00      	nop
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	bc80      	pop	{r7}
 8005202:	4770      	bx	lr

08005204 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_ADC_ConfigChannel+0x20>
 8005220:	2302      	movs	r3, #2
 8005222:	e0dc      	b.n	80053de <HAL_ADC_ConfigChannel+0x1da>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	2b06      	cmp	r3, #6
 8005232:	d81c      	bhi.n	800526e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	4613      	mov	r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	4413      	add	r3, r2
 8005244:	3b05      	subs	r3, #5
 8005246:	221f      	movs	r2, #31
 8005248:	fa02 f303 	lsl.w	r3, r2, r3
 800524c:	43db      	mvns	r3, r3
 800524e:	4019      	ands	r1, r3
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	6818      	ldr	r0, [r3, #0]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	4613      	mov	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	3b05      	subs	r3, #5
 8005260:	fa00 f203 	lsl.w	r2, r0, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	635a      	str	r2, [r3, #52]	; 0x34
 800526c:	e03c      	b.n	80052e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b0c      	cmp	r3, #12
 8005274:	d81c      	bhi.n	80052b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	4613      	mov	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	3b23      	subs	r3, #35	; 0x23
 8005288:	221f      	movs	r2, #31
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	43db      	mvns	r3, r3
 8005290:	4019      	ands	r1, r3
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	6818      	ldr	r0, [r3, #0]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685a      	ldr	r2, [r3, #4]
 800529a:	4613      	mov	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	3b23      	subs	r3, #35	; 0x23
 80052a2:	fa00 f203 	lsl.w	r2, r0, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	631a      	str	r2, [r3, #48]	; 0x30
 80052ae:	e01b      	b.n	80052e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685a      	ldr	r2, [r3, #4]
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	3b41      	subs	r3, #65	; 0x41
 80052c2:	221f      	movs	r2, #31
 80052c4:	fa02 f303 	lsl.w	r3, r2, r3
 80052c8:	43db      	mvns	r3, r3
 80052ca:	4019      	ands	r1, r3
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	4613      	mov	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	3b41      	subs	r3, #65	; 0x41
 80052dc:	fa00 f203 	lsl.w	r2, r0, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b09      	cmp	r3, #9
 80052ee:	d91c      	bls.n	800532a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68d9      	ldr	r1, [r3, #12]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4613      	mov	r3, r2
 80052fc:	005b      	lsls	r3, r3, #1
 80052fe:	4413      	add	r3, r2
 8005300:	3b1e      	subs	r3, #30
 8005302:	2207      	movs	r2, #7
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	43db      	mvns	r3, r3
 800530a:	4019      	ands	r1, r3
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	6898      	ldr	r0, [r3, #8]
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	4613      	mov	r3, r2
 8005316:	005b      	lsls	r3, r3, #1
 8005318:	4413      	add	r3, r2
 800531a:	3b1e      	subs	r3, #30
 800531c:	fa00 f203 	lsl.w	r2, r0, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	60da      	str	r2, [r3, #12]
 8005328:	e019      	b.n	800535e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	6919      	ldr	r1, [r3, #16]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	4613      	mov	r3, r2
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	4413      	add	r3, r2
 800533a:	2207      	movs	r2, #7
 800533c:	fa02 f303 	lsl.w	r3, r2, r3
 8005340:	43db      	mvns	r3, r3
 8005342:	4019      	ands	r1, r3
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	6898      	ldr	r0, [r3, #8]
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	4613      	mov	r3, r2
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	4413      	add	r3, r2
 8005352:	fa00 f203 	lsl.w	r2, r0, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b10      	cmp	r3, #16
 8005364:	d003      	beq.n	800536e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800536a:	2b11      	cmp	r3, #17
 800536c:	d132      	bne.n	80053d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a1d      	ldr	r2, [pc, #116]	; (80053e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d125      	bne.n	80053c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d126      	bne.n	80053d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689a      	ldr	r2, [r3, #8]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005394:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b10      	cmp	r3, #16
 800539c:	d11a      	bne.n	80053d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800539e:	4b13      	ldr	r3, [pc, #76]	; (80053ec <HAL_ADC_ConfigChannel+0x1e8>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a13      	ldr	r2, [pc, #76]	; (80053f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80053a4:	fba2 2303 	umull	r2, r3, r2, r3
 80053a8:	0c9a      	lsrs	r2, r3, #18
 80053aa:	4613      	mov	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	4413      	add	r3, r2
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80053b4:	e002      	b.n	80053bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	3b01      	subs	r3, #1
 80053ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1f9      	bne.n	80053b6 <HAL_ADC_ConfigChannel+0x1b2>
 80053c2:	e007      	b.n	80053d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c8:	f043 0220 	orr.w	r2, r3, #32
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80053dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	40012400 	.word	0x40012400
 80053ec:	20000004 	.word	0x20000004
 80053f0:	431bde83 	.word	0x431bde83

080053f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005400:	2300      	movs	r3, #0
 8005402:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b01      	cmp	r3, #1
 8005410:	d040      	beq.n	8005494 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0201 	orr.w	r2, r2, #1
 8005420:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005422:	4b1f      	ldr	r3, [pc, #124]	; (80054a0 <ADC_Enable+0xac>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a1f      	ldr	r2, [pc, #124]	; (80054a4 <ADC_Enable+0xb0>)
 8005428:	fba2 2303 	umull	r2, r3, r2, r3
 800542c:	0c9b      	lsrs	r3, r3, #18
 800542e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005430:	e002      	b.n	8005438 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	3b01      	subs	r3, #1
 8005436:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1f9      	bne.n	8005432 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800543e:	f7ff fc01 	bl	8004c44 <HAL_GetTick>
 8005442:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005444:	e01f      	b.n	8005486 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005446:	f7ff fbfd 	bl	8004c44 <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d918      	bls.n	8005486 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b01      	cmp	r3, #1
 8005460:	d011      	beq.n	8005486 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	f043 0210 	orr.w	r2, r3, #16
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005472:	f043 0201 	orr.w	r2, r3, #1
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e007      	b.n	8005496 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b01      	cmp	r3, #1
 8005492:	d1d8      	bne.n	8005446 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000004 	.word	0x20000004
 80054a4:	431bde83 	.word	0x431bde83

080054a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054b0:	2300      	movs	r3, #0
 80054b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d12e      	bne.n	8005520 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 0201 	bic.w	r2, r2, #1
 80054d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80054d2:	f7ff fbb7 	bl	8004c44 <HAL_GetTick>
 80054d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80054d8:	e01b      	b.n	8005512 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80054da:	f7ff fbb3 	bl	8004c44 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d914      	bls.n	8005512 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d10d      	bne.n	8005512 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fa:	f043 0210 	orr.w	r2, r3, #16
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005506:	f043 0201 	orr.w	r2, r3, #1
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e007      	b.n	8005522 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b01      	cmp	r3, #1
 800551e:	d0dc      	beq.n	80054da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	bc80      	pop	{r7}
 800553a:	4770      	bx	lr

0800553c <__NVIC_SetPriorityGrouping>:
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800554c:	4b0c      	ldr	r3, [pc, #48]	; (8005580 <__NVIC_SetPriorityGrouping+0x44>)
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005558:	4013      	ands	r3, r2
 800555a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800556c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800556e:	4a04      	ldr	r2, [pc, #16]	; (8005580 <__NVIC_SetPriorityGrouping+0x44>)
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	60d3      	str	r3, [r2, #12]
}
 8005574:	bf00      	nop
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	bc80      	pop	{r7}
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	e000ed00 	.word	0xe000ed00

08005584 <__NVIC_GetPriorityGrouping>:
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005588:	4b04      	ldr	r3, [pc, #16]	; (800559c <__NVIC_GetPriorityGrouping+0x18>)
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	0a1b      	lsrs	r3, r3, #8
 800558e:	f003 0307 	and.w	r3, r3, #7
}
 8005592:	4618      	mov	r0, r3
 8005594:	46bd      	mov	sp, r7
 8005596:	bc80      	pop	{r7}
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	e000ed00 	.word	0xe000ed00

080055a0 <__NVIC_EnableIRQ>:
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	4603      	mov	r3, r0
 80055a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	db0b      	blt.n	80055ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055b2:	79fb      	ldrb	r3, [r7, #7]
 80055b4:	f003 021f 	and.w	r2, r3, #31
 80055b8:	4906      	ldr	r1, [pc, #24]	; (80055d4 <__NVIC_EnableIRQ+0x34>)
 80055ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055be:	095b      	lsrs	r3, r3, #5
 80055c0:	2001      	movs	r0, #1
 80055c2:	fa00 f202 	lsl.w	r2, r0, r2
 80055c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80055ca:	bf00      	nop
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr
 80055d4:	e000e100 	.word	0xe000e100

080055d8 <__NVIC_DisableIRQ>:
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	db12      	blt.n	8005610 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	f003 021f 	and.w	r2, r3, #31
 80055f0:	490a      	ldr	r1, [pc, #40]	; (800561c <__NVIC_DisableIRQ+0x44>)
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	2001      	movs	r0, #1
 80055fa:	fa00 f202 	lsl.w	r2, r0, r2
 80055fe:	3320      	adds	r3, #32
 8005600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005604:	f3bf 8f4f 	dsb	sy
}
 8005608:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800560a:	f3bf 8f6f 	isb	sy
}
 800560e:	bf00      	nop
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	bc80      	pop	{r7}
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000e100 	.word	0xe000e100

08005620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	4603      	mov	r3, r0
 8005628:	6039      	str	r1, [r7, #0]
 800562a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800562c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005630:	2b00      	cmp	r3, #0
 8005632:	db0a      	blt.n	800564a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	b2da      	uxtb	r2, r3
 8005638:	490c      	ldr	r1, [pc, #48]	; (800566c <__NVIC_SetPriority+0x4c>)
 800563a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563e:	0112      	lsls	r2, r2, #4
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	440b      	add	r3, r1
 8005644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005648:	e00a      	b.n	8005660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	b2da      	uxtb	r2, r3
 800564e:	4908      	ldr	r1, [pc, #32]	; (8005670 <__NVIC_SetPriority+0x50>)
 8005650:	79fb      	ldrb	r3, [r7, #7]
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	3b04      	subs	r3, #4
 8005658:	0112      	lsls	r2, r2, #4
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	440b      	add	r3, r1
 800565e:	761a      	strb	r2, [r3, #24]
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	bc80      	pop	{r7}
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	e000e100 	.word	0xe000e100
 8005670:	e000ed00 	.word	0xe000ed00

08005674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005674:	b480      	push	{r7}
 8005676:	b089      	sub	sp, #36	; 0x24
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f1c3 0307 	rsb	r3, r3, #7
 800568e:	2b04      	cmp	r3, #4
 8005690:	bf28      	it	cs
 8005692:	2304      	movcs	r3, #4
 8005694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	3304      	adds	r3, #4
 800569a:	2b06      	cmp	r3, #6
 800569c:	d902      	bls.n	80056a4 <NVIC_EncodePriority+0x30>
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	3b03      	subs	r3, #3
 80056a2:	e000      	b.n	80056a6 <NVIC_EncodePriority+0x32>
 80056a4:	2300      	movs	r3, #0
 80056a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056a8:	f04f 32ff 	mov.w	r2, #4294967295
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	43da      	mvns	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	401a      	ands	r2, r3
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056bc:	f04f 31ff 	mov.w	r1, #4294967295
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	fa01 f303 	lsl.w	r3, r1, r3
 80056c6:	43d9      	mvns	r1, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056cc:	4313      	orrs	r3, r2
         );
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3724      	adds	r7, #36	; 0x24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr

080056d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3b01      	subs	r3, #1
 80056e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056e8:	d301      	bcc.n	80056ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056ea:	2301      	movs	r3, #1
 80056ec:	e00f      	b.n	800570e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056ee:	4a0a      	ldr	r2, [pc, #40]	; (8005718 <SysTick_Config+0x40>)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056f6:	210f      	movs	r1, #15
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	f7ff ff90 	bl	8005620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005700:	4b05      	ldr	r3, [pc, #20]	; (8005718 <SysTick_Config+0x40>)
 8005702:	2200      	movs	r2, #0
 8005704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005706:	4b04      	ldr	r3, [pc, #16]	; (8005718 <SysTick_Config+0x40>)
 8005708:	2207      	movs	r2, #7
 800570a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	e000e010 	.word	0xe000e010

0800571c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7ff ff09 	bl	800553c <__NVIC_SetPriorityGrouping>
}
 800572a:	bf00      	nop
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005732:	b580      	push	{r7, lr}
 8005734:	b086      	sub	sp, #24
 8005736:	af00      	add	r7, sp, #0
 8005738:	4603      	mov	r3, r0
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]
 800573e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005740:	2300      	movs	r3, #0
 8005742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005744:	f7ff ff1e 	bl	8005584 <__NVIC_GetPriorityGrouping>
 8005748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	68b9      	ldr	r1, [r7, #8]
 800574e:	6978      	ldr	r0, [r7, #20]
 8005750:	f7ff ff90 	bl	8005674 <NVIC_EncodePriority>
 8005754:	4602      	mov	r2, r0
 8005756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800575a:	4611      	mov	r1, r2
 800575c:	4618      	mov	r0, r3
 800575e:	f7ff ff5f 	bl	8005620 <__NVIC_SetPriority>
}
 8005762:	bf00      	nop
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b082      	sub	sp, #8
 800576e:	af00      	add	r7, sp, #0
 8005770:	4603      	mov	r3, r0
 8005772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff ff11 	bl	80055a0 <__NVIC_EnableIRQ>
}
 800577e:	bf00      	nop
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b082      	sub	sp, #8
 800578a:	af00      	add	r7, sp, #0
 800578c:	4603      	mov	r3, r0
 800578e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005794:	4618      	mov	r0, r3
 8005796:	f7ff ff1f 	bl	80055d8 <__NVIC_DisableIRQ>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b082      	sub	sp, #8
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7ff ff94 	bl	80056d8 <SysTick_Config>
 80057b0:	4603      	mov	r3, r0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
	...

080057bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057c4:	2300      	movs	r3, #0
 80057c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d005      	beq.n	80057e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2204      	movs	r2, #4
 80057d8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	73fb      	strb	r3, [r7, #15]
 80057de:	e051      	b.n	8005884 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 020e 	bic.w	r2, r2, #14
 80057ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0201 	bic.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a22      	ldr	r2, [pc, #136]	; (8005890 <HAL_DMA_Abort_IT+0xd4>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d029      	beq.n	800585e <HAL_DMA_Abort_IT+0xa2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a21      	ldr	r2, [pc, #132]	; (8005894 <HAL_DMA_Abort_IT+0xd8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d022      	beq.n	800585a <HAL_DMA_Abort_IT+0x9e>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a1f      	ldr	r2, [pc, #124]	; (8005898 <HAL_DMA_Abort_IT+0xdc>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d01a      	beq.n	8005854 <HAL_DMA_Abort_IT+0x98>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a1e      	ldr	r2, [pc, #120]	; (800589c <HAL_DMA_Abort_IT+0xe0>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d012      	beq.n	800584e <HAL_DMA_Abort_IT+0x92>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a1c      	ldr	r2, [pc, #112]	; (80058a0 <HAL_DMA_Abort_IT+0xe4>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00a      	beq.n	8005848 <HAL_DMA_Abort_IT+0x8c>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1b      	ldr	r2, [pc, #108]	; (80058a4 <HAL_DMA_Abort_IT+0xe8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d102      	bne.n	8005842 <HAL_DMA_Abort_IT+0x86>
 800583c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005840:	e00e      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 8005842:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005846:	e00b      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 8005848:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800584c:	e008      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 800584e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005852:	e005      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 8005854:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005858:	e002      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 800585a:	2310      	movs	r3, #16
 800585c:	e000      	b.n	8005860 <HAL_DMA_Abort_IT+0xa4>
 800585e:	2301      	movs	r3, #1
 8005860:	4a11      	ldr	r2, [pc, #68]	; (80058a8 <HAL_DMA_Abort_IT+0xec>)
 8005862:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	4798      	blx	r3
    } 
  }
  return status;
 8005884:	7bfb      	ldrb	r3, [r7, #15]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	40020008 	.word	0x40020008
 8005894:	4002001c 	.word	0x4002001c
 8005898:	40020030 	.word	0x40020030
 800589c:	40020044 	.word	0x40020044
 80058a0:	40020058 	.word	0x40020058
 80058a4:	4002006c 	.word	0x4002006c
 80058a8:	40020000 	.word	0x40020000

080058ac <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80058ba:	b2db      	uxtb	r3, r3
}
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bc80      	pop	{r7}
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80058c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ca:	b087      	sub	sp, #28
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80058de:	2300      	movs	r3, #0
 80058e0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80058e2:	4b2f      	ldr	r3, [pc, #188]	; (80059a0 <HAL_FLASH_Program+0xd8>)
 80058e4:	7e1b      	ldrb	r3, [r3, #24]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d101      	bne.n	80058ee <HAL_FLASH_Program+0x26>
 80058ea:	2302      	movs	r3, #2
 80058ec:	e054      	b.n	8005998 <HAL_FLASH_Program+0xd0>
 80058ee:	4b2c      	ldr	r3, [pc, #176]	; (80059a0 <HAL_FLASH_Program+0xd8>)
 80058f0:	2201      	movs	r2, #1
 80058f2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80058f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80058f8:	f000 f8b2 	bl	8005a60 <FLASH_WaitForLastOperation>
 80058fc:	4603      	mov	r3, r0
 80058fe:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8005900:	7dfb      	ldrb	r3, [r7, #23]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d144      	bne.n	8005990 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d102      	bne.n	8005912 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800590c:	2301      	movs	r3, #1
 800590e:	757b      	strb	r3, [r7, #21]
 8005910:	e007      	b.n	8005922 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b02      	cmp	r3, #2
 8005916:	d102      	bne.n	800591e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8005918:	2302      	movs	r3, #2
 800591a:	757b      	strb	r3, [r7, #21]
 800591c:	e001      	b.n	8005922 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800591e:	2304      	movs	r3, #4
 8005920:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8005922:	2300      	movs	r3, #0
 8005924:	75bb      	strb	r3, [r7, #22]
 8005926:	e02d      	b.n	8005984 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005928:	7dbb      	ldrb	r3, [r7, #22]
 800592a:	005a      	lsls	r2, r3, #1
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	eb02 0c03 	add.w	ip, r2, r3
 8005932:	7dbb      	ldrb	r3, [r7, #22]
 8005934:	0119      	lsls	r1, r3, #4
 8005936:	e9d7 2300 	ldrd	r2, r3, [r7]
 800593a:	f1c1 0620 	rsb	r6, r1, #32
 800593e:	f1a1 0020 	sub.w	r0, r1, #32
 8005942:	fa22 f401 	lsr.w	r4, r2, r1
 8005946:	fa03 f606 	lsl.w	r6, r3, r6
 800594a:	4334      	orrs	r4, r6
 800594c:	fa23 f000 	lsr.w	r0, r3, r0
 8005950:	4304      	orrs	r4, r0
 8005952:	fa23 f501 	lsr.w	r5, r3, r1
 8005956:	b2a3      	uxth	r3, r4
 8005958:	4619      	mov	r1, r3
 800595a:	4660      	mov	r0, ip
 800595c:	f000 f864 	bl	8005a28 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005960:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005964:	f000 f87c 	bl	8005a60 <FLASH_WaitForLastOperation>
 8005968:	4603      	mov	r3, r0
 800596a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800596c:	4b0d      	ldr	r3, [pc, #52]	; (80059a4 <HAL_FLASH_Program+0xdc>)
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	4a0c      	ldr	r2, [pc, #48]	; (80059a4 <HAL_FLASH_Program+0xdc>)
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8005978:	7dfb      	ldrb	r3, [r7, #23]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d107      	bne.n	800598e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800597e:	7dbb      	ldrb	r3, [r7, #22]
 8005980:	3301      	adds	r3, #1
 8005982:	75bb      	strb	r3, [r7, #22]
 8005984:	7dba      	ldrb	r2, [r7, #22]
 8005986:	7d7b      	ldrb	r3, [r7, #21]
 8005988:	429a      	cmp	r2, r3
 800598a:	d3cd      	bcc.n	8005928 <HAL_FLASH_Program+0x60>
 800598c:	e000      	b.n	8005990 <HAL_FLASH_Program+0xc8>
      {
        break;
 800598e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005990:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <HAL_FLASH_Program+0xd8>)
 8005992:	2200      	movs	r2, #0
 8005994:	761a      	strb	r2, [r3, #24]

  return status;
 8005996:	7dfb      	ldrb	r3, [r7, #23]
}
 8005998:	4618      	mov	r0, r3
 800599a:	371c      	adds	r7, #28
 800599c:	46bd      	mov	sp, r7
 800599e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059a0:	20000570 	.word	0x20000570
 80059a4:	40022000 	.word	0x40022000

080059a8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80059b2:	4b0d      	ldr	r3, [pc, #52]	; (80059e8 <HAL_FLASH_Unlock+0x40>)
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00d      	beq.n	80059da <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <HAL_FLASH_Unlock+0x40>)
 80059c0:	4a0a      	ldr	r2, [pc, #40]	; (80059ec <HAL_FLASH_Unlock+0x44>)
 80059c2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80059c4:	4b08      	ldr	r3, [pc, #32]	; (80059e8 <HAL_FLASH_Unlock+0x40>)
 80059c6:	4a0a      	ldr	r2, [pc, #40]	; (80059f0 <HAL_FLASH_Unlock+0x48>)
 80059c8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80059ca:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <HAL_FLASH_Unlock+0x40>)
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80059da:	79fb      	ldrb	r3, [r7, #7]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40022000 	.word	0x40022000
 80059ec:	45670123 	.word	0x45670123
 80059f0:	cdef89ab 	.word	0xcdef89ab

080059f4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80059f8:	4b05      	ldr	r3, [pc, #20]	; (8005a10 <HAL_FLASH_Lock+0x1c>)
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	4a04      	ldr	r2, [pc, #16]	; (8005a10 <HAL_FLASH_Lock+0x1c>)
 80059fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a02:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40022000 	.word	0x40022000

08005a14 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8005a14:	b480      	push	{r7}
 8005a16:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005a18:	4b02      	ldr	r3, [pc, #8]	; (8005a24 <HAL_FLASH_GetError+0x10>)
 8005a1a:	69db      	ldr	r3, [r3, #28]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bc80      	pop	{r7}
 8005a22:	4770      	bx	lr
 8005a24:	20000570 	.word	0x20000570

08005a28 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	460b      	mov	r3, r1
 8005a32:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005a34:	4b08      	ldr	r3, [pc, #32]	; (8005a58 <FLASH_Program_HalfWord+0x30>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005a3a:	4b08      	ldr	r3, [pc, #32]	; (8005a5c <FLASH_Program_HalfWord+0x34>)
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	4a07      	ldr	r2, [pc, #28]	; (8005a5c <FLASH_Program_HalfWord+0x34>)
 8005a40:	f043 0301 	orr.w	r3, r3, #1
 8005a44:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	887a      	ldrh	r2, [r7, #2]
 8005a4a:	801a      	strh	r2, [r3, #0]
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	20000570 	.word	0x20000570
 8005a5c:	40022000 	.word	0x40022000

08005a60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005a68:	f7ff f8ec 	bl	8004c44 <HAL_GetTick>
 8005a6c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005a6e:	e010      	b.n	8005a92 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a76:	d00c      	beq.n	8005a92 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <FLASH_WaitForLastOperation+0x2e>
 8005a7e:	f7ff f8e1 	bl	8004c44 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d201      	bcs.n	8005a92 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e025      	b.n	8005ade <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005a92:	4b15      	ldr	r3, [pc, #84]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e8      	bne.n	8005a70 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005a9e:	4b12      	ldr	r3, [pc, #72]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	f003 0320 	and.w	r3, r3, #32
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005aaa:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005aac:	2220      	movs	r2, #32
 8005aae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005ab0:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005abc:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d105      	bne.n	8005ad4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005ac8:	4b07      	ldr	r3, [pc, #28]	; (8005ae8 <FLASH_WaitForLastOperation+0x88>)
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005ad4:	f000 f80a 	bl	8005aec <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e000      	b.n	8005ade <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	40022000 	.word	0x40022000

08005aec <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8005af2:	2300      	movs	r3, #0
 8005af4:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005af6:	4b23      	ldr	r3, [pc, #140]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d009      	beq.n	8005b16 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005b02:	4b21      	ldr	r3, [pc, #132]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b04:	69db      	ldr	r3, [r3, #28]
 8005b06:	f043 0302 	orr.w	r3, r3, #2
 8005b0a:	4a1f      	ldr	r2, [pc, #124]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b0c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f043 0310 	orr.w	r3, r3, #16
 8005b14:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005b16:	4b1b      	ldr	r3, [pc, #108]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f003 0304 	and.w	r3, r3, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d009      	beq.n	8005b36 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005b22:	4b19      	ldr	r3, [pc, #100]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	f043 0301 	orr.w	r3, r3, #1
 8005b2a:	4a17      	ldr	r2, [pc, #92]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b2c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f043 0304 	orr.w	r3, r3, #4
 8005b34:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8005b36:	4b13      	ldr	r3, [pc, #76]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f003 0301 	and.w	r3, r3, #1
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00b      	beq.n	8005b5a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8005b42:	4b11      	ldr	r3, [pc, #68]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	f043 0304 	orr.w	r3, r3, #4
 8005b4a:	4a0f      	ldr	r2, [pc, #60]	; (8005b88 <FLASH_SetErrorCode+0x9c>)
 8005b4c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8005b4e:	4b0d      	ldr	r3, [pc, #52]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	4a0c      	ldr	r2, [pc, #48]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f240 1201 	movw	r2, #257	; 0x101
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d106      	bne.n	8005b72 <FLASH_SetErrorCode+0x86>
 8005b64:	4b07      	ldr	r3, [pc, #28]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b66:	69db      	ldr	r3, [r3, #28]
 8005b68:	4a06      	ldr	r2, [pc, #24]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b6a:	f023 0301 	bic.w	r3, r3, #1
 8005b6e:	61d3      	str	r3, [r2, #28]
}  
 8005b70:	e002      	b.n	8005b78 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005b72:	4a04      	ldr	r2, [pc, #16]	; (8005b84 <FLASH_SetErrorCode+0x98>)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	60d3      	str	r3, [r2, #12]
}  
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bc80      	pop	{r7}
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	40022000 	.word	0x40022000
 8005b88:	20000570 	.word	0x20000570

08005b8c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005b9e:	4b2f      	ldr	r3, [pc, #188]	; (8005c5c <HAL_FLASHEx_Erase+0xd0>)
 8005ba0:	7e1b      	ldrb	r3, [r3, #24]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d101      	bne.n	8005baa <HAL_FLASHEx_Erase+0x1e>
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	e053      	b.n	8005c52 <HAL_FLASHEx_Erase+0xc6>
 8005baa:	4b2c      	ldr	r3, [pc, #176]	; (8005c5c <HAL_FLASHEx_Erase+0xd0>)
 8005bac:	2201      	movs	r2, #1
 8005bae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d116      	bne.n	8005be6 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005bb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bbc:	f7ff ff50 	bl	8005a60 <FLASH_WaitForLastOperation>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d141      	bne.n	8005c4a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8005bc6:	2001      	movs	r0, #1
 8005bc8:	f000 f84c 	bl	8005c64 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005bcc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bd0:	f7ff ff46 	bl	8005a60 <FLASH_WaitForLastOperation>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8005bd8:	4b21      	ldr	r3, [pc, #132]	; (8005c60 <HAL_FLASHEx_Erase+0xd4>)
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	4a20      	ldr	r2, [pc, #128]	; (8005c60 <HAL_FLASHEx_Erase+0xd4>)
 8005bde:	f023 0304 	bic.w	r3, r3, #4
 8005be2:	6113      	str	r3, [r2, #16]
 8005be4:	e031      	b.n	8005c4a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005be6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bea:	f7ff ff39 	bl	8005a60 <FLASH_WaitForLastOperation>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d12a      	bne.n	8005c4a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bfa:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	e019      	b.n	8005c38 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8005c04:	68b8      	ldr	r0, [r7, #8]
 8005c06:	f000 f849 	bl	8005c9c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c0a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c0e:	f7ff ff27 	bl	8005a60 <FLASH_WaitForLastOperation>
 8005c12:	4603      	mov	r3, r0
 8005c14:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005c16:	4b12      	ldr	r3, [pc, #72]	; (8005c60 <HAL_FLASHEx_Erase+0xd4>)
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	4a11      	ldr	r2, [pc, #68]	; (8005c60 <HAL_FLASHEx_Erase+0xd4>)
 8005c1c:	f023 0302 	bic.w	r3, r3, #2
 8005c20:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d003      	beq.n	8005c30 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	601a      	str	r2, [r3, #0]
            break;
 8005c2e:	e00c      	b.n	8005c4a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c36:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	029a      	lsls	r2, r3, #10
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	4413      	add	r3, r2
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d3dc      	bcc.n	8005c04 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005c4a:	4b04      	ldr	r3, [pc, #16]	; (8005c5c <HAL_FLASHEx_Erase+0xd0>)
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	761a      	strb	r2, [r3, #24]

  return status;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000570 	.word	0x20000570
 8005c60:	40022000 	.word	0x40022000

08005c64 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c6c:	4b09      	ldr	r3, [pc, #36]	; (8005c94 <FLASH_MassErase+0x30>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005c72:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <FLASH_MassErase+0x34>)
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	4a08      	ldr	r2, [pc, #32]	; (8005c98 <FLASH_MassErase+0x34>)
 8005c78:	f043 0304 	orr.w	r3, r3, #4
 8005c7c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005c7e:	4b06      	ldr	r3, [pc, #24]	; (8005c98 <FLASH_MassErase+0x34>)
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	4a05      	ldr	r2, [pc, #20]	; (8005c98 <FLASH_MassErase+0x34>)
 8005c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c88:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bc80      	pop	{r7}
 8005c92:	4770      	bx	lr
 8005c94:	20000570 	.word	0x20000570
 8005c98:	40022000 	.word	0x40022000

08005c9c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005ca4:	4b0b      	ldr	r3, [pc, #44]	; (8005cd4 <FLASH_PageErase+0x38>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005caa:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <FLASH_PageErase+0x3c>)
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	4a0a      	ldr	r2, [pc, #40]	; (8005cd8 <FLASH_PageErase+0x3c>)
 8005cb0:	f043 0302 	orr.w	r3, r3, #2
 8005cb4:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8005cb6:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <FLASH_PageErase+0x3c>)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005cbc:	4b06      	ldr	r3, [pc, #24]	; (8005cd8 <FLASH_PageErase+0x3c>)
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	4a05      	ldr	r2, [pc, #20]	; (8005cd8 <FLASH_PageErase+0x3c>)
 8005cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cc6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	20000570 	.word	0x20000570
 8005cd8:	40022000 	.word	0x40022000

08005cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b08b      	sub	sp, #44	; 0x2c
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005cea:	2300      	movs	r3, #0
 8005cec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005cee:	e169      	b.n	8005fc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69fa      	ldr	r2, [r7, #28]
 8005d00:	4013      	ands	r3, r2
 8005d02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	f040 8158 	bne.w	8005fbe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	4a9a      	ldr	r2, [pc, #616]	; (8005f7c <HAL_GPIO_Init+0x2a0>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d05e      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
 8005d18:	4a98      	ldr	r2, [pc, #608]	; (8005f7c <HAL_GPIO_Init+0x2a0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d875      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d1e:	4a98      	ldr	r2, [pc, #608]	; (8005f80 <HAL_GPIO_Init+0x2a4>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d058      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
 8005d24:	4a96      	ldr	r2, [pc, #600]	; (8005f80 <HAL_GPIO_Init+0x2a4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d86f      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d2a:	4a96      	ldr	r2, [pc, #600]	; (8005f84 <HAL_GPIO_Init+0x2a8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d052      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
 8005d30:	4a94      	ldr	r2, [pc, #592]	; (8005f84 <HAL_GPIO_Init+0x2a8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d869      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d36:	4a94      	ldr	r2, [pc, #592]	; (8005f88 <HAL_GPIO_Init+0x2ac>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d04c      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
 8005d3c:	4a92      	ldr	r2, [pc, #584]	; (8005f88 <HAL_GPIO_Init+0x2ac>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d863      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d42:	4a92      	ldr	r2, [pc, #584]	; (8005f8c <HAL_GPIO_Init+0x2b0>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d046      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
 8005d48:	4a90      	ldr	r2, [pc, #576]	; (8005f8c <HAL_GPIO_Init+0x2b0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d85d      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d4e:	2b12      	cmp	r3, #18
 8005d50:	d82a      	bhi.n	8005da8 <HAL_GPIO_Init+0xcc>
 8005d52:	2b12      	cmp	r3, #18
 8005d54:	d859      	bhi.n	8005e0a <HAL_GPIO_Init+0x12e>
 8005d56:	a201      	add	r2, pc, #4	; (adr r2, 8005d5c <HAL_GPIO_Init+0x80>)
 8005d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d5c:	08005dd7 	.word	0x08005dd7
 8005d60:	08005db1 	.word	0x08005db1
 8005d64:	08005dc3 	.word	0x08005dc3
 8005d68:	08005e05 	.word	0x08005e05
 8005d6c:	08005e0b 	.word	0x08005e0b
 8005d70:	08005e0b 	.word	0x08005e0b
 8005d74:	08005e0b 	.word	0x08005e0b
 8005d78:	08005e0b 	.word	0x08005e0b
 8005d7c:	08005e0b 	.word	0x08005e0b
 8005d80:	08005e0b 	.word	0x08005e0b
 8005d84:	08005e0b 	.word	0x08005e0b
 8005d88:	08005e0b 	.word	0x08005e0b
 8005d8c:	08005e0b 	.word	0x08005e0b
 8005d90:	08005e0b 	.word	0x08005e0b
 8005d94:	08005e0b 	.word	0x08005e0b
 8005d98:	08005e0b 	.word	0x08005e0b
 8005d9c:	08005e0b 	.word	0x08005e0b
 8005da0:	08005db9 	.word	0x08005db9
 8005da4:	08005dcd 	.word	0x08005dcd
 8005da8:	4a79      	ldr	r2, [pc, #484]	; (8005f90 <HAL_GPIO_Init+0x2b4>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d013      	beq.n	8005dd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005dae:	e02c      	b.n	8005e0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	623b      	str	r3, [r7, #32]
          break;
 8005db6:	e029      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	623b      	str	r3, [r7, #32]
          break;
 8005dc0:	e024      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	3308      	adds	r3, #8
 8005dc8:	623b      	str	r3, [r7, #32]
          break;
 8005dca:	e01f      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	330c      	adds	r3, #12
 8005dd2:	623b      	str	r3, [r7, #32]
          break;
 8005dd4:	e01a      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d102      	bne.n	8005de4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005dde:	2304      	movs	r3, #4
 8005de0:	623b      	str	r3, [r7, #32]
          break;
 8005de2:	e013      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d105      	bne.n	8005df8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005dec:	2308      	movs	r3, #8
 8005dee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	69fa      	ldr	r2, [r7, #28]
 8005df4:	611a      	str	r2, [r3, #16]
          break;
 8005df6:	e009      	b.n	8005e0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005df8:	2308      	movs	r3, #8
 8005dfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	69fa      	ldr	r2, [r7, #28]
 8005e00:	615a      	str	r2, [r3, #20]
          break;
 8005e02:	e003      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005e04:	2300      	movs	r3, #0
 8005e06:	623b      	str	r3, [r7, #32]
          break;
 8005e08:	e000      	b.n	8005e0c <HAL_GPIO_Init+0x130>
          break;
 8005e0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	2bff      	cmp	r3, #255	; 0xff
 8005e10:	d801      	bhi.n	8005e16 <HAL_GPIO_Init+0x13a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	e001      	b.n	8005e1a <HAL_GPIO_Init+0x13e>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	3304      	adds	r3, #4
 8005e1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	2bff      	cmp	r3, #255	; 0xff
 8005e20:	d802      	bhi.n	8005e28 <HAL_GPIO_Init+0x14c>
 8005e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	e002      	b.n	8005e2e <HAL_GPIO_Init+0x152>
 8005e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2a:	3b08      	subs	r3, #8
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	210f      	movs	r1, #15
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	fa01 f303 	lsl.w	r3, r1, r3
 8005e3c:	43db      	mvns	r3, r3
 8005e3e:	401a      	ands	r2, r3
 8005e40:	6a39      	ldr	r1, [r7, #32]
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	fa01 f303 	lsl.w	r3, r1, r3
 8005e48:	431a      	orrs	r2, r3
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 80b1 	beq.w	8005fbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005e5c:	4b4d      	ldr	r3, [pc, #308]	; (8005f94 <HAL_GPIO_Init+0x2b8>)
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	4a4c      	ldr	r2, [pc, #304]	; (8005f94 <HAL_GPIO_Init+0x2b8>)
 8005e62:	f043 0301 	orr.w	r3, r3, #1
 8005e66:	6193      	str	r3, [r2, #24]
 8005e68:	4b4a      	ldr	r3, [pc, #296]	; (8005f94 <HAL_GPIO_Init+0x2b8>)
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	60bb      	str	r3, [r7, #8]
 8005e72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005e74:	4a48      	ldr	r2, [pc, #288]	; (8005f98 <HAL_GPIO_Init+0x2bc>)
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	089b      	lsrs	r3, r3, #2
 8005e7a:	3302      	adds	r3, #2
 8005e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	f003 0303 	and.w	r3, r3, #3
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	220f      	movs	r2, #15
 8005e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e90:	43db      	mvns	r3, r3
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	4013      	ands	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a40      	ldr	r2, [pc, #256]	; (8005f9c <HAL_GPIO_Init+0x2c0>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d013      	beq.n	8005ec8 <HAL_GPIO_Init+0x1ec>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a3f      	ldr	r2, [pc, #252]	; (8005fa0 <HAL_GPIO_Init+0x2c4>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d00d      	beq.n	8005ec4 <HAL_GPIO_Init+0x1e8>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a3e      	ldr	r2, [pc, #248]	; (8005fa4 <HAL_GPIO_Init+0x2c8>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d007      	beq.n	8005ec0 <HAL_GPIO_Init+0x1e4>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a3d      	ldr	r2, [pc, #244]	; (8005fa8 <HAL_GPIO_Init+0x2cc>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d101      	bne.n	8005ebc <HAL_GPIO_Init+0x1e0>
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e006      	b.n	8005eca <HAL_GPIO_Init+0x1ee>
 8005ebc:	2304      	movs	r3, #4
 8005ebe:	e004      	b.n	8005eca <HAL_GPIO_Init+0x1ee>
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	e002      	b.n	8005eca <HAL_GPIO_Init+0x1ee>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e000      	b.n	8005eca <HAL_GPIO_Init+0x1ee>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ecc:	f002 0203 	and.w	r2, r2, #3
 8005ed0:	0092      	lsls	r2, r2, #2
 8005ed2:	4093      	lsls	r3, r2
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005eda:	492f      	ldr	r1, [pc, #188]	; (8005f98 <HAL_GPIO_Init+0x2bc>)
 8005edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ede:	089b      	lsrs	r3, r3, #2
 8005ee0:	3302      	adds	r3, #2
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d006      	beq.n	8005f02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005ef4:	4b2d      	ldr	r3, [pc, #180]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005ef6:	689a      	ldr	r2, [r3, #8]
 8005ef8:	492c      	ldr	r1, [pc, #176]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	608b      	str	r3, [r1, #8]
 8005f00:	e006      	b.n	8005f10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005f02:	4b2a      	ldr	r3, [pc, #168]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	43db      	mvns	r3, r3
 8005f0a:	4928      	ldr	r1, [pc, #160]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d006      	beq.n	8005f2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005f1c:	4b23      	ldr	r3, [pc, #140]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f1e:	68da      	ldr	r2, [r3, #12]
 8005f20:	4922      	ldr	r1, [pc, #136]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	60cb      	str	r3, [r1, #12]
 8005f28:	e006      	b.n	8005f38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005f2a:	4b20      	ldr	r3, [pc, #128]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	43db      	mvns	r3, r3
 8005f32:	491e      	ldr	r1, [pc, #120]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d006      	beq.n	8005f52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005f44:	4b19      	ldr	r3, [pc, #100]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f46:	685a      	ldr	r2, [r3, #4]
 8005f48:	4918      	ldr	r1, [pc, #96]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	604b      	str	r3, [r1, #4]
 8005f50:	e006      	b.n	8005f60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005f52:	4b16      	ldr	r3, [pc, #88]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f54:	685a      	ldr	r2, [r3, #4]
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	43db      	mvns	r3, r3
 8005f5a:	4914      	ldr	r1, [pc, #80]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d021      	beq.n	8005fb0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005f6c:	4b0f      	ldr	r3, [pc, #60]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	490e      	ldr	r1, [pc, #56]	; (8005fac <HAL_GPIO_Init+0x2d0>)
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	600b      	str	r3, [r1, #0]
 8005f78:	e021      	b.n	8005fbe <HAL_GPIO_Init+0x2e2>
 8005f7a:	bf00      	nop
 8005f7c:	10320000 	.word	0x10320000
 8005f80:	10310000 	.word	0x10310000
 8005f84:	10220000 	.word	0x10220000
 8005f88:	10210000 	.word	0x10210000
 8005f8c:	10120000 	.word	0x10120000
 8005f90:	10110000 	.word	0x10110000
 8005f94:	40021000 	.word	0x40021000
 8005f98:	40010000 	.word	0x40010000
 8005f9c:	40010800 	.word	0x40010800
 8005fa0:	40010c00 	.word	0x40010c00
 8005fa4:	40011000 	.word	0x40011000
 8005fa8:	40011400 	.word	0x40011400
 8005fac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	; (8005fe0 <HAL_GPIO_Init+0x304>)
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	4909      	ldr	r1, [pc, #36]	; (8005fe0 <HAL_GPIO_Init+0x304>)
 8005fba:	4013      	ands	r3, r2
 8005fbc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fca:	fa22 f303 	lsr.w	r3, r2, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f47f ae8e 	bne.w	8005cf0 <HAL_GPIO_Init+0x14>
  }
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	372c      	adds	r7, #44	; 0x2c
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr
 8005fe0:	40010400 	.word	0x40010400

08005fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	807b      	strh	r3, [r7, #2]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ff4:	787b      	ldrb	r3, [r7, #1]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ffa:	887a      	ldrh	r2, [r7, #2]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006000:	e003      	b.n	800600a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006002:	887b      	ldrh	r3, [r7, #2]
 8006004:	041a      	lsls	r2, r3, #16
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	611a      	str	r2, [r3, #16]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr

08006014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	4603      	mov	r3, r0
 800601c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800601e:	4b08      	ldr	r3, [pc, #32]	; (8006040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	88fb      	ldrh	r3, [r7, #6]
 8006024:	4013      	ands	r3, r2
 8006026:	2b00      	cmp	r3, #0
 8006028:	d006      	beq.n	8006038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800602a:	4a05      	ldr	r2, [pc, #20]	; (8006040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800602c:	88fb      	ldrh	r3, [r7, #6]
 800602e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006030:	88fb      	ldrh	r3, [r7, #6]
 8006032:	4618      	mov	r0, r3
 8006034:	f7fc fe7c 	bl	8002d30 <HAL_GPIO_EXTI_Callback>
  }
}
 8006038:	bf00      	nop
 800603a:	3708      	adds	r7, #8
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40010400 	.word	0x40010400

08006044 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e12b      	b.n	80062ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d106      	bne.n	8006070 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7fe fa8c 	bl	8004588 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2224      	movs	r2, #36	; 0x24
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 0201 	bic.w	r2, r2, #1
 8006086:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006096:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060a8:	f002 fff0 	bl	800908c <HAL_RCC_GetPCLK1Freq>
 80060ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	4a81      	ldr	r2, [pc, #516]	; (80062b8 <HAL_I2C_Init+0x274>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d807      	bhi.n	80060c8 <HAL_I2C_Init+0x84>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	4a80      	ldr	r2, [pc, #512]	; (80062bc <HAL_I2C_Init+0x278>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	bf94      	ite	ls
 80060c0:	2301      	movls	r3, #1
 80060c2:	2300      	movhi	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	e006      	b.n	80060d6 <HAL_I2C_Init+0x92>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	4a7d      	ldr	r2, [pc, #500]	; (80062c0 <HAL_I2C_Init+0x27c>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	bf94      	ite	ls
 80060d0:	2301      	movls	r3, #1
 80060d2:	2300      	movhi	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d001      	beq.n	80060de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e0e7      	b.n	80062ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4a78      	ldr	r2, [pc, #480]	; (80062c4 <HAL_I2C_Init+0x280>)
 80060e2:	fba2 2303 	umull	r2, r3, r2, r3
 80060e6:	0c9b      	lsrs	r3, r3, #18
 80060e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	4a6a      	ldr	r2, [pc, #424]	; (80062b8 <HAL_I2C_Init+0x274>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d802      	bhi.n	8006118 <HAL_I2C_Init+0xd4>
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	3301      	adds	r3, #1
 8006116:	e009      	b.n	800612c <HAL_I2C_Init+0xe8>
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800611e:	fb02 f303 	mul.w	r3, r2, r3
 8006122:	4a69      	ldr	r2, [pc, #420]	; (80062c8 <HAL_I2C_Init+0x284>)
 8006124:	fba2 2303 	umull	r2, r3, r2, r3
 8006128:	099b      	lsrs	r3, r3, #6
 800612a:	3301      	adds	r3, #1
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	6812      	ldr	r2, [r2, #0]
 8006130:	430b      	orrs	r3, r1
 8006132:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800613e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	495c      	ldr	r1, [pc, #368]	; (80062b8 <HAL_I2C_Init+0x274>)
 8006148:	428b      	cmp	r3, r1
 800614a:	d819      	bhi.n	8006180 <HAL_I2C_Init+0x13c>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	1e59      	subs	r1, r3, #1
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	fbb1 f3f3 	udiv	r3, r1, r3
 800615a:	1c59      	adds	r1, r3, #1
 800615c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006160:	400b      	ands	r3, r1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_I2C_Init+0x138>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	1e59      	subs	r1, r3, #1
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	005b      	lsls	r3, r3, #1
 8006170:	fbb1 f3f3 	udiv	r3, r1, r3
 8006174:	3301      	adds	r3, #1
 8006176:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800617a:	e051      	b.n	8006220 <HAL_I2C_Init+0x1dc>
 800617c:	2304      	movs	r3, #4
 800617e:	e04f      	b.n	8006220 <HAL_I2C_Init+0x1dc>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d111      	bne.n	80061ac <HAL_I2C_Init+0x168>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	1e58      	subs	r0, r3, #1
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6859      	ldr	r1, [r3, #4]
 8006190:	460b      	mov	r3, r1
 8006192:	005b      	lsls	r3, r3, #1
 8006194:	440b      	add	r3, r1
 8006196:	fbb0 f3f3 	udiv	r3, r0, r3
 800619a:	3301      	adds	r3, #1
 800619c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	bf0c      	ite	eq
 80061a4:	2301      	moveq	r3, #1
 80061a6:	2300      	movne	r3, #0
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	e012      	b.n	80061d2 <HAL_I2C_Init+0x18e>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	1e58      	subs	r0, r3, #1
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6859      	ldr	r1, [r3, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	440b      	add	r3, r1
 80061ba:	0099      	lsls	r1, r3, #2
 80061bc:	440b      	add	r3, r1
 80061be:	fbb0 f3f3 	udiv	r3, r0, r3
 80061c2:	3301      	adds	r3, #1
 80061c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	bf0c      	ite	eq
 80061cc:	2301      	moveq	r3, #1
 80061ce:	2300      	movne	r3, #0
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <HAL_I2C_Init+0x196>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e022      	b.n	8006220 <HAL_I2C_Init+0x1dc>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10e      	bne.n	8006200 <HAL_I2C_Init+0x1bc>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	1e58      	subs	r0, r3, #1
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6859      	ldr	r1, [r3, #4]
 80061ea:	460b      	mov	r3, r1
 80061ec:	005b      	lsls	r3, r3, #1
 80061ee:	440b      	add	r3, r1
 80061f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80061f4:	3301      	adds	r3, #1
 80061f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061fe:	e00f      	b.n	8006220 <HAL_I2C_Init+0x1dc>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	1e58      	subs	r0, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6859      	ldr	r1, [r3, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	440b      	add	r3, r1
 800620e:	0099      	lsls	r1, r3, #2
 8006210:	440b      	add	r3, r1
 8006212:	fbb0 f3f3 	udiv	r3, r0, r3
 8006216:	3301      	adds	r3, #1
 8006218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800621c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006220:	6879      	ldr	r1, [r7, #4]
 8006222:	6809      	ldr	r1, [r1, #0]
 8006224:	4313      	orrs	r3, r2
 8006226:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69da      	ldr	r2, [r3, #28]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800624e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6911      	ldr	r1, [r2, #16]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	68d2      	ldr	r2, [r2, #12]
 800625a:	4311      	orrs	r1, r2
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6812      	ldr	r2, [r2, #0]
 8006260:	430b      	orrs	r3, r1
 8006262:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	695a      	ldr	r2, [r3, #20]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	431a      	orrs	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f042 0201 	orr.w	r2, r2, #1
 800628e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	000186a0 	.word	0x000186a0
 80062bc:	001e847f 	.word	0x001e847f
 80062c0:	003d08ff 	.word	0x003d08ff
 80062c4:	431bde83 	.word	0x431bde83
 80062c8:	10624dd3 	.word	0x10624dd3

080062cc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062de:	2b80      	cmp	r3, #128	; 0x80
 80062e0:	d103      	bne.n	80062ea <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2200      	movs	r2, #0
 80062e8:	611a      	str	r2, [r3, #16]
  }
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bc80      	pop	{r7}
 80062f2:	4770      	bx	lr

080062f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b088      	sub	sp, #32
 80062f8:	af02      	add	r7, sp, #8
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	4608      	mov	r0, r1
 80062fe:	4611      	mov	r1, r2
 8006300:	461a      	mov	r2, r3
 8006302:	4603      	mov	r3, r0
 8006304:	817b      	strh	r3, [r7, #10]
 8006306:	460b      	mov	r3, r1
 8006308:	813b      	strh	r3, [r7, #8]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800630e:	f7fe fc99 	bl	8004c44 <HAL_GetTick>
 8006312:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800631a:	b2db      	uxtb	r3, r3
 800631c:	2b20      	cmp	r3, #32
 800631e:	f040 80d9 	bne.w	80064d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	2319      	movs	r3, #25
 8006328:	2201      	movs	r2, #1
 800632a:	496d      	ldr	r1, [pc, #436]	; (80064e0 <HAL_I2C_Mem_Write+0x1ec>)
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f002 f819 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006338:	2302      	movs	r3, #2
 800633a:	e0cc      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006342:	2b01      	cmp	r3, #1
 8006344:	d101      	bne.n	800634a <HAL_I2C_Mem_Write+0x56>
 8006346:	2302      	movs	r3, #2
 8006348:	e0c5      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0301 	and.w	r3, r3, #1
 800635c:	2b01      	cmp	r3, #1
 800635e:	d007      	beq.n	8006370 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f042 0201 	orr.w	r2, r2, #1
 800636e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800637e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2221      	movs	r2, #33	; 0x21
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2240      	movs	r2, #64	; 0x40
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6a3a      	ldr	r2, [r7, #32]
 800639a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80063a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4a4d      	ldr	r2, [pc, #308]	; (80064e4 <HAL_I2C_Mem_Write+0x1f0>)
 80063b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80063b2:	88f8      	ldrh	r0, [r7, #6]
 80063b4:	893a      	ldrh	r2, [r7, #8]
 80063b6:	8979      	ldrh	r1, [r7, #10]
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	4603      	mov	r3, r0
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f001 fda8 	bl	8007f18 <I2C_RequestMemoryWrite>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d052      	beq.n	8006474 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e081      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f002 f8de 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00d      	beq.n	80063fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	d107      	bne.n	80063fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e06b      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006402:	781a      	ldrb	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006424:	b29b      	uxth	r3, r3
 8006426:	3b01      	subs	r3, #1
 8006428:	b29a      	uxth	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b04      	cmp	r3, #4
 800643a:	d11b      	bne.n	8006474 <HAL_I2C_Mem_Write+0x180>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006440:	2b00      	cmp	r3, #0
 8006442:	d017      	beq.n	8006474 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	781a      	ldrb	r2, [r3, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006478:	2b00      	cmp	r3, #0
 800647a:	d1aa      	bne.n	80063d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f002 f8d1 	bl	8008628 <I2C_WaitOnBTFFlagUntilTimeout>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00d      	beq.n	80064a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006490:	2b04      	cmp	r3, #4
 8006492:	d107      	bne.n	80064a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e016      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80064d0:	2300      	movs	r3, #0
 80064d2:	e000      	b.n	80064d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80064d4:	2302      	movs	r3, #2
  }
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	00100002 	.word	0x00100002
 80064e4:	ffff0000 	.word	0xffff0000

080064e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08c      	sub	sp, #48	; 0x30
 80064ec:	af02      	add	r7, sp, #8
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	4608      	mov	r0, r1
 80064f2:	4611      	mov	r1, r2
 80064f4:	461a      	mov	r2, r3
 80064f6:	4603      	mov	r3, r0
 80064f8:	817b      	strh	r3, [r7, #10]
 80064fa:	460b      	mov	r3, r1
 80064fc:	813b      	strh	r3, [r7, #8]
 80064fe:	4613      	mov	r3, r2
 8006500:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006502:	2300      	movs	r3, #0
 8006504:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006506:	f7fe fb9d 	bl	8004c44 <HAL_GetTick>
 800650a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006512:	b2db      	uxtb	r3, r3
 8006514:	2b20      	cmp	r3, #32
 8006516:	f040 8244 	bne.w	80069a2 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800651a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	2319      	movs	r3, #25
 8006520:	2201      	movs	r2, #1
 8006522:	4982      	ldr	r1, [pc, #520]	; (800672c <HAL_I2C_Mem_Read+0x244>)
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f001 ff1d 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006530:	2302      	movs	r3, #2
 8006532:	e237      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800653a:	2b01      	cmp	r3, #1
 800653c:	d101      	bne.n	8006542 <HAL_I2C_Mem_Read+0x5a>
 800653e:	2302      	movs	r3, #2
 8006540:	e230      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0301 	and.w	r3, r3, #1
 8006554:	2b01      	cmp	r3, #1
 8006556:	d007      	beq.n	8006568 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006576:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2222      	movs	r2, #34	; 0x22
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2240      	movs	r2, #64	; 0x40
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006592:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006598:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800659e:	b29a      	uxth	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	4a62      	ldr	r2, [pc, #392]	; (8006730 <HAL_I2C_Mem_Read+0x248>)
 80065a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065aa:	88f8      	ldrh	r0, [r7, #6]
 80065ac:	893a      	ldrh	r2, [r7, #8]
 80065ae:	8979      	ldrh	r1, [r7, #10]
 80065b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b2:	9301      	str	r3, [sp, #4]
 80065b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	4603      	mov	r3, r0
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f001 fd42 	bl	8008044 <I2C_RequestMemoryRead>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e1ec      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d113      	bne.n	80065fa <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065d2:	2300      	movs	r3, #0
 80065d4:	61fb      	str	r3, [r7, #28]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	61fb      	str	r3, [r7, #28]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	61fb      	str	r3, [r7, #28]
 80065e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	e1c0      	b.n	800697c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d11e      	bne.n	8006640 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006610:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006612:	b672      	cpsid	i
}
 8006614:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006616:	2300      	movs	r3, #0
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	61bb      	str	r3, [r7, #24]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	61bb      	str	r3, [r7, #24]
 800662a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800663a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800663c:	b662      	cpsie	i
}
 800663e:	e035      	b.n	80066ac <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006644:	2b02      	cmp	r3, #2
 8006646:	d11e      	bne.n	8006686 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006656:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006658:	b672      	cpsid	i
}
 800665a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	617b      	str	r3, [r7, #20]
 8006670:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006680:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006682:	b662      	cpsie	i
}
 8006684:	e012      	b.n	80066ac <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006694:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006696:	2300      	movs	r3, #0
 8006698:	613b      	str	r3, [r7, #16]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	695b      	ldr	r3, [r3, #20]
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	613b      	str	r3, [r7, #16]
 80066aa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80066ac:	e166      	b.n	800697c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	f200 811f 	bhi.w	80068f6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d123      	bne.n	8006708 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f002 f829 	bl	800871c <I2C_WaitOnRXNEFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e167      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	691a      	ldr	r2, [r3, #16]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f0:	3b01      	subs	r3, #1
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	3b01      	subs	r3, #1
 8006700:	b29a      	uxth	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006706:	e139      	b.n	800697c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800670c:	2b02      	cmp	r3, #2
 800670e:	d152      	bne.n	80067b6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006712:	9300      	str	r3, [sp, #0]
 8006714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006716:	2200      	movs	r2, #0
 8006718:	4906      	ldr	r1, [pc, #24]	; (8006734 <HAL_I2C_Mem_Read+0x24c>)
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f001 fe22 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d008      	beq.n	8006738 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e13c      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
 800672a:	bf00      	nop
 800672c:	00100002 	.word	0x00100002
 8006730:	ffff0000 	.word	0xffff0000
 8006734:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006738:	b672      	cpsid	i
}
 800673a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800674a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	691a      	ldr	r2, [r3, #16]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675e:	1c5a      	adds	r2, r3, #1
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	b29a      	uxth	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800677e:	b662      	cpsie	i
}
 8006780:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678c:	b2d2      	uxtb	r2, r2
 800678e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679e:	3b01      	subs	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	3b01      	subs	r3, #1
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067b4:	e0e2      	b.n	800697c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067bc:	2200      	movs	r2, #0
 80067be:	497b      	ldr	r1, [pc, #492]	; (80069ac <HAL_I2C_Mem_Read+0x4c4>)
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f001 fdcf 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e0e9      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80067e0:	b672      	cpsid	i
}
 80067e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	691a      	ldr	r2, [r3, #16]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	1c5a      	adds	r2, r3, #1
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006800:	3b01      	subs	r3, #1
 8006802:	b29a      	uxth	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800680c:	b29b      	uxth	r3, r3
 800680e:	3b01      	subs	r3, #1
 8006810:	b29a      	uxth	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006816:	4b66      	ldr	r3, [pc, #408]	; (80069b0 <HAL_I2C_Mem_Read+0x4c8>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	08db      	lsrs	r3, r3, #3
 800681c:	4a65      	ldr	r2, [pc, #404]	; (80069b4 <HAL_I2C_Mem_Read+0x4cc>)
 800681e:	fba2 2303 	umull	r2, r3, r2, r3
 8006822:	0a1a      	lsrs	r2, r3, #8
 8006824:	4613      	mov	r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	00da      	lsls	r2, r3, #3
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006830:	6a3b      	ldr	r3, [r7, #32]
 8006832:	3b01      	subs	r3, #1
 8006834:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d118      	bne.n	800686e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	f043 0220 	orr.w	r2, r3, #32
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800685e:	b662      	cpsie	i
}
 8006860:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e09a      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b04      	cmp	r3, #4
 800687a:	d1d9      	bne.n	8006830 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800688a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	691a      	ldr	r2, [r3, #16]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a8:	3b01      	subs	r3, #1
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	3b01      	subs	r3, #1
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80068be:	b662      	cpsie	i
}
 80068c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	691a      	ldr	r2, [r3, #16]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068cc:	b2d2      	uxtb	r2, r2
 80068ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d4:	1c5a      	adds	r2, r3, #1
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068f4:	e042      	b.n	800697c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f001 ff0e 	bl	800871c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e04c      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	691a      	ldr	r2, [r3, #16]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	b2d2      	uxtb	r2, r2
 8006916:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006932:	b29b      	uxth	r3, r3
 8006934:	3b01      	subs	r3, #1
 8006936:	b29a      	uxth	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	f003 0304 	and.w	r3, r3, #4
 8006946:	2b04      	cmp	r3, #4
 8006948:	d118      	bne.n	800697c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	691a      	ldr	r2, [r3, #16]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006954:	b2d2      	uxtb	r2, r2
 8006956:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695c:	1c5a      	adds	r2, r3, #1
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006980:	2b00      	cmp	r3, #0
 8006982:	f47f ae94 	bne.w	80066ae <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2220      	movs	r2, #32
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	e000      	b.n	80069a4 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80069a2:	2302      	movs	r3, #2
  }
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3728      	adds	r7, #40	; 0x28
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	00010004 	.word	0x00010004
 80069b0:	20000004 	.word	0x20000004
 80069b4:	14f8b589 	.word	0x14f8b589

080069b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80069c0:	2300      	movs	r3, #0
 80069c2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069e0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	2b10      	cmp	r3, #16
 80069e6:	d003      	beq.n	80069f0 <HAL_I2C_EV_IRQHandler+0x38>
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
 80069ea:	2b40      	cmp	r3, #64	; 0x40
 80069ec:	f040 80b1 	bne.w	8006b52 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10d      	bne.n	8006a26 <HAL_I2C_EV_IRQHandler+0x6e>
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006a10:	d003      	beq.n	8006a1a <HAL_I2C_EV_IRQHandler+0x62>
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006a18:	d101      	bne.n	8006a1e <HAL_I2C_EV_IRQHandler+0x66>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e000      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x68>
 8006a1e:	2300      	movs	r3, #0
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	f000 8114 	beq.w	8006c4e <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00b      	beq.n	8006a48 <HAL_I2C_EV_IRQHandler+0x90>
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d006      	beq.n	8006a48 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f001 fef9 	bl	8008832 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fcb9 	bl	80073b8 <I2C_Master_SB>
 8006a46:	e083      	b.n	8006b50 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	f003 0308 	and.w	r3, r3, #8
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d008      	beq.n	8006a64 <HAL_I2C_EV_IRQHandler+0xac>
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fd30 	bl	80074c2 <I2C_Master_ADD10>
 8006a62:	e075      	b.n	8006b50 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d008      	beq.n	8006a80 <HAL_I2C_EV_IRQHandler+0xc8>
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d003      	beq.n	8006a80 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fd4b 	bl	8007514 <I2C_Master_ADDR>
 8006a7e:	e067      	b.n	8006b50 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	f003 0304 	and.w	r3, r3, #4
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d036      	beq.n	8006af8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a98:	f000 80db 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00d      	beq.n	8006ac2 <HAL_I2C_EV_IRQHandler+0x10a>
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d008      	beq.n	8006ac2 <HAL_I2C_EV_IRQHandler+0x10a>
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	f003 0304 	and.w	r3, r3, #4
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d103      	bne.n	8006ac2 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f92d 	bl	8006d1a <I2C_MasterTransmit_TXE>
 8006ac0:	e046      	b.n	8006b50 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	f003 0304 	and.w	r3, r3, #4
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f000 80c2 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 80bc 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006ada:	7bbb      	ldrb	r3, [r7, #14]
 8006adc:	2b21      	cmp	r3, #33	; 0x21
 8006ade:	d103      	bne.n	8006ae8 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 f9b6 	bl	8006e52 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ae6:	e0b4      	b.n	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006ae8:	7bfb      	ldrb	r3, [r7, #15]
 8006aea:	2b40      	cmp	r3, #64	; 0x40
 8006aec:	f040 80b1 	bne.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 fa24 	bl	8006f3e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006af6:	e0ac      	b.n	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b06:	f000 80a4 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00d      	beq.n	8006b30 <HAL_I2C_EV_IRQHandler+0x178>
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d008      	beq.n	8006b30 <HAL_I2C_EV_IRQHandler+0x178>
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	f003 0304 	and.w	r3, r3, #4
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d103      	bne.n	8006b30 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 faa0 	bl	800706e <I2C_MasterReceive_RXNE>
 8006b2e:	e00f      	b.n	8006b50 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	f003 0304 	and.w	r3, r3, #4
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f000 808b 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8085 	beq.w	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fb4b 	bl	80071e4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b4e:	e080      	b.n	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
 8006b50:	e07f      	b.n	8006c52 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d004      	beq.n	8006b64 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	61fb      	str	r3, [r7, #28]
 8006b62:	e007      	b.n	8006b74 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	f003 0302 	and.w	r3, r3, #2
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d011      	beq.n	8006ba2 <HAL_I2C_EV_IRQHandler+0x1ea>
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00c      	beq.n	8006ba2 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006b98:	69b9      	ldr	r1, [r7, #24]
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 ff11 	bl	80079c2 <I2C_Slave_ADDR>
 8006ba0:	e05a      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	f003 0310 	and.w	r3, r3, #16
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d008      	beq.n	8006bbe <HAL_I2C_EV_IRQHandler+0x206>
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 ff4c 	bl	8007a54 <I2C_Slave_STOPF>
 8006bbc:	e04c      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006bbe:	7bbb      	ldrb	r3, [r7, #14]
 8006bc0:	2b21      	cmp	r3, #33	; 0x21
 8006bc2:	d002      	beq.n	8006bca <HAL_I2C_EV_IRQHandler+0x212>
 8006bc4:	7bbb      	ldrb	r3, [r7, #14]
 8006bc6:	2b29      	cmp	r3, #41	; 0x29
 8006bc8:	d120      	bne.n	8006c0c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d00d      	beq.n	8006bf0 <HAL_I2C_EV_IRQHandler+0x238>
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d008      	beq.n	8006bf0 <HAL_I2C_EV_IRQHandler+0x238>
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	f003 0304 	and.w	r3, r3, #4
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d103      	bne.n	8006bf0 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 fe2e 	bl	800784a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006bee:	e032      	b.n	8006c56 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d02d      	beq.n	8006c56 <HAL_I2C_EV_IRQHandler+0x29e>
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d028      	beq.n	8006c56 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 fe5d 	bl	80078c4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c0a:	e024      	b.n	8006c56 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00d      	beq.n	8006c32 <HAL_I2C_EV_IRQHandler+0x27a>
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d008      	beq.n	8006c32 <HAL_I2C_EV_IRQHandler+0x27a>
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	f003 0304 	and.w	r3, r3, #4
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d103      	bne.n	8006c32 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fe6a 	bl	8007904 <I2C_SlaveReceive_RXNE>
 8006c30:	e012      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	f003 0304 	and.w	r3, r3, #4
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d00d      	beq.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d008      	beq.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 fe9a 	bl	8007980 <I2C_SlaveReceive_BTF>
 8006c4c:	e004      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8006c4e:	bf00      	nop
 8006c50:	e002      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c52:	bf00      	nop
 8006c54:	e000      	b.n	8006c58 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c56:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006c66:	bf00      	nop
 8006c68:	370c      	adds	r7, #12
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr

08006c70 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bc80      	pop	{r7}
 8006c80:	4770      	bx	lr

08006c82 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c82:	b480      	push	{r7}
 8006c84:	b083      	sub	sp, #12
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bc80      	pop	{r7}
 8006c92:	4770      	bx	lr

08006c94 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bc80      	pop	{r7}
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
 8006cae:	460b      	mov	r3, r1
 8006cb0:	70fb      	strb	r3, [r7, #3]
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bc80      	pop	{r7}
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bc80      	pop	{r7}
 8006cd0:	4770      	bx	lr

08006cd2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006cda:	bf00      	nop
 8006cdc:	370c      	adds	r7, #12
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bc80      	pop	{r7}
 8006ce2:	4770      	bx	lr

08006ce4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bc80      	pop	{r7}
 8006cf4:	4770      	bx	lr

08006cf6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b083      	sub	sp, #12
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006cfe:	bf00      	nop
 8006d00:	370c      	adds	r7, #12
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bc80      	pop	{r7}
 8006d06:	4770      	bx	lr

08006d08 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bc80      	pop	{r7}
 8006d18:	4770      	bx	lr

08006d1a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b084      	sub	sp, #16
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d28:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d30:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d36:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d150      	bne.n	8006de2 <I2C_MasterTransmit_TXE+0xc8>
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
 8006d42:	2b21      	cmp	r3, #33	; 0x21
 8006d44:	d14d      	bne.n	8006de2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d01d      	beq.n	8006d88 <I2C_MasterTransmit_TXE+0x6e>
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	d01a      	beq.n	8006d88 <I2C_MasterTransmit_TXE+0x6e>
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d58:	d016      	beq.n	8006d88 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d68:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2211      	movs	r2, #17
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f7ff ff6c 	bl	8006c5e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d86:	e060      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685a      	ldr	r2, [r3, #4]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d96:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b40      	cmp	r3, #64	; 0x40
 8006dc0:	d107      	bne.n	8006dd2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7ff ff81 	bl	8006cd2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006dd0:	e03b      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f7ff ff3f 	bl	8006c5e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006de0:	e033      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006de2:	7bfb      	ldrb	r3, [r7, #15]
 8006de4:	2b21      	cmp	r3, #33	; 0x21
 8006de6:	d005      	beq.n	8006df4 <I2C_MasterTransmit_TXE+0xda>
 8006de8:	7bbb      	ldrb	r3, [r7, #14]
 8006dea:	2b40      	cmp	r3, #64	; 0x40
 8006dec:	d12d      	bne.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006dee:	7bfb      	ldrb	r3, [r7, #15]
 8006df0:	2b22      	cmp	r3, #34	; 0x22
 8006df2:	d12a      	bne.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d108      	bne.n	8006e10 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e0c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006e0e:	e01c      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b40      	cmp	r3, #64	; 0x40
 8006e1a:	d103      	bne.n	8006e24 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 f88e 	bl	8006f3e <I2C_MemoryTransmit_TXE_BTF>
}
 8006e22:	e012      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e28:	781a      	ldrb	r2, [r3, #0]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	3b01      	subs	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006e48:	e7ff      	b.n	8006e4a <I2C_MasterTransmit_TXE+0x130>
 8006e4a:	bf00      	nop
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b084      	sub	sp, #16
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	2b21      	cmp	r3, #33	; 0x21
 8006e6a:	d164      	bne.n	8006f36 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d012      	beq.n	8006e9c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7a:	781a      	ldrb	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	1c5a      	adds	r2, r3, #1
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	3b01      	subs	r3, #1
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006e9a:	e04c      	b.n	8006f36 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b08      	cmp	r3, #8
 8006ea0:	d01d      	beq.n	8006ede <I2C_MasterTransmit_BTF+0x8c>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2b20      	cmp	r3, #32
 8006ea6:	d01a      	beq.n	8006ede <I2C_MasterTransmit_BTF+0x8c>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006eae:	d016      	beq.n	8006ede <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ebe:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2211      	movs	r2, #17
 8006ec4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2220      	movs	r2, #32
 8006ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7ff fec1 	bl	8006c5e <HAL_I2C_MasterTxCpltCallback>
}
 8006edc:	e02b      	b.n	8006f36 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685a      	ldr	r2, [r3, #4]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006eec:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006efc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2220      	movs	r2, #32
 8006f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2b40      	cmp	r3, #64	; 0x40
 8006f16:	d107      	bne.n	8006f28 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff fed6 	bl	8006cd2 <HAL_I2C_MemTxCpltCallback>
}
 8006f26:	e006      	b.n	8006f36 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff fe94 	bl	8006c5e <HAL_I2C_MasterTxCpltCallback>
}
 8006f36:	bf00      	nop
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b084      	sub	sp, #16
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f4c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d11d      	bne.n	8006f92 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d10b      	bne.n	8006f76 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f6e:	1c9a      	adds	r2, r3, #2
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006f74:	e077      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	121b      	asrs	r3, r3, #8
 8006f7e:	b2da      	uxtb	r2, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f8a:	1c5a      	adds	r2, r3, #1
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006f90:	e069      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d10b      	bne.n	8006fb2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f9e:	b2da      	uxtb	r2, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006faa:	1c5a      	adds	r2, r3, #1
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006fb0:	e059      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d152      	bne.n	8007060 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
 8006fbc:	2b22      	cmp	r3, #34	; 0x22
 8006fbe:	d10d      	bne.n	8006fdc <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fce:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd4:	1c5a      	adds	r2, r3, #1
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006fda:	e044      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d015      	beq.n	8007012 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	2b21      	cmp	r3, #33	; 0x21
 8006fea:	d112      	bne.n	8007012 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff0:	781a      	ldrb	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffc:	1c5a      	adds	r2, r3, #1
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007006:	b29b      	uxth	r3, r3
 8007008:	3b01      	subs	r3, #1
 800700a:	b29a      	uxth	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007010:	e029      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007016:	b29b      	uxth	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	d124      	bne.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800701c:	7bfb      	ldrb	r3, [r7, #15]
 800701e:	2b21      	cmp	r3, #33	; 0x21
 8007020:	d121      	bne.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007030:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007040:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2220      	movs	r2, #32
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff fe3a 	bl	8006cd2 <HAL_I2C_MemTxCpltCallback>
}
 800705e:	e002      	b.n	8007066 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7ff f933 	bl	80062cc <I2C_Flush_DR>
}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}

0800706e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b084      	sub	sp, #16
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b22      	cmp	r3, #34	; 0x22
 8007080:	f040 80ac 	bne.w	80071dc <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007088:	b29b      	uxth	r3, r3
 800708a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b03      	cmp	r3, #3
 8007090:	d921      	bls.n	80070d6 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	691a      	ldr	r2, [r3, #16]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	3b01      	subs	r3, #1
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b03      	cmp	r3, #3
 80070c0:	f040 808c 	bne.w	80071dc <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070d2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80070d4:	e082      	b.n	80071dc <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d075      	beq.n	80071ca <I2C_MasterReceive_RXNE+0x15c>
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d002      	beq.n	80070ea <I2C_MasterReceive_RXNE+0x7c>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d16f      	bne.n	80071ca <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f001 fae4 	bl	80086b8 <I2C_WaitOnSTOPRequestThroughIT>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d142      	bne.n	800717c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007104:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007114:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	691a      	ldr	r2, [r3, #16]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007132:	b29b      	uxth	r3, r3
 8007134:	3b01      	subs	r3, #1
 8007136:	b29a      	uxth	r2, r3
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2220      	movs	r2, #32
 8007140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800714a:	b2db      	uxtb	r3, r3
 800714c:	2b40      	cmp	r3, #64	; 0x40
 800714e:	d10a      	bne.n	8007166 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f7ff fdc0 	bl	8006ce4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007164:	e03a      	b.n	80071dc <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2212      	movs	r2, #18
 8007172:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7ff fd7b 	bl	8006c70 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800717a:	e02f      	b.n	80071dc <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800718a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	3b01      	subs	r3, #1
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7ff fd97 	bl	8006cf6 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80071c8:	e008      	b.n	80071dc <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071d8:	605a      	str	r2, [r3, #4]
}
 80071da:	e7ff      	b.n	80071dc <I2C_MasterReceive_RXNE+0x16e>
 80071dc:	bf00      	nop
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	2b04      	cmp	r3, #4
 80071fa:	d11b      	bne.n	8007234 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800720a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	691a      	ldr	r2, [r3, #16]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007216:	b2d2      	uxtb	r2, r2
 8007218:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007228:	b29b      	uxth	r3, r3
 800722a:	3b01      	subs	r3, #1
 800722c:	b29a      	uxth	r2, r3
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007232:	e0bd      	b.n	80073b0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007238:	b29b      	uxth	r3, r3
 800723a:	2b03      	cmp	r3, #3
 800723c:	d129      	bne.n	8007292 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	685a      	ldr	r2, [r3, #4]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800724c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2b04      	cmp	r3, #4
 8007252:	d00a      	beq.n	800726a <I2C_MasterReceive_BTF+0x86>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b02      	cmp	r3, #2
 8007258:	d007      	beq.n	800726a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007268:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	691a      	ldr	r2, [r3, #16]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007274:	b2d2      	uxtb	r2, r2
 8007276:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007286:	b29b      	uxth	r3, r3
 8007288:	3b01      	subs	r3, #1
 800728a:	b29a      	uxth	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007290:	e08e      	b.n	80073b0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007296:	b29b      	uxth	r3, r3
 8007298:	2b02      	cmp	r3, #2
 800729a:	d176      	bne.n	800738a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d002      	beq.n	80072a8 <I2C_MasterReceive_BTF+0xc4>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b10      	cmp	r3, #16
 80072a6:	d108      	bne.n	80072ba <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072b6:	601a      	str	r2, [r3, #0]
 80072b8:	e019      	b.n	80072ee <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2b04      	cmp	r3, #4
 80072be:	d002      	beq.n	80072c6 <I2C_MasterReceive_BTF+0xe2>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d108      	bne.n	80072d8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	e00a      	b.n	80072ee <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2b10      	cmp	r3, #16
 80072dc:	d007      	beq.n	80072ee <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072ec:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	691a      	ldr	r2, [r3, #16]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f8:	b2d2      	uxtb	r2, r2
 80072fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007300:	1c5a      	adds	r2, r3, #1
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800730a:	b29b      	uxth	r3, r3
 800730c:	3b01      	subs	r3, #1
 800730e:	b29a      	uxth	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	b2d2      	uxtb	r2, r2
 8007320:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007330:	b29b      	uxth	r3, r3
 8007332:	3b01      	subs	r3, #1
 8007334:	b29a      	uxth	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007348:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b40      	cmp	r3, #64	; 0x40
 800735c:	d10a      	bne.n	8007374 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7ff fcb9 	bl	8006ce4 <HAL_I2C_MemRxCpltCallback>
}
 8007372:	e01d      	b.n	80073b0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2212      	movs	r2, #18
 8007380:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7ff fc74 	bl	8006c70 <HAL_I2C_MasterRxCpltCallback>
}
 8007388:	e012      	b.n	80073b0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	691a      	ldr	r2, [r3, #16]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007394:	b2d2      	uxtb	r2, r2
 8007396:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	3b01      	subs	r3, #1
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80073b0:	bf00      	nop
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	2b40      	cmp	r3, #64	; 0x40
 80073ca:	d117      	bne.n	80073fc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d109      	bne.n	80073e8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	461a      	mov	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073e4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80073e6:	e067      	b.n	80074b8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	611a      	str	r2, [r3, #16]
}
 80073fa:	e05d      	b.n	80074b8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007404:	d133      	bne.n	800746e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b21      	cmp	r3, #33	; 0x21
 8007410:	d109      	bne.n	8007426 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007416:	b2db      	uxtb	r3, r3
 8007418:	461a      	mov	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007422:	611a      	str	r2, [r3, #16]
 8007424:	e008      	b.n	8007438 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f043 0301 	orr.w	r3, r3, #1
 8007430:	b2da      	uxtb	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743c:	2b00      	cmp	r3, #0
 800743e:	d004      	beq.n	800744a <I2C_Master_SB+0x92>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007446:	2b00      	cmp	r3, #0
 8007448:	d108      	bne.n	800745c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800744e:	2b00      	cmp	r3, #0
 8007450:	d032      	beq.n	80074b8 <I2C_Master_SB+0x100>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007458:	2b00      	cmp	r3, #0
 800745a:	d02d      	beq.n	80074b8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800746a:	605a      	str	r2, [r3, #4]
}
 800746c:	e024      	b.n	80074b8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10e      	bne.n	8007494 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800747a:	b29b      	uxth	r3, r3
 800747c:	11db      	asrs	r3, r3, #7
 800747e:	b2db      	uxtb	r3, r3
 8007480:	f003 0306 	and.w	r3, r3, #6
 8007484:	b2db      	uxtb	r3, r3
 8007486:	f063 030f 	orn	r3, r3, #15
 800748a:	b2da      	uxtb	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	611a      	str	r2, [r3, #16]
}
 8007492:	e011      	b.n	80074b8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007498:	2b01      	cmp	r3, #1
 800749a:	d10d      	bne.n	80074b8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	11db      	asrs	r3, r3, #7
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	f003 0306 	and.w	r3, r3, #6
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	f063 030e 	orn	r3, r3, #14
 80074b0:	b2da      	uxtb	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	611a      	str	r2, [r3, #16]
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	bc80      	pop	{r7}
 80074c0:	4770      	bx	lr

080074c2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80074c2:	b480      	push	{r7}
 80074c4:	b083      	sub	sp, #12
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d004      	beq.n	80074e8 <I2C_Master_ADD10+0x26>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d108      	bne.n	80074fa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00c      	beq.n	800750a <I2C_Master_ADD10+0x48>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d007      	beq.n	800750a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007508:	605a      	str	r2, [r3, #4]
  }
}
 800750a:	bf00      	nop
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007514:	b480      	push	{r7}
 8007516:	b091      	sub	sp, #68	; 0x44
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007522:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800752a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007530:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b22      	cmp	r3, #34	; 0x22
 800753c:	f040 8174 	bne.w	8007828 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10f      	bne.n	8007568 <I2C_Master_ADDR+0x54>
 8007548:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800754c:	2b40      	cmp	r3, #64	; 0x40
 800754e:	d10b      	bne.n	8007568 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007550:	2300      	movs	r3, #0
 8007552:	633b      	str	r3, [r7, #48]	; 0x30
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	633b      	str	r3, [r7, #48]	; 0x30
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	633b      	str	r3, [r7, #48]	; 0x30
 8007564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007566:	e16b      	b.n	8007840 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800756c:	2b00      	cmp	r3, #0
 800756e:	d11d      	bne.n	80075ac <I2C_Master_ADDR+0x98>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007578:	d118      	bne.n	80075ac <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800757a:	2300      	movs	r3, #0
 800757c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	695b      	ldr	r3, [r3, #20]
 8007584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800758e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800759e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a4:	1c5a      	adds	r2, r3, #1
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	651a      	str	r2, [r3, #80]	; 0x50
 80075aa:	e149      	b.n	8007840 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d113      	bne.n	80075de <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075b6:	2300      	movs	r3, #0
 80075b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	695b      	ldr	r3, [r3, #20]
 80075c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80075ca:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	e120      	b.n	8007820 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	f040 808a 	bne.w	80076fe <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80075ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075f0:	d137      	bne.n	8007662 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007600:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800760c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007610:	d113      	bne.n	800763a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007620:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007622:	2300      	movs	r3, #0
 8007624:	627b      	str	r3, [r7, #36]	; 0x24
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	695b      	ldr	r3, [r3, #20]
 800762c:	627b      	str	r3, [r7, #36]	; 0x24
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	627b      	str	r3, [r7, #36]	; 0x24
 8007636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007638:	e0f2      	b.n	8007820 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800763a:	2300      	movs	r3, #0
 800763c:	623b      	str	r3, [r7, #32]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	695b      	ldr	r3, [r3, #20]
 8007644:	623b      	str	r3, [r7, #32]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	623b      	str	r3, [r7, #32]
 800764e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	e0de      	b.n	8007820 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007664:	2b08      	cmp	r3, #8
 8007666:	d02e      	beq.n	80076c6 <I2C_Master_ADDR+0x1b2>
 8007668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766a:	2b20      	cmp	r3, #32
 800766c:	d02b      	beq.n	80076c6 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800766e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007670:	2b12      	cmp	r3, #18
 8007672:	d102      	bne.n	800767a <I2C_Master_ADDR+0x166>
 8007674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007676:	2b01      	cmp	r3, #1
 8007678:	d125      	bne.n	80076c6 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800767a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767c:	2b04      	cmp	r3, #4
 800767e:	d00e      	beq.n	800769e <I2C_Master_ADDR+0x18a>
 8007680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007682:	2b02      	cmp	r3, #2
 8007684:	d00b      	beq.n	800769e <I2C_Master_ADDR+0x18a>
 8007686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007688:	2b10      	cmp	r3, #16
 800768a:	d008      	beq.n	800769e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	e007      	b.n	80076ae <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076ae:	2300      	movs	r3, #0
 80076b0:	61fb      	str	r3, [r7, #28]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	61fb      	str	r3, [r7, #28]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	61fb      	str	r3, [r7, #28]
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	e0ac      	b.n	8007820 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076d4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076d6:	2300      	movs	r3, #0
 80076d8:	61bb      	str	r3, [r7, #24]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	61bb      	str	r3, [r7, #24]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	61bb      	str	r3, [r7, #24]
 80076ea:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076fa:	601a      	str	r2, [r3, #0]
 80076fc:	e090      	b.n	8007820 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007702:	b29b      	uxth	r3, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d158      	bne.n	80077ba <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770a:	2b04      	cmp	r3, #4
 800770c:	d021      	beq.n	8007752 <I2C_Master_ADDR+0x23e>
 800770e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007710:	2b02      	cmp	r3, #2
 8007712:	d01e      	beq.n	8007752 <I2C_Master_ADDR+0x23e>
 8007714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007716:	2b10      	cmp	r3, #16
 8007718:	d01b      	beq.n	8007752 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007728:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800772a:	2300      	movs	r3, #0
 800772c:	617b      	str	r3, [r7, #20]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	617b      	str	r3, [r7, #20]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	617b      	str	r3, [r7, #20]
 800773e:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	e012      	b.n	8007778 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007760:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007762:	2300      	movs	r3, #0
 8007764:	613b      	str	r3, [r7, #16]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	695b      	ldr	r3, [r3, #20]
 800776c:	613b      	str	r3, [r7, #16]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	613b      	str	r3, [r7, #16]
 8007776:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007786:	d14b      	bne.n	8007820 <I2C_Master_ADDR+0x30c>
 8007788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800778a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800778e:	d00b      	beq.n	80077a8 <I2C_Master_ADDR+0x294>
 8007790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007792:	2b01      	cmp	r3, #1
 8007794:	d008      	beq.n	80077a8 <I2C_Master_ADDR+0x294>
 8007796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007798:	2b08      	cmp	r3, #8
 800779a:	d005      	beq.n	80077a8 <I2C_Master_ADDR+0x294>
 800779c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800779e:	2b10      	cmp	r3, #16
 80077a0:	d002      	beq.n	80077a8 <I2C_Master_ADDR+0x294>
 80077a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a4:	2b20      	cmp	r3, #32
 80077a6:	d13b      	bne.n	8007820 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077b6:	605a      	str	r2, [r3, #4]
 80077b8:	e032      	b.n	8007820 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80077c8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077d8:	d117      	bne.n	800780a <I2C_Master_ADDR+0x2f6>
 80077da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80077e0:	d00b      	beq.n	80077fa <I2C_Master_ADDR+0x2e6>
 80077e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d008      	beq.n	80077fa <I2C_Master_ADDR+0x2e6>
 80077e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ea:	2b08      	cmp	r3, #8
 80077ec:	d005      	beq.n	80077fa <I2C_Master_ADDR+0x2e6>
 80077ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f0:	2b10      	cmp	r3, #16
 80077f2:	d002      	beq.n	80077fa <I2C_Master_ADDR+0x2e6>
 80077f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f6:	2b20      	cmp	r3, #32
 80077f8:	d107      	bne.n	800780a <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	685a      	ldr	r2, [r3, #4]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007808:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800780a:	2300      	movs	r3, #0
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	60fb      	str	r3, [r7, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007826:	e00b      	b.n	8007840 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007828:	2300      	movs	r3, #0
 800782a:	60bb      	str	r3, [r7, #8]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	695b      	ldr	r3, [r3, #20]
 8007832:	60bb      	str	r3, [r7, #8]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	699b      	ldr	r3, [r3, #24]
 800783a:	60bb      	str	r3, [r7, #8]
 800783c:	68bb      	ldr	r3, [r7, #8]
}
 800783e:	e7ff      	b.n	8007840 <I2C_Master_ADDR+0x32c>
 8007840:	bf00      	nop
 8007842:	3744      	adds	r7, #68	; 0x44
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr

0800784a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b084      	sub	sp, #16
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007858:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785e:	b29b      	uxth	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d02b      	beq.n	80078bc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007868:	781a      	ldrb	r2, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800787e:	b29b      	uxth	r3, r3
 8007880:	3b01      	subs	r3, #1
 8007882:	b29a      	uxth	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800788c:	b29b      	uxth	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	d114      	bne.n	80078bc <I2C_SlaveTransmit_TXE+0x72>
 8007892:	7bfb      	ldrb	r3, [r7, #15]
 8007894:	2b29      	cmp	r3, #41	; 0x29
 8007896:	d111      	bne.n	80078bc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078a6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2221      	movs	r2, #33	; 0x21
 80078ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2228      	movs	r2, #40	; 0x28
 80078b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7ff f9e3 	bl	8006c82 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80078bc:	bf00      	nop
 80078be:	3710      	adds	r7, #16
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d011      	beq.n	80078fa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078da:	781a      	ldrb	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b01      	subs	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr

08007904 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007912:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007918:	b29b      	uxth	r3, r3
 800791a:	2b00      	cmp	r3, #0
 800791c:	d02c      	beq.n	8007978 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	691a      	ldr	r2, [r3, #16]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007928:	b2d2      	uxtb	r2, r2
 800792a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007930:	1c5a      	adds	r2, r3, #1
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007948:	b29b      	uxth	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d114      	bne.n	8007978 <I2C_SlaveReceive_RXNE+0x74>
 800794e:	7bfb      	ldrb	r3, [r7, #15]
 8007950:	2b2a      	cmp	r3, #42	; 0x2a
 8007952:	d111      	bne.n	8007978 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685a      	ldr	r2, [r3, #4]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007962:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2222      	movs	r2, #34	; 0x22
 8007968:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2228      	movs	r2, #40	; 0x28
 800796e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7ff f98e 	bl	8006c94 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007978:	bf00      	nop
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	d012      	beq.n	80079b8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	691a      	ldr	r2, [r3, #16]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	3b01      	subs	r3, #1
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	bc80      	pop	{r7}
 80079c0:	4770      	bx	lr

080079c2 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b084      	sub	sp, #16
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80079cc:	2300      	movs	r3, #0
 80079ce:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80079dc:	2b28      	cmp	r3, #40	; 0x28
 80079de:	d125      	bne.n	8007a2c <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ee:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	f003 0304 	and.w	r3, r3, #4
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80079fa:	2301      	movs	r3, #1
 80079fc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d103      	bne.n	8007a10 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	81bb      	strh	r3, [r7, #12]
 8007a0e:	e002      	b.n	8007a16 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007a1e:	89ba      	ldrh	r2, [r7, #12]
 8007a20:	7bfb      	ldrb	r3, [r7, #15]
 8007a22:	4619      	mov	r1, r3
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f7ff f93e 	bl	8006ca6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007a2a:	e00e      	b.n	8007a4a <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	60bb      	str	r3, [r7, #8]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	60bb      	str	r3, [r7, #8]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	60bb      	str	r3, [r7, #8]
 8007a40:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007a4a:	bf00      	nop
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a62:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007a72:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007a74:	2300      	movs	r3, #0
 8007a76:	60bb      	str	r3, [r7, #8]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	60bb      	str	r3, [r7, #8]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f042 0201 	orr.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aa0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ab0:	d172      	bne.n	8007b98 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	2b22      	cmp	r3, #34	; 0x22
 8007ab6:	d002      	beq.n	8007abe <I2C_Slave_STOPF+0x6a>
 8007ab8:	7bfb      	ldrb	r3, [r7, #15]
 8007aba:	2b2a      	cmp	r3, #42	; 0x2a
 8007abc:	d135      	bne.n	8007b2a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d005      	beq.n	8007ae2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ada:	f043 0204 	orr.w	r2, r3, #4
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007af0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7fd fed8 	bl	80058ac <HAL_DMA_GetState>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d049      	beq.n	8007b96 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b06:	4a69      	ldr	r2, [pc, #420]	; (8007cac <I2C_Slave_STOPF+0x258>)
 8007b08:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7fd fe54 	bl	80057bc <HAL_DMA_Abort_IT>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d03d      	beq.n	8007b96 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b24:	4610      	mov	r0, r2
 8007b26:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b28:	e035      	b.n	8007b96 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	b29a      	uxth	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d005      	beq.n	8007b4e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b46:	f043 0204 	orr.w	r2, r3, #4
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b5c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7fd fea2 	bl	80058ac <HAL_DMA_GetState>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d014      	beq.n	8007b98 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b72:	4a4e      	ldr	r2, [pc, #312]	; (8007cac <I2C_Slave_STOPF+0x258>)
 8007b74:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fd fe1e 	bl	80057bc <HAL_DMA_Abort_IT>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d008      	beq.n	8007b98 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007b90:	4610      	mov	r0, r2
 8007b92:	4798      	blx	r3
 8007b94:	e000      	b.n	8007b98 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b96:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d03e      	beq.n	8007c20 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
 8007ba8:	f003 0304 	and.w	r3, r3, #4
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d112      	bne.n	8007bd6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bba:	b2d2      	uxtb	r2, r2
 8007bbc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	695b      	ldr	r3, [r3, #20]
 8007bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007be0:	2b40      	cmp	r3, #64	; 0x40
 8007be2:	d112      	bne.n	8007c0a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	691a      	ldr	r2, [r3, #16]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bee:	b2d2      	uxtb	r2, r2
 8007bf0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	1c5a      	adds	r2, r3, #1
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	3b01      	subs	r3, #1
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d005      	beq.n	8007c20 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c18:	f043 0204 	orr.w	r2, r3, #4
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d003      	beq.n	8007c30 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f843 	bl	8007cb4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007c2e:	e039      	b.n	8007ca4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
 8007c32:	2b2a      	cmp	r3, #42	; 0x2a
 8007c34:	d109      	bne.n	8007c4a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2228      	movs	r2, #40	; 0x28
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff f825 	bl	8006c94 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b28      	cmp	r3, #40	; 0x28
 8007c54:	d111      	bne.n	8007c7a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a15      	ldr	r2, [pc, #84]	; (8007cb0 <I2C_Slave_STOPF+0x25c>)
 8007c5a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2220      	movs	r2, #32
 8007c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f7ff f824 	bl	8006cc0 <HAL_I2C_ListenCpltCallback>
}
 8007c78:	e014      	b.n	8007ca4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7e:	2b22      	cmp	r3, #34	; 0x22
 8007c80:	d002      	beq.n	8007c88 <I2C_Slave_STOPF+0x234>
 8007c82:	7bfb      	ldrb	r3, [r7, #15]
 8007c84:	2b22      	cmp	r3, #34	; 0x22
 8007c86:	d10d      	bne.n	8007ca4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7fe fff8 	bl	8006c94 <HAL_I2C_SlaveRxCpltCallback>
}
 8007ca4:	bf00      	nop
 8007ca6:	3710      	adds	r7, #16
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	08008215 	.word	0x08008215
 8007cb0:	ffff0000 	.word	0xffff0000

08007cb4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cc2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007ccc:	7bbb      	ldrb	r3, [r7, #14]
 8007cce:	2b10      	cmp	r3, #16
 8007cd0:	d002      	beq.n	8007cd8 <I2C_ITError+0x24>
 8007cd2:	7bbb      	ldrb	r3, [r7, #14]
 8007cd4:	2b40      	cmp	r3, #64	; 0x40
 8007cd6:	d10a      	bne.n	8007cee <I2C_ITError+0x3a>
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	2b22      	cmp	r3, #34	; 0x22
 8007cdc:	d107      	bne.n	8007cee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007cf4:	2b28      	cmp	r3, #40	; 0x28
 8007cf6:	d107      	bne.n	8007d08 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2228      	movs	r2, #40	; 0x28
 8007d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d06:	e015      	b.n	8007d34 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d16:	d00a      	beq.n	8007d2e <I2C_ITError+0x7a>
 8007d18:	7bfb      	ldrb	r3, [r7, #15]
 8007d1a:	2b60      	cmp	r3, #96	; 0x60
 8007d1c:	d007      	beq.n	8007d2e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2220      	movs	r2, #32
 8007d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d42:	d162      	bne.n	8007e0a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d52:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d020      	beq.n	8007da4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d66:	4a6a      	ldr	r2, [pc, #424]	; (8007f10 <I2C_ITError+0x25c>)
 8007d68:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fd fd24 	bl	80057bc <HAL_DMA_Abort_IT>
 8007d74:	4603      	mov	r3, r0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 8089 	beq.w	8007e8e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f022 0201 	bic.w	r2, r2, #1
 8007d8a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d9e:	4610      	mov	r0, r2
 8007da0:	4798      	blx	r3
 8007da2:	e074      	b.n	8007e8e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da8:	4a59      	ldr	r2, [pc, #356]	; (8007f10 <I2C_ITError+0x25c>)
 8007daa:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fd fd03 	bl	80057bc <HAL_DMA_Abort_IT>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d068      	beq.n	8007e8e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	695b      	ldr	r3, [r3, #20]
 8007dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dc6:	2b40      	cmp	r3, #64	; 0x40
 8007dc8:	d10b      	bne.n	8007de2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	691a      	ldr	r2, [r3, #16]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd4:	b2d2      	uxtb	r2, r2
 8007dd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ddc:	1c5a      	adds	r2, r3, #1
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 0201 	bic.w	r2, r2, #1
 8007df0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007e04:	4610      	mov	r0, r2
 8007e06:	4798      	blx	r3
 8007e08:	e041      	b.n	8007e8e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b60      	cmp	r3, #96	; 0x60
 8007e14:	d125      	bne.n	8007e62 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e2e:	2b40      	cmp	r3, #64	; 0x40
 8007e30:	d10b      	bne.n	8007e4a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	691a      	ldr	r2, [r3, #16]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3c:	b2d2      	uxtb	r2, r2
 8007e3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e44:	1c5a      	adds	r2, r3, #1
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f022 0201 	bic.w	r2, r2, #1
 8007e58:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7fe ff54 	bl	8006d08 <HAL_I2C_AbortCpltCallback>
 8007e60:	e015      	b.n	8007e8e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	695b      	ldr	r3, [r3, #20]
 8007e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e6c:	2b40      	cmp	r3, #64	; 0x40
 8007e6e:	d10b      	bne.n	8007e88 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	691a      	ldr	r2, [r3, #16]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	b2d2      	uxtb	r2, r2
 8007e7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e82:	1c5a      	adds	r2, r3, #1
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f7fe ff34 	bl	8006cf6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	f003 0301 	and.w	r3, r3, #1
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10e      	bne.n	8007ebc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d109      	bne.n	8007ebc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d104      	bne.n	8007ebc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d007      	beq.n	8007ecc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007eca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ed2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d113      	bne.n	8007f08 <I2C_ITError+0x254>
 8007ee0:	7bfb      	ldrb	r3, [r7, #15]
 8007ee2:	2b28      	cmp	r3, #40	; 0x28
 8007ee4:	d110      	bne.n	8007f08 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a0a      	ldr	r2, [pc, #40]	; (8007f14 <I2C_ITError+0x260>)
 8007eea:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2220      	movs	r2, #32
 8007ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f7fe fedc 	bl	8006cc0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	08008215 	.word	0x08008215
 8007f14:	ffff0000 	.word	0xffff0000

08007f18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af02      	add	r7, sp, #8
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	4608      	mov	r0, r1
 8007f22:	4611      	mov	r1, r2
 8007f24:	461a      	mov	r2, r3
 8007f26:	4603      	mov	r3, r0
 8007f28:	817b      	strh	r3, [r7, #10]
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	813b      	strh	r3, [r7, #8]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	6a3b      	ldr	r3, [r7, #32]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 fa08 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00d      	beq.n	8007f76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f68:	d103      	bne.n	8007f72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007f72:	2303      	movs	r3, #3
 8007f74:	e05f      	b.n	8008036 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f76:	897b      	ldrh	r3, [r7, #10]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f88:	6a3a      	ldr	r2, [r7, #32]
 8007f8a:	492d      	ldr	r1, [pc, #180]	; (8008040 <I2C_RequestMemoryWrite+0x128>)
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f000 fa63 	bl	8008458 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d001      	beq.n	8007f9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e04c      	b.n	8008036 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	617b      	str	r3, [r7, #20]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	617b      	str	r3, [r7, #20]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	617b      	str	r3, [r7, #20]
 8007fb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb4:	6a39      	ldr	r1, [r7, #32]
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f000 faee 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00d      	beq.n	8007fde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	d107      	bne.n	8007fda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e02b      	b.n	8008036 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007fde:	88fb      	ldrh	r3, [r7, #6]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d105      	bne.n	8007ff0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007fe4:	893b      	ldrh	r3, [r7, #8]
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	611a      	str	r2, [r3, #16]
 8007fee:	e021      	b.n	8008034 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007ff0:	893b      	ldrh	r3, [r7, #8]
 8007ff2:	0a1b      	lsrs	r3, r3, #8
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	b2da      	uxtb	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008000:	6a39      	ldr	r1, [r7, #32]
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 fac8 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00d      	beq.n	800802a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008012:	2b04      	cmp	r3, #4
 8008014:	d107      	bne.n	8008026 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008024:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e005      	b.n	8008036 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800802a:	893b      	ldrh	r3, [r7, #8]
 800802c:	b2da      	uxtb	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	00010002 	.word	0x00010002

08008044 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b088      	sub	sp, #32
 8008048:	af02      	add	r7, sp, #8
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	4608      	mov	r0, r1
 800804e:	4611      	mov	r1, r2
 8008050:	461a      	mov	r2, r3
 8008052:	4603      	mov	r3, r0
 8008054:	817b      	strh	r3, [r7, #10]
 8008056:	460b      	mov	r3, r1
 8008058:	813b      	strh	r3, [r7, #8]
 800805a:	4613      	mov	r3, r2
 800805c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681a      	ldr	r2, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800806c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800807c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800807e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	2200      	movs	r2, #0
 8008086:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f000 f96a 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00d      	beq.n	80080b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080a4:	d103      	bne.n	80080ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e0aa      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80080b2:	897b      	ldrh	r3, [r7, #10]
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	461a      	mov	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80080c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c4:	6a3a      	ldr	r2, [r7, #32]
 80080c6:	4952      	ldr	r1, [pc, #328]	; (8008210 <I2C_RequestMemoryRead+0x1cc>)
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 f9c5 	bl	8008458 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d001      	beq.n	80080d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e097      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080d8:	2300      	movs	r3, #0
 80080da:	617b      	str	r3, [r7, #20]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	617b      	str	r3, [r7, #20]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	617b      	str	r3, [r7, #20]
 80080ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f0:	6a39      	ldr	r1, [r7, #32]
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 fa50 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00d      	beq.n	800811a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008102:	2b04      	cmp	r3, #4
 8008104:	d107      	bne.n	8008116 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008114:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e076      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800811a:	88fb      	ldrh	r3, [r7, #6]
 800811c:	2b01      	cmp	r3, #1
 800811e:	d105      	bne.n	800812c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008120:	893b      	ldrh	r3, [r7, #8]
 8008122:	b2da      	uxtb	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	611a      	str	r2, [r3, #16]
 800812a:	e021      	b.n	8008170 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800812c:	893b      	ldrh	r3, [r7, #8]
 800812e:	0a1b      	lsrs	r3, r3, #8
 8008130:	b29b      	uxth	r3, r3
 8008132:	b2da      	uxtb	r2, r3
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800813a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800813c:	6a39      	ldr	r1, [r7, #32]
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f000 fa2a 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00d      	beq.n	8008166 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800814e:	2b04      	cmp	r3, #4
 8008150:	d107      	bne.n	8008162 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008160:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e050      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008166:	893b      	ldrh	r3, [r7, #8]
 8008168:	b2da      	uxtb	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008172:	6a39      	ldr	r1, [r7, #32]
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 fa0f 	bl	8008598 <I2C_WaitOnTXEFlagUntilTimeout>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00d      	beq.n	800819c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008184:	2b04      	cmp	r3, #4
 8008186:	d107      	bne.n	8008198 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008196:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e035      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	9300      	str	r3, [sp, #0]
 80081b0:	6a3b      	ldr	r3, [r7, #32]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f000 f8d3 	bl	8008364 <I2C_WaitOnFlagUntilTimeout>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00d      	beq.n	80081e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081d2:	d103      	bne.n	80081dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e013      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80081e0:	897b      	ldrh	r3, [r7, #10]
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	f043 0301 	orr.w	r3, r3, #1
 80081e8:	b2da      	uxtb	r2, r3
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f2:	6a3a      	ldr	r2, [r7, #32]
 80081f4:	4906      	ldr	r1, [pc, #24]	; (8008210 <I2C_RequestMemoryRead+0x1cc>)
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f000 f92e 	bl	8008458 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e000      	b.n	8008208 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3718      	adds	r7, #24
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	00010002 	.word	0x00010002

08008214 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800821c:	2300      	movs	r3, #0
 800821e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008224:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800822c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800822e:	4b4b      	ldr	r3, [pc, #300]	; (800835c <I2C_DMAAbort+0x148>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	08db      	lsrs	r3, r3, #3
 8008234:	4a4a      	ldr	r2, [pc, #296]	; (8008360 <I2C_DMAAbort+0x14c>)
 8008236:	fba2 2303 	umull	r2, r3, r2, r3
 800823a:	0a1a      	lsrs	r2, r3, #8
 800823c:	4613      	mov	r3, r2
 800823e:	009b      	lsls	r3, r3, #2
 8008240:	4413      	add	r3, r2
 8008242:	00da      	lsls	r2, r3, #3
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d106      	bne.n	800825c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008252:	f043 0220 	orr.w	r2, r3, #32
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800825a:	e00a      	b.n	8008272 <I2C_DMAAbort+0x5e>
    }
    count--;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	3b01      	subs	r3, #1
 8008260:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800826c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008270:	d0ea      	beq.n	8008248 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800827e:	2200      	movs	r2, #0
 8008280:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828e:	2200      	movs	r2, #0
 8008290:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082a0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2200      	movs	r2, #0
 80082a6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d003      	beq.n	80082b8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b4:	2200      	movs	r2, #0
 80082b6:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d003      	beq.n	80082c8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c4:	2200      	movs	r2, #0
 80082c6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f022 0201 	bic.w	r2, r2, #1
 80082d6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b60      	cmp	r3, #96	; 0x60
 80082e2:	d10e      	bne.n	8008302 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	2220      	movs	r2, #32
 80082e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	2200      	movs	r2, #0
 80082f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80082fa:	6978      	ldr	r0, [r7, #20]
 80082fc:	f7fe fd04 	bl	8006d08 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008300:	e027      	b.n	8008352 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008302:	7cfb      	ldrb	r3, [r7, #19]
 8008304:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008308:	2b28      	cmp	r3, #40	; 0x28
 800830a:	d117      	bne.n	800833c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800832a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	2200      	movs	r2, #0
 8008330:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	2228      	movs	r2, #40	; 0x28
 8008336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800833a:	e007      	b.n	800834c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	2220      	movs	r2, #32
 8008340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800834c:	6978      	ldr	r0, [r7, #20]
 800834e:	f7fe fcd2 	bl	8006cf6 <HAL_I2C_ErrorCallback>
}
 8008352:	bf00      	nop
 8008354:	3718      	adds	r7, #24
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	20000004 	.word	0x20000004
 8008360:	14f8b589 	.word	0x14f8b589

08008364 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	603b      	str	r3, [r7, #0]
 8008370:	4613      	mov	r3, r2
 8008372:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008374:	e048      	b.n	8008408 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837c:	d044      	beq.n	8008408 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800837e:	f7fc fc61 	bl	8004c44 <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	429a      	cmp	r2, r3
 800838c:	d302      	bcc.n	8008394 <I2C_WaitOnFlagUntilTimeout+0x30>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d139      	bne.n	8008408 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	0c1b      	lsrs	r3, r3, #16
 8008398:	b2db      	uxtb	r3, r3
 800839a:	2b01      	cmp	r3, #1
 800839c:	d10d      	bne.n	80083ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	695b      	ldr	r3, [r3, #20]
 80083a4:	43da      	mvns	r2, r3
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	4013      	ands	r3, r2
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	bf0c      	ite	eq
 80083b0:	2301      	moveq	r3, #1
 80083b2:	2300      	movne	r3, #0
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	461a      	mov	r2, r3
 80083b8:	e00c      	b.n	80083d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	43da      	mvns	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	4013      	ands	r3, r2
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bf0c      	ite	eq
 80083cc:	2301      	moveq	r3, #1
 80083ce:	2300      	movne	r3, #0
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	461a      	mov	r2, r3
 80083d4:	79fb      	ldrb	r3, [r7, #7]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d116      	bne.n	8008408 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2220      	movs	r2, #32
 80083e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f4:	f043 0220 	orr.w	r2, r3, #32
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008404:	2301      	movs	r3, #1
 8008406:	e023      	b.n	8008450 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	0c1b      	lsrs	r3, r3, #16
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b01      	cmp	r3, #1
 8008410:	d10d      	bne.n	800842e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	43da      	mvns	r2, r3
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	4013      	ands	r3, r2
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	bf0c      	ite	eq
 8008424:	2301      	moveq	r3, #1
 8008426:	2300      	movne	r3, #0
 8008428:	b2db      	uxtb	r3, r3
 800842a:	461a      	mov	r2, r3
 800842c:	e00c      	b.n	8008448 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	699b      	ldr	r3, [r3, #24]
 8008434:	43da      	mvns	r2, r3
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	4013      	ands	r3, r2
 800843a:	b29b      	uxth	r3, r3
 800843c:	2b00      	cmp	r3, #0
 800843e:	bf0c      	ite	eq
 8008440:	2301      	moveq	r3, #1
 8008442:	2300      	movne	r3, #0
 8008444:	b2db      	uxtb	r3, r3
 8008446:	461a      	mov	r2, r3
 8008448:	79fb      	ldrb	r3, [r7, #7]
 800844a:	429a      	cmp	r2, r3
 800844c:	d093      	beq.n	8008376 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008466:	e071      	b.n	800854c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008476:	d123      	bne.n	80084c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008486:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008490:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2220      	movs	r2, #32
 800849c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ac:	f043 0204 	orr.w	r2, r3, #4
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e067      	b.n	8008590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c6:	d041      	beq.n	800854c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084c8:	f7fc fbbc 	bl	8004c44 <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d302      	bcc.n	80084de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d136      	bne.n	800854c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	0c1b      	lsrs	r3, r3, #16
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d10c      	bne.n	8008502 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	43da      	mvns	r2, r3
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	4013      	ands	r3, r2
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	bf14      	ite	ne
 80084fa:	2301      	movne	r3, #1
 80084fc:	2300      	moveq	r3, #0
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	e00b      	b.n	800851a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	699b      	ldr	r3, [r3, #24]
 8008508:	43da      	mvns	r2, r3
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	4013      	ands	r3, r2
 800850e:	b29b      	uxth	r3, r3
 8008510:	2b00      	cmp	r3, #0
 8008512:	bf14      	ite	ne
 8008514:	2301      	movne	r3, #1
 8008516:	2300      	moveq	r3, #0
 8008518:	b2db      	uxtb	r3, r3
 800851a:	2b00      	cmp	r3, #0
 800851c:	d016      	beq.n	800854c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008538:	f043 0220 	orr.w	r2, r3, #32
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	e021      	b.n	8008590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	0c1b      	lsrs	r3, r3, #16
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b01      	cmp	r3, #1
 8008554:	d10c      	bne.n	8008570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	695b      	ldr	r3, [r3, #20]
 800855c:	43da      	mvns	r2, r3
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	4013      	ands	r3, r2
 8008562:	b29b      	uxth	r3, r3
 8008564:	2b00      	cmp	r3, #0
 8008566:	bf14      	ite	ne
 8008568:	2301      	movne	r3, #1
 800856a:	2300      	moveq	r3, #0
 800856c:	b2db      	uxtb	r3, r3
 800856e:	e00b      	b.n	8008588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	699b      	ldr	r3, [r3, #24]
 8008576:	43da      	mvns	r2, r3
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	4013      	ands	r3, r2
 800857c:	b29b      	uxth	r3, r3
 800857e:	2b00      	cmp	r3, #0
 8008580:	bf14      	ite	ne
 8008582:	2301      	movne	r3, #1
 8008584:	2300      	moveq	r3, #0
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b00      	cmp	r3, #0
 800858a:	f47f af6d 	bne.w	8008468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085a4:	e034      	b.n	8008610 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	f000 f915 	bl	80087d6 <I2C_IsAcknowledgeFailed>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d001      	beq.n	80085b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e034      	b.n	8008620 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085bc:	d028      	beq.n	8008610 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085be:	f7fc fb41 	bl	8004c44 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d302      	bcc.n	80085d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d11d      	bne.n	8008610 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	695b      	ldr	r3, [r3, #20]
 80085da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085de:	2b80      	cmp	r3, #128	; 0x80
 80085e0:	d016      	beq.n	8008610 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2220      	movs	r2, #32
 80085ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fc:	f043 0220 	orr.w	r2, r3, #32
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2200      	movs	r2, #0
 8008608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e007      	b.n	8008620 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	695b      	ldr	r3, [r3, #20]
 8008616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800861a:	2b80      	cmp	r3, #128	; 0x80
 800861c:	d1c3      	bne.n	80085a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008634:	e034      	b.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f000 f8cd 	bl	80087d6 <I2C_IsAcknowledgeFailed>
 800863c:	4603      	mov	r3, r0
 800863e:	2b00      	cmp	r3, #0
 8008640:	d001      	beq.n	8008646 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e034      	b.n	80086b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864c:	d028      	beq.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800864e:	f7fc faf9 	bl	8004c44 <HAL_GetTick>
 8008652:	4602      	mov	r2, r0
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	68ba      	ldr	r2, [r7, #8]
 800865a:	429a      	cmp	r2, r3
 800865c:	d302      	bcc.n	8008664 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d11d      	bne.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	695b      	ldr	r3, [r3, #20]
 800866a:	f003 0304 	and.w	r3, r3, #4
 800866e:	2b04      	cmp	r3, #4
 8008670:	d016      	beq.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2220      	movs	r2, #32
 800867c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868c:	f043 0220 	orr.w	r2, r3, #32
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e007      	b.n	80086b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	f003 0304 	and.w	r3, r3, #4
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	d1c3      	bne.n	8008636 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80086c4:	4b13      	ldr	r3, [pc, #76]	; (8008714 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	08db      	lsrs	r3, r3, #3
 80086ca:	4a13      	ldr	r2, [pc, #76]	; (8008718 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80086cc:	fba2 2303 	umull	r2, r3, r2, r3
 80086d0:	0a1a      	lsrs	r2, r3, #8
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	3b01      	subs	r3, #1
 80086de:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d107      	bne.n	80086f6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ea:	f043 0220 	orr.w	r2, r3, #32
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e008      	b.n	8008708 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008704:	d0e9      	beq.n	80086da <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	bc80      	pop	{r7}
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	20000004 	.word	0x20000004
 8008718:	14f8b589 	.word	0x14f8b589

0800871c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008728:	e049      	b.n	80087be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	695b      	ldr	r3, [r3, #20]
 8008730:	f003 0310 	and.w	r3, r3, #16
 8008734:	2b10      	cmp	r3, #16
 8008736:	d119      	bne.n	800876c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f06f 0210 	mvn.w	r2, #16
 8008740:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2200      	movs	r2, #0
 8008746:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2220      	movs	r2, #32
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	e030      	b.n	80087ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800876c:	f7fc fa6a 	bl	8004c44 <HAL_GetTick>
 8008770:	4602      	mov	r2, r0
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	429a      	cmp	r2, r3
 800877a:	d302      	bcc.n	8008782 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d11d      	bne.n	80087be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	695b      	ldr	r3, [r3, #20]
 8008788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800878c:	2b40      	cmp	r3, #64	; 0x40
 800878e:	d016      	beq.n	80087be <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2200      	movs	r2, #0
 8008794:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2220      	movs	r2, #32
 800879a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087aa:	f043 0220 	orr.w	r2, r3, #32
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e007      	b.n	80087ce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	695b      	ldr	r3, [r3, #20]
 80087c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c8:	2b40      	cmp	r3, #64	; 0x40
 80087ca:	d1ae      	bne.n	800872a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087cc:	2300      	movs	r3, #0
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80087d6:	b480      	push	{r7}
 80087d8:	b083      	sub	sp, #12
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	695b      	ldr	r3, [r3, #20]
 80087e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087ec:	d11b      	bne.n	8008826 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80087f6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2200      	movs	r2, #0
 80087fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2220      	movs	r2, #32
 8008802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008812:	f043 0204 	orr.w	r2, r3, #4
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008822:	2301      	movs	r3, #1
 8008824:	e000      	b.n	8008828 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008826:	2300      	movs	r3, #0
}
 8008828:	4618      	mov	r0, r3
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	bc80      	pop	{r7}
 8008830:	4770      	bx	lr

08008832 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008832:	b480      	push	{r7}
 8008834:	b083      	sub	sp, #12
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800883e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008842:	d103      	bne.n	800884c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800884a:	e007      	b.n	800885c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008850:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008854:	d102      	bne.n	800885c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2208      	movs	r2, #8
 800885a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	bc80      	pop	{r7}
 8008864:	4770      	bx	lr

08008866 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8008866:	b480      	push	{r7}
 8008868:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 800886a:	bf20      	wfe
  __asm volatile( "nop" );
 800886c:	bf00      	nop
}
 800886e:	bf00      	nop
 8008870:	46bd      	mov	sp, r7
 8008872:	bc80      	pop	{r7}
 8008874:	4770      	bx	lr
	...

08008878 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800887c:	4b03      	ldr	r3, [pc, #12]	; (800888c <HAL_PWR_EnableBkUpAccess+0x14>)
 800887e:	2201      	movs	r2, #1
 8008880:	601a      	str	r2, [r3, #0]
}
 8008882:	bf00      	nop
 8008884:	46bd      	mov	sp, r7
 8008886:	bc80      	pop	{r7}
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	420e0020 	.word	0x420e0020

08008890 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 800889c:	4b13      	ldr	r3, [pc, #76]	; (80088ec <HAL_PWR_EnterSTOPMode+0x5c>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a12      	ldr	r2, [pc, #72]	; (80088ec <HAL_PWR_EnterSTOPMode+0x5c>)
 80088a2:	f023 0302 	bic.w	r3, r3, #2
 80088a6:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 80088a8:	4b10      	ldr	r3, [pc, #64]	; (80088ec <HAL_PWR_EnterSTOPMode+0x5c>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f023 0201 	bic.w	r2, r3, #1
 80088b0:	490e      	ldr	r1, [pc, #56]	; (80088ec <HAL_PWR_EnterSTOPMode+0x5c>)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80088b8:	4b0d      	ldr	r3, [pc, #52]	; (80088f0 <HAL_PWR_EnterSTOPMode+0x60>)
 80088ba:	691b      	ldr	r3, [r3, #16]
 80088bc:	4a0c      	ldr	r2, [pc, #48]	; (80088f0 <HAL_PWR_EnterSTOPMode+0x60>)
 80088be:	f043 0304 	orr.w	r3, r3, #4
 80088c2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80088c4:	78fb      	ldrb	r3, [r7, #3]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d101      	bne.n	80088ce <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80088ca:	bf30      	wfi
 80088cc:	e004      	b.n	80088d8 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80088ce:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 80088d0:	f7ff ffc9 	bl	8008866 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 80088d4:	f7ff ffc7 	bl	8008866 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80088d8:	4b05      	ldr	r3, [pc, #20]	; (80088f0 <HAL_PWR_EnterSTOPMode+0x60>)
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	4a04      	ldr	r2, [pc, #16]	; (80088f0 <HAL_PWR_EnterSTOPMode+0x60>)
 80088de:	f023 0304 	bic.w	r3, r3, #4
 80088e2:	6113      	str	r3, [r2, #16]
}
 80088e4:	bf00      	nop
 80088e6:	3708      	adds	r7, #8
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	40007000 	.word	0x40007000
 80088f0:	e000ed00 	.word	0xe000ed00

080088f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b086      	sub	sp, #24
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e272      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 0301 	and.w	r3, r3, #1
 800890e:	2b00      	cmp	r3, #0
 8008910:	f000 8087 	beq.w	8008a22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008914:	4b92      	ldr	r3, [pc, #584]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f003 030c 	and.w	r3, r3, #12
 800891c:	2b04      	cmp	r3, #4
 800891e:	d00c      	beq.n	800893a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008920:	4b8f      	ldr	r3, [pc, #572]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f003 030c 	and.w	r3, r3, #12
 8008928:	2b08      	cmp	r3, #8
 800892a:	d112      	bne.n	8008952 <HAL_RCC_OscConfig+0x5e>
 800892c:	4b8c      	ldr	r3, [pc, #560]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008938:	d10b      	bne.n	8008952 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800893a:	4b89      	ldr	r3, [pc, #548]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008942:	2b00      	cmp	r3, #0
 8008944:	d06c      	beq.n	8008a20 <HAL_RCC_OscConfig+0x12c>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d168      	bne.n	8008a20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e24c      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800895a:	d106      	bne.n	800896a <HAL_RCC_OscConfig+0x76>
 800895c:	4b80      	ldr	r3, [pc, #512]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a7f      	ldr	r2, [pc, #508]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	e02e      	b.n	80089c8 <HAL_RCC_OscConfig+0xd4>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10c      	bne.n	800898c <HAL_RCC_OscConfig+0x98>
 8008972:	4b7b      	ldr	r3, [pc, #492]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a7a      	ldr	r2, [pc, #488]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800897c:	6013      	str	r3, [r2, #0]
 800897e:	4b78      	ldr	r3, [pc, #480]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a77      	ldr	r2, [pc, #476]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008984:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008988:	6013      	str	r3, [r2, #0]
 800898a:	e01d      	b.n	80089c8 <HAL_RCC_OscConfig+0xd4>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008994:	d10c      	bne.n	80089b0 <HAL_RCC_OscConfig+0xbc>
 8008996:	4b72      	ldr	r3, [pc, #456]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a71      	ldr	r2, [pc, #452]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 800899c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089a0:	6013      	str	r3, [r2, #0]
 80089a2:	4b6f      	ldr	r3, [pc, #444]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a6e      	ldr	r2, [pc, #440]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	e00b      	b.n	80089c8 <HAL_RCC_OscConfig+0xd4>
 80089b0:	4b6b      	ldr	r3, [pc, #428]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a6a      	ldr	r2, [pc, #424]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80089ba:	6013      	str	r3, [r2, #0]
 80089bc:	4b68      	ldr	r3, [pc, #416]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a67      	ldr	r2, [pc, #412]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80089c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d013      	beq.n	80089f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089d0:	f7fc f938 	bl	8004c44 <HAL_GetTick>
 80089d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089d6:	e008      	b.n	80089ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80089d8:	f7fc f934 	bl	8004c44 <HAL_GetTick>
 80089dc:	4602      	mov	r2, r0
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	2b64      	cmp	r3, #100	; 0x64
 80089e4:	d901      	bls.n	80089ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80089e6:	2303      	movs	r3, #3
 80089e8:	e200      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089ea:	4b5d      	ldr	r3, [pc, #372]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d0f0      	beq.n	80089d8 <HAL_RCC_OscConfig+0xe4>
 80089f6:	e014      	b.n	8008a22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089f8:	f7fc f924 	bl	8004c44 <HAL_GetTick>
 80089fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80089fe:	e008      	b.n	8008a12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a00:	f7fc f920 	bl	8004c44 <HAL_GetTick>
 8008a04:	4602      	mov	r2, r0
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	2b64      	cmp	r3, #100	; 0x64
 8008a0c:	d901      	bls.n	8008a12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008a0e:	2303      	movs	r3, #3
 8008a10:	e1ec      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a12:	4b53      	ldr	r3, [pc, #332]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d1f0      	bne.n	8008a00 <HAL_RCC_OscConfig+0x10c>
 8008a1e:	e000      	b.n	8008a22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 0302 	and.w	r3, r3, #2
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d063      	beq.n	8008af6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008a2e:	4b4c      	ldr	r3, [pc, #304]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	f003 030c 	and.w	r3, r3, #12
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d00b      	beq.n	8008a52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008a3a:	4b49      	ldr	r3, [pc, #292]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	f003 030c 	and.w	r3, r3, #12
 8008a42:	2b08      	cmp	r3, #8
 8008a44:	d11c      	bne.n	8008a80 <HAL_RCC_OscConfig+0x18c>
 8008a46:	4b46      	ldr	r3, [pc, #280]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d116      	bne.n	8008a80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a52:	4b43      	ldr	r3, [pc, #268]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d005      	beq.n	8008a6a <HAL_RCC_OscConfig+0x176>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d001      	beq.n	8008a6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e1c0      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a6a:	4b3d      	ldr	r3, [pc, #244]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	00db      	lsls	r3, r3, #3
 8008a78:	4939      	ldr	r1, [pc, #228]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a7e:	e03a      	b.n	8008af6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d020      	beq.n	8008aca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a88:	4b36      	ldr	r3, [pc, #216]	; (8008b64 <HAL_RCC_OscConfig+0x270>)
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a8e:	f7fc f8d9 	bl	8004c44 <HAL_GetTick>
 8008a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a94:	e008      	b.n	8008aa8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a96:	f7fc f8d5 	bl	8004c44 <HAL_GetTick>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d901      	bls.n	8008aa8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	e1a1      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008aa8:	4b2d      	ldr	r3, [pc, #180]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f003 0302 	and.w	r3, r3, #2
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d0f0      	beq.n	8008a96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ab4:	4b2a      	ldr	r3, [pc, #168]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	695b      	ldr	r3, [r3, #20]
 8008ac0:	00db      	lsls	r3, r3, #3
 8008ac2:	4927      	ldr	r1, [pc, #156]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	600b      	str	r3, [r1, #0]
 8008ac8:	e015      	b.n	8008af6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008aca:	4b26      	ldr	r3, [pc, #152]	; (8008b64 <HAL_RCC_OscConfig+0x270>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ad0:	f7fc f8b8 	bl	8004c44 <HAL_GetTick>
 8008ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ad6:	e008      	b.n	8008aea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ad8:	f7fc f8b4 	bl	8004c44 <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e180      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008aea:	4b1d      	ldr	r3, [pc, #116]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1f0      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f003 0308 	and.w	r3, r3, #8
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d03a      	beq.n	8008b78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d019      	beq.n	8008b3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b0a:	4b17      	ldr	r3, [pc, #92]	; (8008b68 <HAL_RCC_OscConfig+0x274>)
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b10:	f7fc f898 	bl	8004c44 <HAL_GetTick>
 8008b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b16:	e008      	b.n	8008b2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b18:	f7fc f894 	bl	8004c44 <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	d901      	bls.n	8008b2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e160      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b2a:	4b0d      	ldr	r3, [pc, #52]	; (8008b60 <HAL_RCC_OscConfig+0x26c>)
 8008b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2e:	f003 0302 	and.w	r3, r3, #2
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0f0      	beq.n	8008b18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008b36:	2001      	movs	r0, #1
 8008b38:	f000 fad0 	bl	80090dc <RCC_Delay>
 8008b3c:	e01c      	b.n	8008b78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008b3e:	4b0a      	ldr	r3, [pc, #40]	; (8008b68 <HAL_RCC_OscConfig+0x274>)
 8008b40:	2200      	movs	r2, #0
 8008b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b44:	f7fc f87e 	bl	8004c44 <HAL_GetTick>
 8008b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008b4a:	e00f      	b.n	8008b6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b4c:	f7fc f87a 	bl	8004c44 <HAL_GetTick>
 8008b50:	4602      	mov	r2, r0
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	1ad3      	subs	r3, r2, r3
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d908      	bls.n	8008b6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008b5a:	2303      	movs	r3, #3
 8008b5c:	e146      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
 8008b5e:	bf00      	nop
 8008b60:	40021000 	.word	0x40021000
 8008b64:	42420000 	.word	0x42420000
 8008b68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008b6c:	4b92      	ldr	r3, [pc, #584]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b70:	f003 0302 	and.w	r3, r3, #2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e9      	bne.n	8008b4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f003 0304 	and.w	r3, r3, #4
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 80a6 	beq.w	8008cd2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b86:	2300      	movs	r3, #0
 8008b88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b8a:	4b8b      	ldr	r3, [pc, #556]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d10d      	bne.n	8008bb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b96:	4b88      	ldr	r3, [pc, #544]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008b98:	69db      	ldr	r3, [r3, #28]
 8008b9a:	4a87      	ldr	r2, [pc, #540]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ba0:	61d3      	str	r3, [r2, #28]
 8008ba2:	4b85      	ldr	r3, [pc, #532]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008baa:	60bb      	str	r3, [r7, #8]
 8008bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bb2:	4b82      	ldr	r3, [pc, #520]	; (8008dbc <HAL_RCC_OscConfig+0x4c8>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d118      	bne.n	8008bf0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008bbe:	4b7f      	ldr	r3, [pc, #508]	; (8008dbc <HAL_RCC_OscConfig+0x4c8>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a7e      	ldr	r2, [pc, #504]	; (8008dbc <HAL_RCC_OscConfig+0x4c8>)
 8008bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008bca:	f7fc f83b 	bl	8004c44 <HAL_GetTick>
 8008bce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bd0:	e008      	b.n	8008be4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bd2:	f7fc f837 	bl	8004c44 <HAL_GetTick>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	1ad3      	subs	r3, r2, r3
 8008bdc:	2b64      	cmp	r3, #100	; 0x64
 8008bde:	d901      	bls.n	8008be4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008be0:	2303      	movs	r3, #3
 8008be2:	e103      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008be4:	4b75      	ldr	r3, [pc, #468]	; (8008dbc <HAL_RCC_OscConfig+0x4c8>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d0f0      	beq.n	8008bd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d106      	bne.n	8008c06 <HAL_RCC_OscConfig+0x312>
 8008bf8:	4b6f      	ldr	r3, [pc, #444]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008bfa:	6a1b      	ldr	r3, [r3, #32]
 8008bfc:	4a6e      	ldr	r2, [pc, #440]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008bfe:	f043 0301 	orr.w	r3, r3, #1
 8008c02:	6213      	str	r3, [r2, #32]
 8008c04:	e02d      	b.n	8008c62 <HAL_RCC_OscConfig+0x36e>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d10c      	bne.n	8008c28 <HAL_RCC_OscConfig+0x334>
 8008c0e:	4b6a      	ldr	r3, [pc, #424]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	4a69      	ldr	r2, [pc, #420]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c14:	f023 0301 	bic.w	r3, r3, #1
 8008c18:	6213      	str	r3, [r2, #32]
 8008c1a:	4b67      	ldr	r3, [pc, #412]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
 8008c1e:	4a66      	ldr	r2, [pc, #408]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c20:	f023 0304 	bic.w	r3, r3, #4
 8008c24:	6213      	str	r3, [r2, #32]
 8008c26:	e01c      	b.n	8008c62 <HAL_RCC_OscConfig+0x36e>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	2b05      	cmp	r3, #5
 8008c2e:	d10c      	bne.n	8008c4a <HAL_RCC_OscConfig+0x356>
 8008c30:	4b61      	ldr	r3, [pc, #388]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	4a60      	ldr	r2, [pc, #384]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c36:	f043 0304 	orr.w	r3, r3, #4
 8008c3a:	6213      	str	r3, [r2, #32]
 8008c3c:	4b5e      	ldr	r3, [pc, #376]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	4a5d      	ldr	r2, [pc, #372]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c42:	f043 0301 	orr.w	r3, r3, #1
 8008c46:	6213      	str	r3, [r2, #32]
 8008c48:	e00b      	b.n	8008c62 <HAL_RCC_OscConfig+0x36e>
 8008c4a:	4b5b      	ldr	r3, [pc, #364]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	4a5a      	ldr	r2, [pc, #360]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c50:	f023 0301 	bic.w	r3, r3, #1
 8008c54:	6213      	str	r3, [r2, #32]
 8008c56:	4b58      	ldr	r3, [pc, #352]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	4a57      	ldr	r2, [pc, #348]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c5c:	f023 0304 	bic.w	r3, r3, #4
 8008c60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d015      	beq.n	8008c96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c6a:	f7fb ffeb 	bl	8004c44 <HAL_GetTick>
 8008c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c70:	e00a      	b.n	8008c88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c72:	f7fb ffe7 	bl	8004c44 <HAL_GetTick>
 8008c76:	4602      	mov	r2, r0
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d901      	bls.n	8008c88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e0b1      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c88:	4b4b      	ldr	r3, [pc, #300]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	f003 0302 	and.w	r3, r3, #2
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d0ee      	beq.n	8008c72 <HAL_RCC_OscConfig+0x37e>
 8008c94:	e014      	b.n	8008cc0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c96:	f7fb ffd5 	bl	8004c44 <HAL_GetTick>
 8008c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c9c:	e00a      	b.n	8008cb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c9e:	f7fb ffd1 	bl	8004c44 <HAL_GetTick>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d901      	bls.n	8008cb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	e09b      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008cb4:	4b40      	ldr	r3, [pc, #256]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008cb6:	6a1b      	ldr	r3, [r3, #32]
 8008cb8:	f003 0302 	and.w	r3, r3, #2
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1ee      	bne.n	8008c9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008cc0:	7dfb      	ldrb	r3, [r7, #23]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	d105      	bne.n	8008cd2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008cc6:	4b3c      	ldr	r3, [pc, #240]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	4a3b      	ldr	r2, [pc, #236]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008ccc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008cd0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f000 8087 	beq.w	8008dea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008cdc:	4b36      	ldr	r3, [pc, #216]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	f003 030c 	and.w	r3, r3, #12
 8008ce4:	2b08      	cmp	r3, #8
 8008ce6:	d061      	beq.n	8008dac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	69db      	ldr	r3, [r3, #28]
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d146      	bne.n	8008d7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cf0:	4b33      	ldr	r3, [pc, #204]	; (8008dc0 <HAL_RCC_OscConfig+0x4cc>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cf6:	f7fb ffa5 	bl	8004c44 <HAL_GetTick>
 8008cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008cfc:	e008      	b.n	8008d10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cfe:	f7fb ffa1 	bl	8004c44 <HAL_GetTick>
 8008d02:	4602      	mov	r2, r0
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	1ad3      	subs	r3, r2, r3
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	d901      	bls.n	8008d10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	e06d      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008d10:	4b29      	ldr	r3, [pc, #164]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1f0      	bne.n	8008cfe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6a1b      	ldr	r3, [r3, #32]
 8008d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d24:	d108      	bne.n	8008d38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008d26:	4b24      	ldr	r3, [pc, #144]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	4921      	ldr	r1, [pc, #132]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d34:	4313      	orrs	r3, r2
 8008d36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d38:	4b1f      	ldr	r3, [pc, #124]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a19      	ldr	r1, [r3, #32]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d48:	430b      	orrs	r3, r1
 8008d4a:	491b      	ldr	r1, [pc, #108]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d50:	4b1b      	ldr	r3, [pc, #108]	; (8008dc0 <HAL_RCC_OscConfig+0x4cc>)
 8008d52:	2201      	movs	r2, #1
 8008d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d56:	f7fb ff75 	bl	8004c44 <HAL_GetTick>
 8008d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008d5c:	e008      	b.n	8008d70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d5e:	f7fb ff71 	bl	8004c44 <HAL_GetTick>
 8008d62:	4602      	mov	r2, r0
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	1ad3      	subs	r3, r2, r3
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	d901      	bls.n	8008d70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008d6c:	2303      	movs	r3, #3
 8008d6e:	e03d      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008d70:	4b11      	ldr	r3, [pc, #68]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d0f0      	beq.n	8008d5e <HAL_RCC_OscConfig+0x46a>
 8008d7c:	e035      	b.n	8008dea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d7e:	4b10      	ldr	r3, [pc, #64]	; (8008dc0 <HAL_RCC_OscConfig+0x4cc>)
 8008d80:	2200      	movs	r2, #0
 8008d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d84:	f7fb ff5e 	bl	8004c44 <HAL_GetTick>
 8008d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008d8a:	e008      	b.n	8008d9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d8c:	f7fb ff5a 	bl	8004c44 <HAL_GetTick>
 8008d90:	4602      	mov	r2, r0
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d901      	bls.n	8008d9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e026      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008d9e:	4b06      	ldr	r3, [pc, #24]	; (8008db8 <HAL_RCC_OscConfig+0x4c4>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1f0      	bne.n	8008d8c <HAL_RCC_OscConfig+0x498>
 8008daa:	e01e      	b.n	8008dea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d107      	bne.n	8008dc4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	e019      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	40007000 	.word	0x40007000
 8008dc0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008dc4:	4b0b      	ldr	r3, [pc, #44]	; (8008df4 <HAL_RCC_OscConfig+0x500>)
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d106      	bne.n	8008de6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d001      	beq.n	8008dea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e000      	b.n	8008dec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	40021000 	.word	0x40021000

08008df8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d101      	bne.n	8008e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e0d0      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008e0c:	4b6a      	ldr	r3, [pc, #424]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f003 0307 	and.w	r3, r3, #7
 8008e14:	683a      	ldr	r2, [r7, #0]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d910      	bls.n	8008e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e1a:	4b67      	ldr	r3, [pc, #412]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f023 0207 	bic.w	r2, r3, #7
 8008e22:	4965      	ldr	r1, [pc, #404]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e2a:	4b63      	ldr	r3, [pc, #396]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 0307 	and.w	r3, r3, #7
 8008e32:	683a      	ldr	r2, [r7, #0]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d001      	beq.n	8008e3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e0b8      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f003 0302 	and.w	r3, r3, #2
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d020      	beq.n	8008e8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f003 0304 	and.w	r3, r3, #4
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d005      	beq.n	8008e60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008e54:	4b59      	ldr	r3, [pc, #356]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	4a58      	ldr	r2, [pc, #352]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008e5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 0308 	and.w	r3, r3, #8
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d005      	beq.n	8008e78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008e6c:	4b53      	ldr	r3, [pc, #332]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	4a52      	ldr	r2, [pc, #328]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008e76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e78:	4b50      	ldr	r3, [pc, #320]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	494d      	ldr	r1, [pc, #308]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008e86:	4313      	orrs	r3, r2
 8008e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f003 0301 	and.w	r3, r3, #1
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d040      	beq.n	8008f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d107      	bne.n	8008eae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e9e:	4b47      	ldr	r3, [pc, #284]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d115      	bne.n	8008ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e07f      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	2b02      	cmp	r3, #2
 8008eb4:	d107      	bne.n	8008ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008eb6:	4b41      	ldr	r3, [pc, #260]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d109      	bne.n	8008ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	e073      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ec6:	4b3d      	ldr	r3, [pc, #244]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 0302 	and.w	r3, r3, #2
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e06b      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008ed6:	4b39      	ldr	r3, [pc, #228]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	f023 0203 	bic.w	r2, r3, #3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	4936      	ldr	r1, [pc, #216]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008ee8:	f7fb feac 	bl	8004c44 <HAL_GetTick>
 8008eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008eee:	e00a      	b.n	8008f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ef0:	f7fb fea8 	bl	8004c44 <HAL_GetTick>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	1ad3      	subs	r3, r2, r3
 8008efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d901      	bls.n	8008f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e053      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f06:	4b2d      	ldr	r3, [pc, #180]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	f003 020c 	and.w	r2, r3, #12
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d1eb      	bne.n	8008ef0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008f18:	4b27      	ldr	r3, [pc, #156]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f003 0307 	and.w	r3, r3, #7
 8008f20:	683a      	ldr	r2, [r7, #0]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d210      	bcs.n	8008f48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f26:	4b24      	ldr	r3, [pc, #144]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f023 0207 	bic.w	r2, r3, #7
 8008f2e:	4922      	ldr	r1, [pc, #136]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f36:	4b20      	ldr	r3, [pc, #128]	; (8008fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f003 0307 	and.w	r3, r3, #7
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d001      	beq.n	8008f48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e032      	b.n	8008fae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0304 	and.w	r3, r3, #4
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d008      	beq.n	8008f66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008f54:	4b19      	ldr	r3, [pc, #100]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	4916      	ldr	r1, [pc, #88]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f62:	4313      	orrs	r3, r2
 8008f64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 0308 	and.w	r3, r3, #8
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d009      	beq.n	8008f86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008f72:	4b12      	ldr	r3, [pc, #72]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	00db      	lsls	r3, r3, #3
 8008f80:	490e      	ldr	r1, [pc, #56]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f82:	4313      	orrs	r3, r2
 8008f84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008f86:	f000 f821 	bl	8008fcc <HAL_RCC_GetSysClockFreq>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	4b0b      	ldr	r3, [pc, #44]	; (8008fbc <HAL_RCC_ClockConfig+0x1c4>)
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	091b      	lsrs	r3, r3, #4
 8008f92:	f003 030f 	and.w	r3, r3, #15
 8008f96:	490a      	ldr	r1, [pc, #40]	; (8008fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8008f98:	5ccb      	ldrb	r3, [r1, r3]
 8008f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f9e:	4a09      	ldr	r2, [pc, #36]	; (8008fc4 <HAL_RCC_ClockConfig+0x1cc>)
 8008fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008fa2:	4b09      	ldr	r3, [pc, #36]	; (8008fc8 <HAL_RCC_ClockConfig+0x1d0>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7fb fe0a 	bl	8004bc0 <HAL_InitTick>

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	40022000 	.word	0x40022000
 8008fbc:	40021000 	.word	0x40021000
 8008fc0:	0800d46c 	.word	0x0800d46c
 8008fc4:	20000004 	.word	0x20000004
 8008fc8:	20000008 	.word	0x20000008

08008fcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b087      	sub	sp, #28
 8008fd0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	60fb      	str	r3, [r7, #12]
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	60bb      	str	r3, [r7, #8]
 8008fda:	2300      	movs	r3, #0
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008fe6:	4b1e      	ldr	r3, [pc, #120]	; (8009060 <HAL_RCC_GetSysClockFreq+0x94>)
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f003 030c 	and.w	r3, r3, #12
 8008ff2:	2b04      	cmp	r3, #4
 8008ff4:	d002      	beq.n	8008ffc <HAL_RCC_GetSysClockFreq+0x30>
 8008ff6:	2b08      	cmp	r3, #8
 8008ff8:	d003      	beq.n	8009002 <HAL_RCC_GetSysClockFreq+0x36>
 8008ffa:	e027      	b.n	800904c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008ffc:	4b19      	ldr	r3, [pc, #100]	; (8009064 <HAL_RCC_GetSysClockFreq+0x98>)
 8008ffe:	613b      	str	r3, [r7, #16]
      break;
 8009000:	e027      	b.n	8009052 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	0c9b      	lsrs	r3, r3, #18
 8009006:	f003 030f 	and.w	r3, r3, #15
 800900a:	4a17      	ldr	r2, [pc, #92]	; (8009068 <HAL_RCC_GetSysClockFreq+0x9c>)
 800900c:	5cd3      	ldrb	r3, [r2, r3]
 800900e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d010      	beq.n	800903c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800901a:	4b11      	ldr	r3, [pc, #68]	; (8009060 <HAL_RCC_GetSysClockFreq+0x94>)
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	0c5b      	lsrs	r3, r3, #17
 8009020:	f003 0301 	and.w	r3, r3, #1
 8009024:	4a11      	ldr	r2, [pc, #68]	; (800906c <HAL_RCC_GetSysClockFreq+0xa0>)
 8009026:	5cd3      	ldrb	r3, [r2, r3]
 8009028:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	4a0d      	ldr	r2, [pc, #52]	; (8009064 <HAL_RCC_GetSysClockFreq+0x98>)
 800902e:	fb03 f202 	mul.w	r2, r3, r2
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	fbb2 f3f3 	udiv	r3, r2, r3
 8009038:	617b      	str	r3, [r7, #20]
 800903a:	e004      	b.n	8009046 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a0c      	ldr	r2, [pc, #48]	; (8009070 <HAL_RCC_GetSysClockFreq+0xa4>)
 8009040:	fb02 f303 	mul.w	r3, r2, r3
 8009044:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	613b      	str	r3, [r7, #16]
      break;
 800904a:	e002      	b.n	8009052 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800904c:	4b09      	ldr	r3, [pc, #36]	; (8009074 <HAL_RCC_GetSysClockFreq+0xa8>)
 800904e:	613b      	str	r3, [r7, #16]
      break;
 8009050:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009052:	693b      	ldr	r3, [r7, #16]
}
 8009054:	4618      	mov	r0, r3
 8009056:	371c      	adds	r7, #28
 8009058:	46bd      	mov	sp, r7
 800905a:	bc80      	pop	{r7}
 800905c:	4770      	bx	lr
 800905e:	bf00      	nop
 8009060:	40021000 	.word	0x40021000
 8009064:	00b71b00 	.word	0x00b71b00
 8009068:	0800d484 	.word	0x0800d484
 800906c:	0800d494 	.word	0x0800d494
 8009070:	003d0900 	.word	0x003d0900
 8009074:	007a1200 	.word	0x007a1200

08009078 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009078:	b480      	push	{r7}
 800907a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800907c:	4b02      	ldr	r3, [pc, #8]	; (8009088 <HAL_RCC_GetHCLKFreq+0x10>)
 800907e:	681b      	ldr	r3, [r3, #0]
}
 8009080:	4618      	mov	r0, r3
 8009082:	46bd      	mov	sp, r7
 8009084:	bc80      	pop	{r7}
 8009086:	4770      	bx	lr
 8009088:	20000004 	.word	0x20000004

0800908c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009090:	f7ff fff2 	bl	8009078 <HAL_RCC_GetHCLKFreq>
 8009094:	4602      	mov	r2, r0
 8009096:	4b05      	ldr	r3, [pc, #20]	; (80090ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	0a1b      	lsrs	r3, r3, #8
 800909c:	f003 0307 	and.w	r3, r3, #7
 80090a0:	4903      	ldr	r1, [pc, #12]	; (80090b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80090a2:	5ccb      	ldrb	r3, [r1, r3]
 80090a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	40021000 	.word	0x40021000
 80090b0:	0800d47c 	.word	0x0800d47c

080090b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80090b8:	f7ff ffde 	bl	8009078 <HAL_RCC_GetHCLKFreq>
 80090bc:	4602      	mov	r2, r0
 80090be:	4b05      	ldr	r3, [pc, #20]	; (80090d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	0adb      	lsrs	r3, r3, #11
 80090c4:	f003 0307 	and.w	r3, r3, #7
 80090c8:	4903      	ldr	r1, [pc, #12]	; (80090d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80090ca:	5ccb      	ldrb	r3, [r1, r3]
 80090cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	40021000 	.word	0x40021000
 80090d8:	0800d47c 	.word	0x0800d47c

080090dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80090dc:	b480      	push	{r7}
 80090de:	b085      	sub	sp, #20
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80090e4:	4b0a      	ldr	r3, [pc, #40]	; (8009110 <RCC_Delay+0x34>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a0a      	ldr	r2, [pc, #40]	; (8009114 <RCC_Delay+0x38>)
 80090ea:	fba2 2303 	umull	r2, r3, r2, r3
 80090ee:	0a5b      	lsrs	r3, r3, #9
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	fb02 f303 	mul.w	r3, r2, r3
 80090f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80090f8:	bf00      	nop
  }
  while (Delay --);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	1e5a      	subs	r2, r3, #1
 80090fe:	60fa      	str	r2, [r7, #12]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1f9      	bne.n	80090f8 <RCC_Delay+0x1c>
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	bc80      	pop	{r7}
 800910e:	4770      	bx	lr
 8009110:	20000004 	.word	0x20000004
 8009114:	10624dd3 	.word	0x10624dd3

08009118 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009120:	2300      	movs	r3, #0
 8009122:	613b      	str	r3, [r7, #16]
 8009124:	2300      	movs	r3, #0
 8009126:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f003 0301 	and.w	r3, r3, #1
 8009130:	2b00      	cmp	r3, #0
 8009132:	d07d      	beq.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009134:	2300      	movs	r3, #0
 8009136:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009138:	4b4f      	ldr	r3, [pc, #316]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800913a:	69db      	ldr	r3, [r3, #28]
 800913c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d10d      	bne.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009144:	4b4c      	ldr	r3, [pc, #304]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	4a4b      	ldr	r2, [pc, #300]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800914a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800914e:	61d3      	str	r3, [r2, #28]
 8009150:	4b49      	ldr	r3, [pc, #292]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009158:	60bb      	str	r3, [r7, #8]
 800915a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800915c:	2301      	movs	r3, #1
 800915e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009160:	4b46      	ldr	r3, [pc, #280]	; (800927c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009168:	2b00      	cmp	r3, #0
 800916a:	d118      	bne.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800916c:	4b43      	ldr	r3, [pc, #268]	; (800927c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a42      	ldr	r2, [pc, #264]	; (800927c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009176:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009178:	f7fb fd64 	bl	8004c44 <HAL_GetTick>
 800917c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800917e:	e008      	b.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009180:	f7fb fd60 	bl	8004c44 <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	1ad3      	subs	r3, r2, r3
 800918a:	2b64      	cmp	r3, #100	; 0x64
 800918c:	d901      	bls.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	e06d      	b.n	800926e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009192:	4b3a      	ldr	r3, [pc, #232]	; (800927c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800919a:	2b00      	cmp	r3, #0
 800919c:	d0f0      	beq.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800919e:	4b36      	ldr	r3, [pc, #216]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80091a0:	6a1b      	ldr	r3, [r3, #32]
 80091a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d02e      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d027      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80091bc:	4b2e      	ldr	r3, [pc, #184]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80091c6:	4b2e      	ldr	r3, [pc, #184]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80091c8:	2201      	movs	r2, #1
 80091ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80091cc:	4b2c      	ldr	r3, [pc, #176]	; (8009280 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80091d2:	4a29      	ldr	r2, [pc, #164]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f003 0301 	and.w	r3, r3, #1
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d014      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091e2:	f7fb fd2f 	bl	8004c44 <HAL_GetTick>
 80091e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80091e8:	e00a      	b.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091ea:	f7fb fd2b 	bl	8004c44 <HAL_GetTick>
 80091ee:	4602      	mov	r2, r0
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	1ad3      	subs	r3, r2, r3
 80091f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d901      	bls.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80091fc:	2303      	movs	r3, #3
 80091fe:	e036      	b.n	800926e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009200:	4b1d      	ldr	r3, [pc, #116]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009202:	6a1b      	ldr	r3, [r3, #32]
 8009204:	f003 0302 	and.w	r3, r3, #2
 8009208:	2b00      	cmp	r3, #0
 800920a:	d0ee      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800920c:	4b1a      	ldr	r3, [pc, #104]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800920e:	6a1b      	ldr	r3, [r3, #32]
 8009210:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	4917      	ldr	r1, [pc, #92]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800921a:	4313      	orrs	r3, r2
 800921c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800921e:	7dfb      	ldrb	r3, [r7, #23]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d105      	bne.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009224:	4b14      	ldr	r3, [pc, #80]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009226:	69db      	ldr	r3, [r3, #28]
 8009228:	4a13      	ldr	r2, [pc, #76]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800922a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800922e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0302 	and.w	r3, r3, #2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d008      	beq.n	800924e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800923c:	4b0e      	ldr	r3, [pc, #56]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	490b      	ldr	r1, [pc, #44]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800924a:	4313      	orrs	r3, r2
 800924c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b00      	cmp	r3, #0
 8009258:	d008      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800925a:	4b07      	ldr	r3, [pc, #28]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	4904      	ldr	r1, [pc, #16]	; (8009278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009268:	4313      	orrs	r3, r2
 800926a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3718      	adds	r7, #24
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	40021000 	.word	0x40021000
 800927c:	40007000 	.word	0x40007000
 8009280:	42420440 	.word	0x42420440

08009284 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b088      	sub	sp, #32
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800928c:	2300      	movs	r3, #0
 800928e:	617b      	str	r3, [r7, #20]
 8009290:	2300      	movs	r3, #0
 8009292:	61fb      	str	r3, [r7, #28]
 8009294:	2300      	movs	r3, #0
 8009296:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009298:	2300      	movs	r3, #0
 800929a:	60fb      	str	r3, [r7, #12]
 800929c:	2300      	movs	r3, #0
 800929e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2b10      	cmp	r3, #16
 80092a4:	d00a      	beq.n	80092bc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b10      	cmp	r3, #16
 80092aa:	f200 8089 	bhi.w	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d045      	beq.n	8009340 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d074      	beq.n	80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80092ba:	e081      	b.n	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      temp_reg = RCC->CFGR;
 80092bc:	4b45      	ldr	r3, [pc, #276]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80092c2:	4b44      	ldr	r3, [pc, #272]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d07a      	beq.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	0c9b      	lsrs	r3, r3, #18
 80092d2:	f003 030f 	and.w	r3, r3, #15
 80092d6:	4a40      	ldr	r2, [pc, #256]	; (80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80092d8:	5cd3      	ldrb	r3, [r2, r3]
 80092da:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d015      	beq.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80092e6:	4b3b      	ldr	r3, [pc, #236]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	0c5b      	lsrs	r3, r3, #17
 80092ec:	f003 0301 	and.w	r3, r3, #1
 80092f0:	4a3a      	ldr	r2, [pc, #232]	; (80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80092f2:	5cd3      	ldrb	r3, [r2, r3]
 80092f4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00d      	beq.n	800931c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8009300:	4a37      	ldr	r2, [pc, #220]	; (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	fbb2 f2f3 	udiv	r2, r2, r3
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	fb02 f303 	mul.w	r3, r2, r3
 800930e:	61fb      	str	r3, [r7, #28]
 8009310:	e004      	b.n	800931c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	4a33      	ldr	r2, [pc, #204]	; (80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8009316:	fb02 f303 	mul.w	r3, r2, r3
 800931a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800931c:	4b2d      	ldr	r3, [pc, #180]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009324:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009328:	d102      	bne.n	8009330 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	61bb      	str	r3, [r7, #24]
      break;
 800932e:	e049      	b.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
          frequency = (pllclk * 2) / 3;
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	005b      	lsls	r3, r3, #1
 8009334:	4a2c      	ldr	r2, [pc, #176]	; (80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8009336:	fba2 2303 	umull	r2, r3, r2, r3
 800933a:	085b      	lsrs	r3, r3, #1
 800933c:	61bb      	str	r3, [r7, #24]
      break;
 800933e:	e041      	b.n	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      temp_reg = RCC->BDCR;
 8009340:	4b24      	ldr	r3, [pc, #144]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009342:	6a1b      	ldr	r3, [r3, #32]
 8009344:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800934c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009350:	d108      	bne.n	8009364 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f003 0302 	and.w	r3, r3, #2
 8009358:	2b00      	cmp	r3, #0
 800935a:	d003      	beq.n	8009364 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800935c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009360:	61bb      	str	r3, [r7, #24]
 8009362:	e01e      	b.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800936a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800936e:	d109      	bne.n	8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009370:	4b18      	ldr	r3, [pc, #96]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009374:	f003 0302 	and.w	r3, r3, #2
 8009378:	2b00      	cmp	r3, #0
 800937a:	d003      	beq.n	8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800937c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8009380:	61bb      	str	r3, [r7, #24]
 8009382:	e00e      	b.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800938a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800938e:	d11b      	bne.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8009390:	4b10      	ldr	r3, [pc, #64]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009398:	2b00      	cmp	r3, #0
 800939a:	d015      	beq.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
        frequency = HSE_VALUE / 128U;
 800939c:	4b13      	ldr	r3, [pc, #76]	; (80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800939e:	61bb      	str	r3, [r7, #24]
      break;
 80093a0:	e012      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80093a2:	e011      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80093a4:	f7ff fe86 	bl	80090b4 <HAL_RCC_GetPCLK2Freq>
 80093a8:	4602      	mov	r2, r0
 80093aa:	4b0a      	ldr	r3, [pc, #40]	; (80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	0b9b      	lsrs	r3, r3, #14
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	3301      	adds	r3, #1
 80093b6:	005b      	lsls	r3, r3, #1
 80093b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80093bc:	61bb      	str	r3, [r7, #24]
      break;
 80093be:	e004      	b.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80093c0:	bf00      	nop
 80093c2:	e002      	b.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80093c4:	bf00      	nop
 80093c6:	e000      	b.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80093c8:	bf00      	nop
    }
  }
  return (frequency);
 80093ca:	69bb      	ldr	r3, [r7, #24]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3720      	adds	r7, #32
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	40021000 	.word	0x40021000
 80093d8:	0800d498 	.word	0x0800d498
 80093dc:	0800d4a8 	.word	0x0800d4a8
 80093e0:	00b71b00 	.word	0x00b71b00
 80093e4:	003d0900 	.word	0x003d0900
 80093e8:	aaaaaaab 	.word	0xaaaaaaab
 80093ec:	00016e36 	.word	0x00016e36

080093f0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80093f8:	2300      	movs	r3, #0
 80093fa:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e07a      	b.n	80094fc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	7c5b      	ldrb	r3, [r3, #17]
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b00      	cmp	r3, #0
 800940e:	d105      	bne.n	800941c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7fb f92a 	bl	8004670 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f000 fc2c 	bl	8009c80 <HAL_RTC_WaitForSynchro>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d004      	beq.n	8009438 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2204      	movs	r2, #4
 8009432:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e061      	b.n	80094fc <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fce5 	bl	8009e08 <RTC_EnterInitMode>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d004      	beq.n	800944e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2204      	movs	r2, #4
 8009448:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	e056      	b.n	80094fc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	685a      	ldr	r2, [r3, #4]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f022 0207 	bic.w	r2, r2, #7
 800945c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d005      	beq.n	8009472 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8009466:	4b27      	ldr	r3, [pc, #156]	; (8009504 <HAL_RTC_Init+0x114>)
 8009468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800946a:	4a26      	ldr	r2, [pc, #152]	; (8009504 <HAL_RTC_Init+0x114>)
 800946c:	f023 0301 	bic.w	r3, r3, #1
 8009470:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8009472:	4b24      	ldr	r3, [pc, #144]	; (8009504 <HAL_RTC_Init+0x114>)
 8009474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009476:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	4921      	ldr	r1, [pc, #132]	; (8009504 <HAL_RTC_Init+0x114>)
 8009480:	4313      	orrs	r3, r2
 8009482:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800948c:	d003      	beq.n	8009496 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	60fb      	str	r3, [r7, #12]
 8009494:	e00e      	b.n	80094b4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8009496:	2001      	movs	r0, #1
 8009498:	f7ff fef4 	bl	8009284 <HAL_RCCEx_GetPeriphCLKFreq>
 800949c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d104      	bne.n	80094ae <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2204      	movs	r2, #4
 80094a8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e026      	b.n	80094fc <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	0c1a      	lsrs	r2, r3, #16
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f002 020f 	and.w	r2, r2, #15
 80094c0:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68fa      	ldr	r2, [r7, #12]
 80094c8:	b292      	uxth	r2, r2
 80094ca:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fcc3 	bl	8009e58 <RTC_ExitInitMode>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d004      	beq.n	80094e2 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2204      	movs	r2, #4
 80094dc:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e00c      	b.n	80094fc <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2201      	movs	r2, #1
 80094ec:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80094fa:	2300      	movs	r3, #0
  }
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}
 8009504:	40006c00 	.word	0x40006c00

08009508 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009508:	b590      	push	{r4, r7, lr}
 800950a:	b087      	sub	sp, #28
 800950c:	af00      	add	r7, sp, #0
 800950e:	60f8      	str	r0, [r7, #12]
 8009510:	60b9      	str	r1, [r7, #8]
 8009512:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8009514:	2300      	movs	r3, #0
 8009516:	617b      	str	r3, [r7, #20]
 8009518:	2300      	movs	r3, #0
 800951a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d002      	beq.n	8009528 <HAL_RTC_SetTime+0x20>
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e080      	b.n	800962e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	7c1b      	ldrb	r3, [r3, #16]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d101      	bne.n	8009538 <HAL_RTC_SetTime+0x30>
 8009534:	2302      	movs	r3, #2
 8009536:	e07a      	b.n	800962e <HAL_RTC_SetTime+0x126>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2201      	movs	r2, #1
 800953c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2202      	movs	r2, #2
 8009542:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d113      	bne.n	8009572 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	461a      	mov	r2, r3
 8009550:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009554:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	785b      	ldrb	r3, [r3, #1]
 800955c:	4619      	mov	r1, r3
 800955e:	460b      	mov	r3, r1
 8009560:	011b      	lsls	r3, r3, #4
 8009562:	1a5b      	subs	r3, r3, r1
 8009564:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009566:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800956c:	4413      	add	r3, r2
 800956e:	617b      	str	r3, [r7, #20]
 8009570:	e01e      	b.n	80095b0 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	4618      	mov	r0, r3
 8009578:	f000 fcb3 	bl	8009ee2 <RTC_Bcd2ToByte>
 800957c:	4603      	mov	r3, r0
 800957e:	461a      	mov	r2, r3
 8009580:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009584:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	785b      	ldrb	r3, [r3, #1]
 800958c:	4618      	mov	r0, r3
 800958e:	f000 fca8 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009592:	4603      	mov	r3, r0
 8009594:	461a      	mov	r2, r3
 8009596:	4613      	mov	r3, r2
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	1a9b      	subs	r3, r3, r2
 800959c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800959e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	789b      	ldrb	r3, [r3, #2]
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 fc9c 	bl	8009ee2 <RTC_Bcd2ToByte>
 80095aa:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80095ac:	4423      	add	r3, r4
 80095ae:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80095b0:	6979      	ldr	r1, [r7, #20]
 80095b2:	68f8      	ldr	r0, [r7, #12]
 80095b4:	f000 fbc1 	bl	8009d3a <RTC_WriteTimeCounter>
 80095b8:	4603      	mov	r3, r0
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d007      	beq.n	80095ce <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2204      	movs	r2, #4
 80095c2:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2200      	movs	r2, #0
 80095c8:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80095ca:	2301      	movs	r3, #1
 80095cc:	e02f      	b.n	800962e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	685a      	ldr	r2, [r3, #4]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f022 0205 	bic.w	r2, r2, #5
 80095dc:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 fbd2 	bl	8009d88 <RTC_ReadAlarmCounter>
 80095e4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ec:	d018      	beq.n	8009620 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80095ee:	693a      	ldr	r2, [r7, #16]
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d214      	bcs.n	8009620 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80095fc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8009600:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009602:	6939      	ldr	r1, [r7, #16]
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f000 fbd8 	bl	8009dba <RTC_WriteAlarmCounter>
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d007      	beq.n	8009620 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2204      	movs	r2, #4
 8009614:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2200      	movs	r2, #0
 800961a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e006      	b.n	800962e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2201      	movs	r2, #1
 8009624:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2200      	movs	r2, #0
 800962a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800962c:	2300      	movs	r3, #0
  }
}
 800962e:	4618      	mov	r0, r3
 8009630:	371c      	adds	r7, #28
 8009632:	46bd      	mov	sp, r7
 8009634:	bd90      	pop	{r4, r7, pc}
	...

08009638 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b088      	sub	sp, #32
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8009644:	2300      	movs	r3, #0
 8009646:	61bb      	str	r3, [r7, #24]
 8009648:	2300      	movs	r3, #0
 800964a:	61fb      	str	r3, [r7, #28]
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	2300      	movs	r3, #0
 8009652:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d002      	beq.n	8009660 <HAL_RTC_GetTime+0x28>
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d101      	bne.n	8009664 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	e0b5      	b.n	80097d0 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	f003 0304 	and.w	r3, r3, #4
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e0ac      	b.n	80097d0 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f000 fb2f 	bl	8009cda <RTC_ReadTimeCounter>
 800967c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	4a55      	ldr	r2, [pc, #340]	; (80097d8 <HAL_RTC_GetTime+0x1a0>)
 8009682:	fba2 2303 	umull	r2, r3, r2, r3
 8009686:	0adb      	lsrs	r3, r3, #11
 8009688:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800968a:	69ba      	ldr	r2, [r7, #24]
 800968c:	4b52      	ldr	r3, [pc, #328]	; (80097d8 <HAL_RTC_GetTime+0x1a0>)
 800968e:	fba3 1302 	umull	r1, r3, r3, r2
 8009692:	0adb      	lsrs	r3, r3, #11
 8009694:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8009698:	fb01 f303 	mul.w	r3, r1, r3
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	4a4f      	ldr	r2, [pc, #316]	; (80097dc <HAL_RTC_GetTime+0x1a4>)
 80096a0:	fba2 2303 	umull	r2, r3, r2, r3
 80096a4:	095b      	lsrs	r3, r3, #5
 80096a6:	b2da      	uxtb	r2, r3
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80096ac:	69bb      	ldr	r3, [r7, #24]
 80096ae:	4a4a      	ldr	r2, [pc, #296]	; (80097d8 <HAL_RTC_GetTime+0x1a0>)
 80096b0:	fba2 1203 	umull	r1, r2, r2, r3
 80096b4:	0ad2      	lsrs	r2, r2, #11
 80096b6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80096ba:	fb01 f202 	mul.w	r2, r1, r2
 80096be:	1a9a      	subs	r2, r3, r2
 80096c0:	4b46      	ldr	r3, [pc, #280]	; (80097dc <HAL_RTC_GetTime+0x1a4>)
 80096c2:	fba3 1302 	umull	r1, r3, r3, r2
 80096c6:	0959      	lsrs	r1, r3, #5
 80096c8:	460b      	mov	r3, r1
 80096ca:	011b      	lsls	r3, r3, #4
 80096cc:	1a5b      	subs	r3, r3, r1
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	1ad1      	subs	r1, r2, r3
 80096d2:	b2ca      	uxtb	r2, r1
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	2b17      	cmp	r3, #23
 80096dc:	d955      	bls.n	800978a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	4a3f      	ldr	r2, [pc, #252]	; (80097e0 <HAL_RTC_GetTime+0x1a8>)
 80096e2:	fba2 2303 	umull	r2, r3, r2, r3
 80096e6:	091b      	lsrs	r3, r3, #4
 80096e8:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80096ea:	6939      	ldr	r1, [r7, #16]
 80096ec:	4b3c      	ldr	r3, [pc, #240]	; (80097e0 <HAL_RTC_GetTime+0x1a8>)
 80096ee:	fba3 2301 	umull	r2, r3, r3, r1
 80096f2:	091a      	lsrs	r2, r3, #4
 80096f4:	4613      	mov	r3, r2
 80096f6:	005b      	lsls	r3, r3, #1
 80096f8:	4413      	add	r3, r2
 80096fa:	00db      	lsls	r3, r3, #3
 80096fc:	1aca      	subs	r2, r1, r3
 80096fe:	b2d2      	uxtb	r2, r2
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 fb3f 	bl	8009d88 <RTC_ReadAlarmCounter>
 800970a:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009712:	d008      	beq.n	8009726 <HAL_RTC_GetTime+0xee>
 8009714:	69fa      	ldr	r2, [r7, #28]
 8009716:	69bb      	ldr	r3, [r7, #24]
 8009718:	429a      	cmp	r2, r3
 800971a:	d904      	bls.n	8009726 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800971c:	69fa      	ldr	r2, [r7, #28]
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	1ad3      	subs	r3, r2, r3
 8009722:	61fb      	str	r3, [r7, #28]
 8009724:	e002      	b.n	800972c <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8009726:	f04f 33ff 	mov.w	r3, #4294967295
 800972a:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	4a2d      	ldr	r2, [pc, #180]	; (80097e4 <HAL_RTC_GetTime+0x1ac>)
 8009730:	fb02 f303 	mul.w	r3, r2, r3
 8009734:	69ba      	ldr	r2, [r7, #24]
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800973a:	69b9      	ldr	r1, [r7, #24]
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f000 fafc 	bl	8009d3a <RTC_WriteTimeCounter>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d001      	beq.n	800974c <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	e041      	b.n	80097d0 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009752:	d00c      	beq.n	800976e <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8009754:	69fa      	ldr	r2, [r7, #28]
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	4413      	add	r3, r2
 800975a:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800975c:	69f9      	ldr	r1, [r7, #28]
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f000 fb2b 	bl	8009dba <RTC_WriteAlarmCounter>
 8009764:	4603      	mov	r3, r0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d00a      	beq.n	8009780 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e030      	b.n	80097d0 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800976e:	69f9      	ldr	r1, [r7, #28]
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f000 fb22 	bl	8009dba <RTC_WriteAlarmCounter>
 8009776:	4603      	mov	r3, r0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d001      	beq.n	8009780 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e027      	b.n	80097d0 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009780:	6979      	ldr	r1, [r7, #20]
 8009782:	68f8      	ldr	r0, [r7, #12]
 8009784:	f000 fbca 	bl	8009f1c <RTC_DateUpdate>
 8009788:	e003      	b.n	8009792 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	b2da      	uxtb	r2, r3
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d01a      	beq.n	80097ce <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	4618      	mov	r0, r3
 800979e:	f000 fb83 	bl	8009ea8 <RTC_ByteToBcd2>
 80097a2:	4603      	mov	r3, r0
 80097a4:	461a      	mov	r2, r3
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	785b      	ldrb	r3, [r3, #1]
 80097ae:	4618      	mov	r0, r3
 80097b0:	f000 fb7a 	bl	8009ea8 <RTC_ByteToBcd2>
 80097b4:	4603      	mov	r3, r0
 80097b6:	461a      	mov	r2, r3
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	789b      	ldrb	r3, [r3, #2]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f000 fb71 	bl	8009ea8 <RTC_ByteToBcd2>
 80097c6:	4603      	mov	r3, r0
 80097c8:	461a      	mov	r2, r3
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3720      	adds	r7, #32
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	91a2b3c5 	.word	0x91a2b3c5
 80097dc:	88888889 	.word	0x88888889
 80097e0:	aaaaaaab 	.word	0xaaaaaaab
 80097e4:	00015180 	.word	0x00015180

080097e8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b088      	sub	sp, #32
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80097f4:	2300      	movs	r3, #0
 80097f6:	61fb      	str	r3, [r7, #28]
 80097f8:	2300      	movs	r3, #0
 80097fa:	61bb      	str	r3, [r7, #24]
 80097fc:	2300      	movs	r3, #0
 80097fe:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d002      	beq.n	800980c <HAL_RTC_SetDate+0x24>
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	e097      	b.n	8009940 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	7c1b      	ldrb	r3, [r3, #16]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d101      	bne.n	800981c <HAL_RTC_SetDate+0x34>
 8009818:	2302      	movs	r3, #2
 800981a:	e091      	b.n	8009940 <HAL_RTC_SetDate+0x158>
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2201      	movs	r2, #1
 8009820:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2202      	movs	r2, #2
 8009826:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10c      	bne.n	8009848 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	78da      	ldrb	r2, [r3, #3]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	785a      	ldrb	r2, [r3, #1]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	789a      	ldrb	r2, [r3, #2]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	739a      	strb	r2, [r3, #14]
 8009846:	e01a      	b.n	800987e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	78db      	ldrb	r3, [r3, #3]
 800984c:	4618      	mov	r0, r3
 800984e:	f000 fb48 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009852:	4603      	mov	r3, r0
 8009854:	461a      	mov	r2, r3
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	785b      	ldrb	r3, [r3, #1]
 800985e:	4618      	mov	r0, r3
 8009860:	f000 fb3f 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009864:	4603      	mov	r3, r0
 8009866:	461a      	mov	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	789b      	ldrb	r3, [r3, #2]
 8009870:	4618      	mov	r0, r3
 8009872:	f000 fb36 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009876:	4603      	mov	r3, r0
 8009878:	461a      	mov	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	7bdb      	ldrb	r3, [r3, #15]
 8009882:	4618      	mov	r0, r3
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	7b59      	ldrb	r1, [r3, #13]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	7b9b      	ldrb	r3, [r3, #14]
 800988c:	461a      	mov	r2, r3
 800988e:	f000 fc21 	bl	800a0d4 <RTC_WeekDayNum>
 8009892:	4603      	mov	r3, r0
 8009894:	461a      	mov	r2, r3
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	7b1a      	ldrb	r2, [r3, #12]
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f000 fa19 	bl	8009cda <RTC_ReadTimeCounter>
 80098a8:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	4a26      	ldr	r2, [pc, #152]	; (8009948 <HAL_RTC_SetDate+0x160>)
 80098ae:	fba2 2303 	umull	r2, r3, r2, r3
 80098b2:	0adb      	lsrs	r3, r3, #11
 80098b4:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	2b18      	cmp	r3, #24
 80098ba:	d93a      	bls.n	8009932 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	4a23      	ldr	r2, [pc, #140]	; (800994c <HAL_RTC_SetDate+0x164>)
 80098c0:	fba2 2303 	umull	r2, r3, r2, r3
 80098c4:	091b      	lsrs	r3, r3, #4
 80098c6:	4a22      	ldr	r2, [pc, #136]	; (8009950 <HAL_RTC_SetDate+0x168>)
 80098c8:	fb02 f303 	mul.w	r3, r2, r3
 80098cc:	69fa      	ldr	r2, [r7, #28]
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80098d2:	69f9      	ldr	r1, [r7, #28]
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f000 fa30 	bl	8009d3a <RTC_WriteTimeCounter>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d007      	beq.n	80098f0 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2204      	movs	r2, #4
 80098e4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e027      	b.n	8009940 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f000 fa49 	bl	8009d88 <RTC_ReadAlarmCounter>
 80098f6:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fe:	d018      	beq.n	8009932 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8009900:	69ba      	ldr	r2, [r7, #24]
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	429a      	cmp	r2, r3
 8009906:	d214      	bcs.n	8009932 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800990e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8009912:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009914:	69b9      	ldr	r1, [r7, #24]
 8009916:	68f8      	ldr	r0, [r7, #12]
 8009918:	f000 fa4f 	bl	8009dba <RTC_WriteAlarmCounter>
 800991c:	4603      	mov	r3, r0
 800991e:	2b00      	cmp	r3, #0
 8009920:	d007      	beq.n	8009932 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2204      	movs	r2, #4
 8009926:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2200      	movs	r2, #0
 800992c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e006      	b.n	8009940 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2201      	movs	r2, #1
 8009936:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2200      	movs	r2, #0
 800993c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3720      	adds	r7, #32
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}
 8009948:	91a2b3c5 	.word	0x91a2b3c5
 800994c:	aaaaaaab 	.word	0xaaaaaaab
 8009950:	00015180 	.word	0x00015180

08009954 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8009960:	f107 0314 	add.w	r3, r7, #20
 8009964:	2100      	movs	r1, #0
 8009966:	460a      	mov	r2, r1
 8009968:	801a      	strh	r2, [r3, #0]
 800996a:	460a      	mov	r2, r1
 800996c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <HAL_RTC_GetDate+0x26>
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e03a      	b.n	80099f4 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800997e:	f107 0314 	add.w	r3, r7, #20
 8009982:	2200      	movs	r2, #0
 8009984:	4619      	mov	r1, r3
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f7ff fe56 	bl	8009638 <HAL_RTC_GetTime>
 800998c:	4603      	mov	r3, r0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	e02e      	b.n	80099f4 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	7b1a      	ldrb	r2, [r3, #12]
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	7bda      	ldrb	r2, [r3, #15]
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	7b5a      	ldrb	r2, [r3, #13]
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	7b9a      	ldrb	r2, [r3, #14]
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d01a      	beq.n	80099f2 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	78db      	ldrb	r3, [r3, #3]
 80099c0:	4618      	mov	r0, r3
 80099c2:	f000 fa71 	bl	8009ea8 <RTC_ByteToBcd2>
 80099c6:	4603      	mov	r3, r0
 80099c8:	461a      	mov	r2, r3
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	785b      	ldrb	r3, [r3, #1]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f000 fa68 	bl	8009ea8 <RTC_ByteToBcd2>
 80099d8:	4603      	mov	r3, r0
 80099da:	461a      	mov	r2, r3
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	789b      	ldrb	r3, [r3, #2]
 80099e4:	4618      	mov	r0, r3
 80099e6:	f000 fa5f 	bl	8009ea8 <RTC_ByteToBcd2>
 80099ea:	4603      	mov	r3, r0
 80099ec:	461a      	mov	r2, r3
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3718      	adds	r7, #24
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80099fc:	b590      	push	{r4, r7, lr}
 80099fe:	b089      	sub	sp, #36	; 0x24
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8009a0c:	f107 0314 	add.w	r3, r7, #20
 8009a10:	2100      	movs	r1, #0
 8009a12:	460a      	mov	r2, r1
 8009a14:	801a      	strh	r2, [r3, #0]
 8009a16:	460a      	mov	r2, r1
 8009a18:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <HAL_RTC_SetAlarm_IT+0x2a>
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d101      	bne.n	8009a2a <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8009a26:	2301      	movs	r3, #1
 8009a28:	e099      	b.n	8009b5e <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	7c1b      	ldrb	r3, [r3, #16]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d101      	bne.n	8009a36 <HAL_RTC_SetAlarm_IT+0x3a>
 8009a32:	2302      	movs	r3, #2
 8009a34:	e093      	b.n	8009b5e <HAL_RTC_SetAlarm_IT+0x162>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2201      	movs	r2, #1
 8009a3a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8009a42:	f107 0314 	add.w	r3, r7, #20
 8009a46:	2200      	movs	r2, #0
 8009a48:	4619      	mov	r1, r3
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff fdf4 	bl	8009638 <HAL_RTC_GetTime>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d001      	beq.n	8009a5a <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e081      	b.n	8009b5e <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009a5a:	7d3b      	ldrb	r3, [r7, #20]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009a62:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8009a66:	7d7b      	ldrb	r3, [r7, #21]
 8009a68:	4619      	mov	r1, r3
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	011b      	lsls	r3, r3, #4
 8009a6e:	1a5b      	subs	r3, r3, r1
 8009a70:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009a72:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8009a74:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009a76:	4413      	add	r3, r2
 8009a78:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d113      	bne.n	8009aa8 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	461a      	mov	r2, r3
 8009a86:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009a8a:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	785b      	ldrb	r3, [r3, #1]
 8009a92:	4619      	mov	r1, r3
 8009a94:	460b      	mov	r3, r1
 8009a96:	011b      	lsls	r3, r3, #4
 8009a98:	1a5b      	subs	r3, r3, r1
 8009a9a:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009a9c:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009aa2:	4413      	add	r3, r2
 8009aa4:	61fb      	str	r3, [r7, #28]
 8009aa6:	e01e      	b.n	8009ae6 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	4618      	mov	r0, r3
 8009aae:	f000 fa18 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009aba:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	785b      	ldrb	r3, [r3, #1]
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f000 fa0d 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	461a      	mov	r2, r3
 8009acc:	4613      	mov	r3, r2
 8009ace:	011b      	lsls	r3, r3, #4
 8009ad0:	1a9b      	subs	r3, r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009ad4:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	789b      	ldrb	r3, [r3, #2]
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 fa01 	bl	8009ee2 <RTC_Bcd2ToByte>
 8009ae0:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009ae2:	4423      	add	r3, r4
 8009ae4:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8009ae6:	69fa      	ldr	r2, [r7, #28]
 8009ae8:	69bb      	ldr	r3, [r7, #24]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d205      	bcs.n	8009afa <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8009aee:	69fb      	ldr	r3, [r7, #28]
 8009af0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8009af4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8009af8:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009afa:	69f9      	ldr	r1, [r7, #28]
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 f95c 	bl	8009dba <RTC_WriteAlarmCounter>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d007      	beq.n	8009b18 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2204      	movs	r2, #4
 8009b0c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009b14:	2301      	movs	r3, #1
 8009b16:	e022      	b.n	8009b5e <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685a      	ldr	r2, [r3, #4]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f022 0202 	bic.w	r2, r2, #2
 8009b26:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f042 0202 	orr.w	r2, r2, #2
 8009b36:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009b38:	4b0b      	ldr	r3, [pc, #44]	; (8009b68 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a0a      	ldr	r2, [pc, #40]	; (8009b68 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b42:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8009b44:	4b08      	ldr	r3, [pc, #32]	; (8009b68 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	4a07      	ldr	r2, [pc, #28]	; (8009b68 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b4e:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2201      	movs	r2, #1
 8009b54:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8009b5c:	2300      	movs	r3, #0
  }
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3724      	adds	r7, #36	; 0x24
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd90      	pop	{r4, r7, pc}
 8009b66:	bf00      	nop
 8009b68:	40010400 	.word	0x40010400

08009b6c <HAL_RTC_DeactivateAlarm>:
  *          This parameter can be one of the following values:
  *            @arg RTC_ALARM_A:  AlarmA
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Check input parameters */
  if (hrtc == NULL)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d101      	bne.n	8009b80 <HAL_RTC_DeactivateAlarm+0x14>
  {
    return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e04e      	b.n	8009c1e <HAL_RTC_DeactivateAlarm+0xb2>
  }

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	7c1b      	ldrb	r3, [r3, #16]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d101      	bne.n	8009b8c <HAL_RTC_DeactivateAlarm+0x20>
 8009b88:	2302      	movs	r3, #2
 8009b8a:	e048      	b.n	8009c1e <HAL_RTC_DeactivateAlarm+0xb2>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2202      	movs	r2, #2
 8009b96:	745a      	strb	r2, [r3, #17]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f022 0202 	bic.w	r2, r2, #2
 8009ba6:	601a      	str	r2, [r3, #0]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f000 f92d 	bl	8009e08 <RTC_EnterInitMode>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d007      	beq.n	8009bc4 <HAL_RTC_DeactivateAlarm+0x58>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2204      	movs	r2, #4
 8009bb8:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	e02c      	b.n	8009c1e <HAL_RTC_DeactivateAlarm+0xb2>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	685a      	ldr	r2, [r3, #4]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f022 0202 	bic.w	r2, r2, #2
 8009bd2:	605a      	str	r2, [r3, #4]

    /* Set to default values ALRH & ALRL registers */
    WRITE_REG(hrtc->Instance->ALRH, RTC_ALARM_RESETVALUE_REGISTER);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009bdc:	621a      	str	r2, [r3, #32]
    WRITE_REG(hrtc->Instance->ALRL, RTC_ALARM_RESETVALUE_REGISTER);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009be6:	625a      	str	r2, [r3, #36]	; 0x24

    /* RTC Alarm Interrupt Configuration: Disable EXTI configuration */
    __HAL_RTC_ALARM_EXTI_DISABLE_IT();
 8009be8:	4b0f      	ldr	r3, [pc, #60]	; (8009c28 <HAL_RTC_DeactivateAlarm+0xbc>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a0e      	ldr	r2, [pc, #56]	; (8009c28 <HAL_RTC_DeactivateAlarm+0xbc>)
 8009bee:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009bf2:	6013      	str	r3, [r2, #0]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 f92f 	bl	8009e58 <RTC_ExitInitMode>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d007      	beq.n	8009c10 <HAL_RTC_DeactivateAlarm+0xa4>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2204      	movs	r2, #4
 8009c04:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e006      	b.n	8009c1e <HAL_RTC_DeactivateAlarm+0xb2>
    }
  }
  hrtc->State = HAL_RTC_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3708      	adds	r7, #8
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	40010400 	.word	0x40010400

08009c2c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b082      	sub	sp, #8
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f003 0302 	and.w	r3, r3, #2
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d011      	beq.n	8009c66 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	f003 0302 	and.w	r3, r3, #2
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00a      	beq.n	8009c66 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f7f8 ff61 	bl	8002b18 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	685a      	ldr	r2, [r3, #4]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f022 0202 	bic.w	r2, r2, #2
 8009c64:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8009c66:	4b05      	ldr	r3, [pc, #20]	; (8009c7c <HAL_RTC_AlarmIRQHandler+0x50>)
 8009c68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009c6c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2201      	movs	r2, #1
 8009c72:	745a      	strb	r2, [r3, #17]
}
 8009c74:	bf00      	nop
 8009c76:	3708      	adds	r7, #8
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	40010400 	.word	0x40010400

08009c80 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d101      	bne.n	8009c96 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	e01d      	b.n	8009cd2 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	685a      	ldr	r2, [r3, #4]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f022 0208 	bic.w	r2, r2, #8
 8009ca4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8009ca6:	f7fa ffcd 	bl	8004c44 <HAL_GetTick>
 8009caa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8009cac:	e009      	b.n	8009cc2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009cae:	f7fa ffc9 	bl	8004c44 <HAL_GetTick>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009cbc:	d901      	bls.n	8009cc2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8009cbe:	2303      	movs	r3, #3
 8009cc0:	e007      	b.n	8009cd2 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	f003 0308 	and.w	r3, r3, #8
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d0ee      	beq.n	8009cae <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3710      	adds	r7, #16
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8009cda:	b480      	push	{r7}
 8009cdc:	b087      	sub	sp, #28
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	827b      	strh	r3, [r7, #18]
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	823b      	strh	r3, [r7, #16]
 8009cea:	2300      	movs	r3, #0
 8009cec:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	699b      	ldr	r3, [r3, #24]
 8009cf8:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	69db      	ldr	r3, [r3, #28]
 8009d00:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	699b      	ldr	r3, [r3, #24]
 8009d08:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8009d0a:	8a7a      	ldrh	r2, [r7, #18]
 8009d0c:	8a3b      	ldrh	r3, [r7, #16]
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d008      	beq.n	8009d24 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8009d12:	8a3b      	ldrh	r3, [r7, #16]
 8009d14:	041a      	lsls	r2, r3, #16
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	69db      	ldr	r3, [r3, #28]
 8009d1c:	b29b      	uxth	r3, r3
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	e004      	b.n	8009d2e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8009d24:	8a7b      	ldrh	r3, [r7, #18]
 8009d26:	041a      	lsls	r2, r3, #16
 8009d28:	89fb      	ldrh	r3, [r7, #14]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8009d2e:	697b      	ldr	r3, [r7, #20]
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	371c      	adds	r7, #28
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bc80      	pop	{r7}
 8009d38:	4770      	bx	lr

08009d3a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b084      	sub	sp, #16
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 f85d 	bl	8009e08 <RTC_EnterInitMode>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d002      	beq.n	8009d5a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	e011      	b.n	8009d7e <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	683a      	ldr	r2, [r7, #0]
 8009d60:	0c12      	lsrs	r2, r2, #16
 8009d62:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	683a      	ldr	r2, [r7, #0]
 8009d6a:	b292      	uxth	r2, r2
 8009d6c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 f872 	bl	8009e58 <RTC_ExitInitMode>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3710      	adds	r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b085      	sub	sp, #20
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8009d90:	2300      	movs	r3, #0
 8009d92:	81fb      	strh	r3, [r7, #14]
 8009d94:	2300      	movs	r3, #0
 8009d96:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009da6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8009da8:	89fb      	ldrh	r3, [r7, #14]
 8009daa:	041a      	lsls	r2, r3, #16
 8009dac:	89bb      	ldrh	r3, [r7, #12]
 8009dae:	4313      	orrs	r3, r2
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3714      	adds	r7, #20
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bc80      	pop	{r7}
 8009db8:	4770      	bx	lr

08009dba <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b084      	sub	sp, #16
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
 8009dc2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 f81d 	bl	8009e08 <RTC_EnterInitMode>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d002      	beq.n	8009dda <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	73fb      	strb	r3, [r7, #15]
 8009dd8:	e011      	b.n	8009dfe <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	683a      	ldr	r2, [r7, #0]
 8009de0:	0c12      	lsrs	r2, r2, #16
 8009de2:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	b292      	uxth	r2, r2
 8009dec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f832 	bl	8009e58 <RTC_ExitInitMode>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009e10:	2300      	movs	r3, #0
 8009e12:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8009e14:	f7fa ff16 	bl	8004c44 <HAL_GetTick>
 8009e18:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009e1a:	e009      	b.n	8009e30 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009e1c:	f7fa ff12 	bl	8004c44 <HAL_GetTick>
 8009e20:	4602      	mov	r2, r0
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e2a:	d901      	bls.n	8009e30 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	e00f      	b.n	8009e50 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	f003 0320 	and.w	r3, r3, #32
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d0ee      	beq.n	8009e1c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685a      	ldr	r2, [r3, #4]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f042 0210 	orr.w	r2, r2, #16
 8009e4c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3710      	adds	r7, #16
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009e60:	2300      	movs	r3, #0
 8009e62:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	685a      	ldr	r2, [r3, #4]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f022 0210 	bic.w	r2, r2, #16
 8009e72:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8009e74:	f7fa fee6 	bl	8004c44 <HAL_GetTick>
 8009e78:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009e7a:	e009      	b.n	8009e90 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009e7c:	f7fa fee2 	bl	8004c44 <HAL_GetTick>
 8009e80:	4602      	mov	r2, r0
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	1ad3      	subs	r3, r2, r3
 8009e86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e8a:	d901      	bls.n	8009e90 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8009e8c:	2303      	movs	r3, #3
 8009e8e:	e007      	b.n	8009ea0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	f003 0320 	and.w	r3, r3, #32
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d0ee      	beq.n	8009e7c <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3710      	adds	r7, #16
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	4603      	mov	r3, r0
 8009eb0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8009eb6:	e005      	b.n	8009ec4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8009ebe:	79fb      	ldrb	r3, [r7, #7]
 8009ec0:	3b0a      	subs	r3, #10
 8009ec2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8009ec4:	79fb      	ldrb	r3, [r7, #7]
 8009ec6:	2b09      	cmp	r3, #9
 8009ec8:	d8f6      	bhi.n	8009eb8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	011b      	lsls	r3, r3, #4
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	79fb      	ldrb	r3, [r7, #7]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	b2db      	uxtb	r3, r3
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3714      	adds	r7, #20
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bc80      	pop	{r7}
 8009ee0:	4770      	bx	lr

08009ee2 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b085      	sub	sp, #20
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	4603      	mov	r3, r0
 8009eea:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8009ef0:	79fb      	ldrb	r3, [r7, #7]
 8009ef2:	091b      	lsrs	r3, r3, #4
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	461a      	mov	r2, r3
 8009ef8:	4613      	mov	r3, r2
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	4413      	add	r3, r2
 8009efe:	005b      	lsls	r3, r3, #1
 8009f00:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009f02:	79fb      	ldrb	r3, [r7, #7]
 8009f04:	f003 030f 	and.w	r3, r3, #15
 8009f08:	b2da      	uxtb	r2, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	4413      	add	r3, r2
 8009f10:	b2db      	uxtb	r3, r3
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3714      	adds	r7, #20
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bc80      	pop	{r7}
 8009f1a:	4770      	bx	lr

08009f1c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b086      	sub	sp, #24
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8009f26:	2300      	movs	r3, #0
 8009f28:	617b      	str	r3, [r7, #20]
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	613b      	str	r3, [r7, #16]
 8009f2e:	2300      	movs	r3, #0
 8009f30:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8009f32:	2300      	movs	r3, #0
 8009f34:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	7bdb      	ldrb	r3, [r3, #15]
 8009f3a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	7b5b      	ldrb	r3, [r3, #13]
 8009f40:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	7b9b      	ldrb	r3, [r3, #14]
 8009f46:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8009f48:	2300      	movs	r3, #0
 8009f4a:	60bb      	str	r3, [r7, #8]
 8009f4c:	e06f      	b.n	800a02e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d011      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	2b03      	cmp	r3, #3
 8009f58:	d00e      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	2b05      	cmp	r3, #5
 8009f5e:	d00b      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	2b07      	cmp	r3, #7
 8009f64:	d008      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	2b08      	cmp	r3, #8
 8009f6a:	d005      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	2b0a      	cmp	r3, #10
 8009f70:	d002      	beq.n	8009f78 <RTC_DateUpdate+0x5c>
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	2b0c      	cmp	r3, #12
 8009f76:	d117      	bne.n	8009fa8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2b1e      	cmp	r3, #30
 8009f7c:	d803      	bhi.n	8009f86 <RTC_DateUpdate+0x6a>
      {
        day++;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3301      	adds	r3, #1
 8009f82:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8009f84:	e050      	b.n	800a028 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	2b0c      	cmp	r3, #12
 8009f8a:	d005      	beq.n	8009f98 <RTC_DateUpdate+0x7c>
        {
          month++;
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	613b      	str	r3, [r7, #16]
          day = 1U;
 8009f92:	2301      	movs	r3, #1
 8009f94:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8009f96:	e047      	b.n	800a028 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	613b      	str	r3, [r7, #16]
          day = 1U;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	60fb      	str	r3, [r7, #12]
          year++;
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	3301      	adds	r3, #1
 8009fa4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8009fa6:	e03f      	b.n	800a028 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	2b04      	cmp	r3, #4
 8009fac:	d008      	beq.n	8009fc0 <RTC_DateUpdate+0xa4>
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	2b06      	cmp	r3, #6
 8009fb2:	d005      	beq.n	8009fc0 <RTC_DateUpdate+0xa4>
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	2b09      	cmp	r3, #9
 8009fb8:	d002      	beq.n	8009fc0 <RTC_DateUpdate+0xa4>
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	2b0b      	cmp	r3, #11
 8009fbe:	d10c      	bne.n	8009fda <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2b1d      	cmp	r3, #29
 8009fc4:	d803      	bhi.n	8009fce <RTC_DateUpdate+0xb2>
      {
        day++;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	3301      	adds	r3, #1
 8009fca:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009fcc:	e02c      	b.n	800a028 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	613b      	str	r3, [r7, #16]
        day = 1U;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009fd8:	e026      	b.n	800a028 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	d123      	bne.n	800a028 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2b1b      	cmp	r3, #27
 8009fe4:	d803      	bhi.n	8009fee <RTC_DateUpdate+0xd2>
      {
        day++;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	60fb      	str	r3, [r7, #12]
 8009fec:	e01c      	b.n	800a028 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2b1c      	cmp	r3, #28
 8009ff2:	d111      	bne.n	800a018 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 f839 	bl	800a070 <RTC_IsLeapYear>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d003      	beq.n	800a00c <RTC_DateUpdate+0xf0>
        {
          day++;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	3301      	adds	r3, #1
 800a008:	60fb      	str	r3, [r7, #12]
 800a00a:	e00d      	b.n	800a028 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	3301      	adds	r3, #1
 800a010:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a012:	2301      	movs	r3, #1
 800a014:	60fb      	str	r3, [r7, #12]
 800a016:	e007      	b.n	800a028 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b1d      	cmp	r3, #29
 800a01c:	d104      	bne.n	800a028 <RTC_DateUpdate+0x10c>
      {
        month++;
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	3301      	adds	r3, #1
 800a022:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a024:	2301      	movs	r3, #1
 800a026:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	3301      	adds	r3, #1
 800a02c:	60bb      	str	r3, [r7, #8]
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	429a      	cmp	r2, r3
 800a034:	d38b      	bcc.n	8009f4e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	b2da      	uxtb	r2, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	b2da      	uxtb	r2, r3
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	68fa      	ldr	r2, [r7, #12]
 800a054:	b2d2      	uxtb	r2, r2
 800a056:	4619      	mov	r1, r3
 800a058:	6978      	ldr	r0, [r7, #20]
 800a05a:	f000 f83b 	bl	800a0d4 <RTC_WeekDayNum>
 800a05e:	4603      	mov	r3, r0
 800a060:	461a      	mov	r2, r3
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	731a      	strb	r2, [r3, #12]
}
 800a066:	bf00      	nop
 800a068:	3718      	adds	r7, #24
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
	...

0800a070 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	4603      	mov	r3, r0
 800a078:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800a07a:	88fb      	ldrh	r3, [r7, #6]
 800a07c:	f003 0303 	and.w	r3, r3, #3
 800a080:	b29b      	uxth	r3, r3
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800a086:	2300      	movs	r3, #0
 800a088:	e01d      	b.n	800a0c6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	4a10      	ldr	r2, [pc, #64]	; (800a0d0 <RTC_IsLeapYear+0x60>)
 800a08e:	fba2 1203 	umull	r1, r2, r2, r3
 800a092:	0952      	lsrs	r2, r2, #5
 800a094:	2164      	movs	r1, #100	; 0x64
 800a096:	fb01 f202 	mul.w	r2, r1, r2
 800a09a:	1a9b      	subs	r3, r3, r2
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d001      	beq.n	800a0a6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e00f      	b.n	800a0c6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800a0a6:	88fb      	ldrh	r3, [r7, #6]
 800a0a8:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <RTC_IsLeapYear+0x60>)
 800a0aa:	fba2 1203 	umull	r1, r2, r2, r3
 800a0ae:	09d2      	lsrs	r2, r2, #7
 800a0b0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800a0b4:	fb01 f202 	mul.w	r2, r1, r2
 800a0b8:	1a9b      	subs	r3, r3, r2
 800a0ba:	b29b      	uxth	r3, r3
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d101      	bne.n	800a0c4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e000      	b.n	800a0c6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800a0c4:	2300      	movs	r3, #0
  }
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bc80      	pop	{r7}
 800a0ce:	4770      	bx	lr
 800a0d0:	51eb851f 	.word	0x51eb851f

0800a0d4 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b085      	sub	sp, #20
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	460b      	mov	r3, r1
 800a0de:	70fb      	strb	r3, [r7, #3]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	60bb      	str	r3, [r7, #8]
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800a0f2:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800a0f4:	78fb      	ldrb	r3, [r7, #3]
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d82d      	bhi.n	800a156 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a0fa:	78fa      	ldrb	r2, [r7, #3]
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	005b      	lsls	r3, r3, #1
 800a100:	4413      	add	r3, r2
 800a102:	00db      	lsls	r3, r3, #3
 800a104:	1a9b      	subs	r3, r3, r2
 800a106:	4a2c      	ldr	r2, [pc, #176]	; (800a1b8 <RTC_WeekDayNum+0xe4>)
 800a108:	fba2 2303 	umull	r2, r3, r2, r3
 800a10c:	085a      	lsrs	r2, r3, #1
 800a10e:	78bb      	ldrb	r3, [r7, #2]
 800a110:	441a      	add	r2, r3
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	441a      	add	r2, r3
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	3b01      	subs	r3, #1
 800a11a:	089b      	lsrs	r3, r3, #2
 800a11c:	441a      	add	r2, r3
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	3b01      	subs	r3, #1
 800a122:	4926      	ldr	r1, [pc, #152]	; (800a1bc <RTC_WeekDayNum+0xe8>)
 800a124:	fba1 1303 	umull	r1, r3, r1, r3
 800a128:	095b      	lsrs	r3, r3, #5
 800a12a:	1ad2      	subs	r2, r2, r3
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	3b01      	subs	r3, #1
 800a130:	4922      	ldr	r1, [pc, #136]	; (800a1bc <RTC_WeekDayNum+0xe8>)
 800a132:	fba1 1303 	umull	r1, r3, r1, r3
 800a136:	09db      	lsrs	r3, r3, #7
 800a138:	4413      	add	r3, r2
 800a13a:	1d1a      	adds	r2, r3, #4
 800a13c:	4b20      	ldr	r3, [pc, #128]	; (800a1c0 <RTC_WeekDayNum+0xec>)
 800a13e:	fba3 1302 	umull	r1, r3, r3, r2
 800a142:	1ad1      	subs	r1, r2, r3
 800a144:	0849      	lsrs	r1, r1, #1
 800a146:	440b      	add	r3, r1
 800a148:	0899      	lsrs	r1, r3, #2
 800a14a:	460b      	mov	r3, r1
 800a14c:	00db      	lsls	r3, r3, #3
 800a14e:	1a5b      	subs	r3, r3, r1
 800a150:	1ad3      	subs	r3, r2, r3
 800a152:	60fb      	str	r3, [r7, #12]
 800a154:	e029      	b.n	800a1aa <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a156:	78fa      	ldrb	r2, [r7, #3]
 800a158:	4613      	mov	r3, r2
 800a15a:	005b      	lsls	r3, r3, #1
 800a15c:	4413      	add	r3, r2
 800a15e:	00db      	lsls	r3, r3, #3
 800a160:	1a9b      	subs	r3, r3, r2
 800a162:	4a15      	ldr	r2, [pc, #84]	; (800a1b8 <RTC_WeekDayNum+0xe4>)
 800a164:	fba2 2303 	umull	r2, r3, r2, r3
 800a168:	085a      	lsrs	r2, r3, #1
 800a16a:	78bb      	ldrb	r3, [r7, #2]
 800a16c:	441a      	add	r2, r3
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	441a      	add	r2, r3
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	089b      	lsrs	r3, r3, #2
 800a176:	441a      	add	r2, r3
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	4910      	ldr	r1, [pc, #64]	; (800a1bc <RTC_WeekDayNum+0xe8>)
 800a17c:	fba1 1303 	umull	r1, r3, r1, r3
 800a180:	095b      	lsrs	r3, r3, #5
 800a182:	1ad2      	subs	r2, r2, r3
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	490d      	ldr	r1, [pc, #52]	; (800a1bc <RTC_WeekDayNum+0xe8>)
 800a188:	fba1 1303 	umull	r1, r3, r1, r3
 800a18c:	09db      	lsrs	r3, r3, #7
 800a18e:	4413      	add	r3, r2
 800a190:	1c9a      	adds	r2, r3, #2
 800a192:	4b0b      	ldr	r3, [pc, #44]	; (800a1c0 <RTC_WeekDayNum+0xec>)
 800a194:	fba3 1302 	umull	r1, r3, r3, r2
 800a198:	1ad1      	subs	r1, r2, r3
 800a19a:	0849      	lsrs	r1, r1, #1
 800a19c:	440b      	add	r3, r1
 800a19e:	0899      	lsrs	r1, r3, #2
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	00db      	lsls	r3, r3, #3
 800a1a4:	1a5b      	subs	r3, r3, r1
 800a1a6:	1ad3      	subs	r3, r2, r3
 800a1a8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	b2db      	uxtb	r3, r3
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3714      	adds	r7, #20
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bc80      	pop	{r7}
 800a1b6:	4770      	bx	lr
 800a1b8:	38e38e39 	.word	0x38e38e39
 800a1bc:	51eb851f 	.word	0x51eb851f
 800a1c0:	24924925 	.word	0x24924925

0800a1c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e076      	b.n	800a2c4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d108      	bne.n	800a1f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1e6:	d009      	beq.n	800a1fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	61da      	str	r2, [r3, #28]
 800a1ee:	e005      	b.n	800a1fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d106      	bne.n	800a21c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f7fa fa56 	bl	80046c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a232:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a244:	431a      	orrs	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a24e:	431a      	orrs	r2, r3
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	f003 0302 	and.w	r3, r3, #2
 800a258:	431a      	orrs	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	f003 0301 	and.w	r3, r3, #1
 800a262:	431a      	orrs	r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a26c:	431a      	orrs	r2, r3
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	69db      	ldr	r3, [r3, #28]
 800a272:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a276:	431a      	orrs	r2, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6a1b      	ldr	r3, [r3, #32]
 800a27c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a280:	ea42 0103 	orr.w	r1, r2, r3
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a288:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	430a      	orrs	r2, r1
 800a292:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	0c1a      	lsrs	r2, r3, #16
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f002 0204 	and.w	r2, r2, #4
 800a2a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	69da      	ldr	r2, [r3, #28]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a2b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2201      	movs	r2, #1
 800a2be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b088      	sub	sp, #32
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	603b      	str	r3, [r7, #0]
 800a2d8:	4613      	mov	r3, r2
 800a2da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d101      	bne.n	800a2ee <HAL_SPI_Transmit+0x22>
 800a2ea:	2302      	movs	r3, #2
 800a2ec:	e12d      	b.n	800a54a <HAL_SPI_Transmit+0x27e>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a2f6:	f7fa fca5 	bl	8004c44 <HAL_GetTick>
 800a2fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a2fc:	88fb      	ldrh	r3, [r7, #6]
 800a2fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a306:	b2db      	uxtb	r3, r3
 800a308:	2b01      	cmp	r3, #1
 800a30a:	d002      	beq.n	800a312 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a30c:	2302      	movs	r3, #2
 800a30e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a310:	e116      	b.n	800a540 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d002      	beq.n	800a31e <HAL_SPI_Transmit+0x52>
 800a318:	88fb      	ldrh	r3, [r7, #6]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d102      	bne.n	800a324 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a322:	e10d      	b.n	800a540 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2203      	movs	r2, #3
 800a328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2200      	movs	r2, #0
 800a330:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	88fa      	ldrh	r2, [r7, #6]
 800a33c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	88fa      	ldrh	r2, [r7, #6]
 800a342:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2200      	movs	r2, #0
 800a348:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2200      	movs	r2, #0
 800a34e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2200      	movs	r2, #0
 800a354:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2200      	movs	r2, #0
 800a35a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2200      	movs	r2, #0
 800a360:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a36a:	d10f      	bne.n	800a38c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a37a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a38a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a396:	2b40      	cmp	r3, #64	; 0x40
 800a398:	d007      	beq.n	800a3aa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a3a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a3b2:	d14f      	bne.n	800a454 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d002      	beq.n	800a3c2 <HAL_SPI_Transmit+0xf6>
 800a3bc:	8afb      	ldrh	r3, [r7, #22]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d142      	bne.n	800a448 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3c6:	881a      	ldrh	r2, [r3, #0]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3d2:	1c9a      	adds	r2, r3, #2
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	3b01      	subs	r3, #1
 800a3e0:	b29a      	uxth	r2, r3
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a3e6:	e02f      	b.n	800a448 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	f003 0302 	and.w	r3, r3, #2
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d112      	bne.n	800a41c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fa:	881a      	ldrh	r2, [r3, #0]
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a406:	1c9a      	adds	r2, r3, #2
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a410:	b29b      	uxth	r3, r3
 800a412:	3b01      	subs	r3, #1
 800a414:	b29a      	uxth	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	86da      	strh	r2, [r3, #54]	; 0x36
 800a41a:	e015      	b.n	800a448 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a41c:	f7fa fc12 	bl	8004c44 <HAL_GetTick>
 800a420:	4602      	mov	r2, r0
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d803      	bhi.n	800a434 <HAL_SPI_Transmit+0x168>
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a432:	d102      	bne.n	800a43a <HAL_SPI_Transmit+0x16e>
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d106      	bne.n	800a448 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800a446:	e07b      	b.n	800a540 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1ca      	bne.n	800a3e8 <HAL_SPI_Transmit+0x11c>
 800a452:	e050      	b.n	800a4f6 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d002      	beq.n	800a462 <HAL_SPI_Transmit+0x196>
 800a45c:	8afb      	ldrh	r3, [r7, #22]
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d144      	bne.n	800a4ec <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	330c      	adds	r3, #12
 800a46c:	7812      	ldrb	r2, [r2, #0]
 800a46e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a474:	1c5a      	adds	r2, r3, #1
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a47e:	b29b      	uxth	r3, r3
 800a480:	3b01      	subs	r3, #1
 800a482:	b29a      	uxth	r2, r3
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a488:	e030      	b.n	800a4ec <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	f003 0302 	and.w	r3, r3, #2
 800a494:	2b02      	cmp	r3, #2
 800a496:	d113      	bne.n	800a4c0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	330c      	adds	r3, #12
 800a4a2:	7812      	ldrb	r2, [r2, #0]
 800a4a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4aa:	1c5a      	adds	r2, r3, #1
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	3b01      	subs	r3, #1
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	86da      	strh	r2, [r3, #54]	; 0x36
 800a4be:	e015      	b.n	800a4ec <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4c0:	f7fa fbc0 	bl	8004c44 <HAL_GetTick>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	69bb      	ldr	r3, [r7, #24]
 800a4c8:	1ad3      	subs	r3, r2, r3
 800a4ca:	683a      	ldr	r2, [r7, #0]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d803      	bhi.n	800a4d8 <HAL_SPI_Transmit+0x20c>
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d6:	d102      	bne.n	800a4de <HAL_SPI_Transmit+0x212>
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d106      	bne.n	800a4ec <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800a4ea:	e029      	b.n	800a540 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1c9      	bne.n	800a48a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a4f6:	69ba      	ldr	r2, [r7, #24]
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	f000 fbcc 	bl	800ac98 <SPI_EndRxTxTransaction>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d002      	beq.n	800a50c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2220      	movs	r2, #32
 800a50a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d10a      	bne.n	800a52a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a514:	2300      	movs	r3, #0
 800a516:	613b      	str	r3, [r7, #16]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68db      	ldr	r3, [r3, #12]
 800a51e:	613b      	str	r3, [r7, #16]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	689b      	ldr	r3, [r3, #8]
 800a526:	613b      	str	r3, [r7, #16]
 800a528:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d002      	beq.n	800a538 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800a532:	2301      	movs	r3, #1
 800a534:	77fb      	strb	r3, [r7, #31]
 800a536:	e003      	b.n	800a540 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2200      	movs	r2, #0
 800a544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a548:	7ffb      	ldrb	r3, [r7, #31]
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3720      	adds	r7, #32
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b088      	sub	sp, #32
 800a556:	af02      	add	r7, sp, #8
 800a558:	60f8      	str	r0, [r7, #12]
 800a55a:	60b9      	str	r1, [r7, #8]
 800a55c:	603b      	str	r3, [r7, #0]
 800a55e:	4613      	mov	r3, r2
 800a560:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d002      	beq.n	800a578 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800a572:	2302      	movs	r3, #2
 800a574:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a576:	e0fb      	b.n	800a770 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a580:	d112      	bne.n	800a5a8 <HAL_SPI_Receive+0x56>
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10e      	bne.n	800a5a8 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2204      	movs	r2, #4
 800a58e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a592:	88fa      	ldrh	r2, [r7, #6]
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	9300      	str	r3, [sp, #0]
 800a598:	4613      	mov	r3, r2
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	68b9      	ldr	r1, [r7, #8]
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	f000 f8ef 	bl	800a782 <HAL_SPI_TransmitReceive>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	e0e8      	b.n	800a77a <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a5ae:	2b01      	cmp	r3, #1
 800a5b0:	d101      	bne.n	800a5b6 <HAL_SPI_Receive+0x64>
 800a5b2:	2302      	movs	r3, #2
 800a5b4:	e0e1      	b.n	800a77a <HAL_SPI_Receive+0x228>
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a5be:	f7fa fb41 	bl	8004c44 <HAL_GetTick>
 800a5c2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d002      	beq.n	800a5d0 <HAL_SPI_Receive+0x7e>
 800a5ca:	88fb      	ldrh	r3, [r7, #6]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d102      	bne.n	800a5d6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a5d4:	e0cc      	b.n	800a770 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2204      	movs	r2, #4
 800a5da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	88fa      	ldrh	r2, [r7, #6]
 800a5ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	88fa      	ldrh	r2, [r7, #6]
 800a5f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2200      	movs	r2, #0
 800a60c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a61c:	d10f      	bne.n	800a63e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	681a      	ldr	r2, [r3, #0]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a62c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a63c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a648:	2b40      	cmp	r3, #64	; 0x40
 800a64a:	d007      	beq.n	800a65c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	681a      	ldr	r2, [r3, #0]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a65a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	68db      	ldr	r3, [r3, #12]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d16a      	bne.n	800a73a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a664:	e032      	b.n	800a6cc <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b01      	cmp	r3, #1
 800a672:	d115      	bne.n	800a6a0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f103 020c 	add.w	r2, r3, #12
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a680:	7812      	ldrb	r2, [r2, #0]
 800a682:	b2d2      	uxtb	r2, r2
 800a684:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a68a:	1c5a      	adds	r2, r3, #1
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a694:	b29b      	uxth	r3, r3
 800a696:	3b01      	subs	r3, #1
 800a698:	b29a      	uxth	r2, r3
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a69e:	e015      	b.n	800a6cc <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6a0:	f7fa fad0 	bl	8004c44 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	683a      	ldr	r2, [r7, #0]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d803      	bhi.n	800a6b8 <HAL_SPI_Receive+0x166>
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b6:	d102      	bne.n	800a6be <HAL_SPI_Receive+0x16c>
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d106      	bne.n	800a6cc <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800a6ca:	e051      	b.n	800a770 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1c7      	bne.n	800a666 <HAL_SPI_Receive+0x114>
 800a6d6:	e035      	b.n	800a744 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	f003 0301 	and.w	r3, r3, #1
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d113      	bne.n	800a70e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	68da      	ldr	r2, [r3, #12]
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6f0:	b292      	uxth	r2, r2
 800a6f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6f8:	1c9a      	adds	r2, r3, #2
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a702:	b29b      	uxth	r3, r3
 800a704:	3b01      	subs	r3, #1
 800a706:	b29a      	uxth	r2, r3
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a70c:	e015      	b.n	800a73a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a70e:	f7fa fa99 	bl	8004c44 <HAL_GetTick>
 800a712:	4602      	mov	r2, r0
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	1ad3      	subs	r3, r2, r3
 800a718:	683a      	ldr	r2, [r7, #0]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d803      	bhi.n	800a726 <HAL_SPI_Receive+0x1d4>
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a724:	d102      	bne.n	800a72c <HAL_SPI_Receive+0x1da>
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d106      	bne.n	800a73a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800a72c:	2303      	movs	r3, #3
 800a72e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800a738:	e01a      	b.n	800a770 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a73e:	b29b      	uxth	r3, r3
 800a740:	2b00      	cmp	r3, #0
 800a742:	d1c9      	bne.n	800a6d8 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a744:	693a      	ldr	r2, [r7, #16]
 800a746:	6839      	ldr	r1, [r7, #0]
 800a748:	68f8      	ldr	r0, [r7, #12]
 800a74a:	f000 fa53 	bl	800abf4 <SPI_EndRxTransaction>
 800a74e:	4603      	mov	r3, r0
 800a750:	2b00      	cmp	r3, #0
 800a752:	d002      	beq.n	800a75a <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2220      	movs	r2, #32
 800a758:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d002      	beq.n	800a768 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800a762:	2301      	movs	r3, #1
 800a764:	75fb      	strb	r3, [r7, #23]
 800a766:	e003      	b.n	800a770 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2201      	movs	r2, #1
 800a76c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2200      	movs	r2, #0
 800a774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a778:	7dfb      	ldrb	r3, [r7, #23]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3718      	adds	r7, #24
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b08c      	sub	sp, #48	; 0x30
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a790:	2301      	movs	r3, #1
 800a792:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a794:	2300      	movs	r3, #0
 800a796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d101      	bne.n	800a7a8 <HAL_SPI_TransmitReceive+0x26>
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e198      	b.n	800aada <HAL_SPI_TransmitReceive+0x358>
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7b0:	f7fa fa48 	bl	8004c44 <HAL_GetTick>
 800a7b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a7c6:	887b      	ldrh	r3, [r7, #2]
 800a7c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a7ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d00f      	beq.n	800a7f2 <HAL_SPI_TransmitReceive+0x70>
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a7d8:	d107      	bne.n	800a7ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d103      	bne.n	800a7ea <HAL_SPI_TransmitReceive+0x68>
 800a7e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a7e6:	2b04      	cmp	r3, #4
 800a7e8:	d003      	beq.n	800a7f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a7ea:	2302      	movs	r3, #2
 800a7ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a7f0:	e16d      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d005      	beq.n	800a804 <HAL_SPI_TransmitReceive+0x82>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d002      	beq.n	800a804 <HAL_SPI_TransmitReceive+0x82>
 800a7fe:	887b      	ldrh	r3, [r7, #2]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d103      	bne.n	800a80c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a804:	2301      	movs	r3, #1
 800a806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a80a:	e160      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a812:	b2db      	uxtb	r3, r3
 800a814:	2b04      	cmp	r3, #4
 800a816:	d003      	beq.n	800a820 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2205      	movs	r2, #5
 800a81c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2200      	movs	r2, #0
 800a824:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	887a      	ldrh	r2, [r7, #2]
 800a830:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	887a      	ldrh	r2, [r7, #2]
 800a836:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	887a      	ldrh	r2, [r7, #2]
 800a842:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	887a      	ldrh	r2, [r7, #2]
 800a848:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2200      	movs	r2, #0
 800a854:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a860:	2b40      	cmp	r3, #64	; 0x40
 800a862:	d007      	beq.n	800a874 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a872:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	68db      	ldr	r3, [r3, #12]
 800a878:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a87c:	d17c      	bne.n	800a978 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d002      	beq.n	800a88c <HAL_SPI_TransmitReceive+0x10a>
 800a886:	8b7b      	ldrh	r3, [r7, #26]
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d16a      	bne.n	800a962 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a890:	881a      	ldrh	r2, [r3, #0]
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a89c:	1c9a      	adds	r2, r3, #2
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	b29a      	uxth	r2, r3
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8b0:	e057      	b.n	800a962 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f003 0302 	and.w	r3, r3, #2
 800a8bc:	2b02      	cmp	r3, #2
 800a8be:	d11b      	bne.n	800a8f8 <HAL_SPI_TransmitReceive+0x176>
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d016      	beq.n	800a8f8 <HAL_SPI_TransmitReceive+0x176>
 800a8ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d113      	bne.n	800a8f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d4:	881a      	ldrh	r2, [r3, #0]
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8e0:	1c9a      	adds	r2, r3, #2
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	b29a      	uxth	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	f003 0301 	and.w	r3, r3, #1
 800a902:	2b01      	cmp	r3, #1
 800a904:	d119      	bne.n	800a93a <HAL_SPI_TransmitReceive+0x1b8>
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d014      	beq.n	800a93a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	68da      	ldr	r2, [r3, #12]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a91a:	b292      	uxth	r2, r2
 800a91c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a922:	1c9a      	adds	r2, r3, #2
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	3b01      	subs	r3, #1
 800a930:	b29a      	uxth	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a936:	2301      	movs	r3, #1
 800a938:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a93a:	f7fa f983 	bl	8004c44 <HAL_GetTick>
 800a93e:	4602      	mov	r2, r0
 800a940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a942:	1ad3      	subs	r3, r2, r3
 800a944:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a946:	429a      	cmp	r2, r3
 800a948:	d80b      	bhi.n	800a962 <HAL_SPI_TransmitReceive+0x1e0>
 800a94a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a950:	d007      	beq.n	800a962 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800a952:	2303      	movs	r3, #3
 800a954:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2201      	movs	r2, #1
 800a95c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800a960:	e0b5      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a966:	b29b      	uxth	r3, r3
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1a2      	bne.n	800a8b2 <HAL_SPI_TransmitReceive+0x130>
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a970:	b29b      	uxth	r3, r3
 800a972:	2b00      	cmp	r3, #0
 800a974:	d19d      	bne.n	800a8b2 <HAL_SPI_TransmitReceive+0x130>
 800a976:	e080      	b.n	800aa7a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d002      	beq.n	800a986 <HAL_SPI_TransmitReceive+0x204>
 800a980:	8b7b      	ldrh	r3, [r7, #26]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d16f      	bne.n	800aa66 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	330c      	adds	r3, #12
 800a990:	7812      	ldrb	r2, [r2, #0]
 800a992:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a998:	1c5a      	adds	r2, r3, #1
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	3b01      	subs	r3, #1
 800a9a6:	b29a      	uxth	r2, r3
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9ac:	e05b      	b.n	800aa66 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	2b02      	cmp	r3, #2
 800a9ba:	d11c      	bne.n	800a9f6 <HAL_SPI_TransmitReceive+0x274>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d017      	beq.n	800a9f6 <HAL_SPI_TransmitReceive+0x274>
 800a9c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d114      	bne.n	800a9f6 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	330c      	adds	r3, #12
 800a9d6:	7812      	ldrb	r2, [r2, #0]
 800a9d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9de:	1c5a      	adds	r2, r3, #1
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	f003 0301 	and.w	r3, r3, #1
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d119      	bne.n	800aa38 <HAL_SPI_TransmitReceive+0x2b6>
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d014      	beq.n	800aa38 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68da      	ldr	r2, [r3, #12]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa18:	b2d2      	uxtb	r2, r2
 800aa1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa20:	1c5a      	adds	r2, r3, #1
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	3b01      	subs	r3, #1
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa34:	2301      	movs	r3, #1
 800aa36:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aa38:	f7fa f904 	bl	8004c44 <HAL_GetTick>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa40:	1ad3      	subs	r3, r2, r3
 800aa42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d803      	bhi.n	800aa50 <HAL_SPI_TransmitReceive+0x2ce>
 800aa48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa4e:	d102      	bne.n	800aa56 <HAL_SPI_TransmitReceive+0x2d4>
 800aa50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d107      	bne.n	800aa66 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800aa56:	2303      	movs	r3, #3
 800aa58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800aa64:	e033      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d19e      	bne.n	800a9ae <HAL_SPI_TransmitReceive+0x22c>
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d199      	bne.n	800a9ae <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aa7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa7e:	68f8      	ldr	r0, [r7, #12]
 800aa80:	f000 f90a 	bl	800ac98 <SPI_EndRxTxTransaction>
 800aa84:	4603      	mov	r3, r0
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d006      	beq.n	800aa98 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2220      	movs	r2, #32
 800aa94:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800aa96:	e01a      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d10a      	bne.n	800aab6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	617b      	str	r3, [r7, #20]
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68db      	ldr	r3, [r3, #12]
 800aaaa:	617b      	str	r3, [r7, #20]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	617b      	str	r3, [r7, #20]
 800aab4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d003      	beq.n	800aac6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800aac4:	e003      	b.n	800aace <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2201      	movs	r2, #1
 800aaca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aad6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3730      	adds	r7, #48	; 0x30
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
	...

0800aae4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b088      	sub	sp, #32
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	603b      	str	r3, [r7, #0]
 800aaf0:	4613      	mov	r3, r2
 800aaf2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800aaf4:	f7fa f8a6 	bl	8004c44 <HAL_GetTick>
 800aaf8:	4602      	mov	r2, r0
 800aafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aafc:	1a9b      	subs	r3, r3, r2
 800aafe:	683a      	ldr	r2, [r7, #0]
 800ab00:	4413      	add	r3, r2
 800ab02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ab04:	f7fa f89e 	bl	8004c44 <HAL_GetTick>
 800ab08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ab0a:	4b39      	ldr	r3, [pc, #228]	; (800abf0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	015b      	lsls	r3, r3, #5
 800ab10:	0d1b      	lsrs	r3, r3, #20
 800ab12:	69fa      	ldr	r2, [r7, #28]
 800ab14:	fb02 f303 	mul.w	r3, r2, r3
 800ab18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab1a:	e054      	b.n	800abc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab22:	d050      	beq.n	800abc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ab24:	f7fa f88e 	bl	8004c44 <HAL_GetTick>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	69bb      	ldr	r3, [r7, #24]
 800ab2c:	1ad3      	subs	r3, r2, r3
 800ab2e:	69fa      	ldr	r2, [r7, #28]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d902      	bls.n	800ab3a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ab34:	69fb      	ldr	r3, [r7, #28]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d13d      	bne.n	800abb6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685a      	ldr	r2, [r3, #4]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab52:	d111      	bne.n	800ab78 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab5c:	d004      	beq.n	800ab68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	689b      	ldr	r3, [r3, #8]
 800ab62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab66:	d107      	bne.n	800ab78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab80:	d10f      	bne.n	800aba2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab90:	601a      	str	r2, [r3, #0]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aba0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2201      	movs	r2, #1
 800aba6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	2200      	movs	r2, #0
 800abae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800abb2:	2303      	movs	r3, #3
 800abb4:	e017      	b.n	800abe6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d101      	bne.n	800abc0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800abbc:	2300      	movs	r3, #0
 800abbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	3b01      	subs	r3, #1
 800abc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	689a      	ldr	r2, [r3, #8]
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	4013      	ands	r3, r2
 800abd0:	68ba      	ldr	r2, [r7, #8]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	bf0c      	ite	eq
 800abd6:	2301      	moveq	r3, #1
 800abd8:	2300      	movne	r3, #0
 800abda:	b2db      	uxtb	r3, r3
 800abdc:	461a      	mov	r2, r3
 800abde:	79fb      	ldrb	r3, [r7, #7]
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d19b      	bne.n	800ab1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3720      	adds	r7, #32
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	20000004 	.word	0x20000004

0800abf4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b086      	sub	sp, #24
 800abf8:	af02      	add	r7, sp, #8
 800abfa:	60f8      	str	r0, [r7, #12]
 800abfc:	60b9      	str	r1, [r7, #8]
 800abfe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac08:	d111      	bne.n	800ac2e <SPI_EndRxTransaction+0x3a>
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	689b      	ldr	r3, [r3, #8]
 800ac0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac12:	d004      	beq.n	800ac1e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac1c:	d107      	bne.n	800ac2e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac2c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac36:	d117      	bne.n	800ac68 <SPI_EndRxTransaction+0x74>
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac40:	d112      	bne.n	800ac68 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	9300      	str	r3, [sp, #0]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	68f8      	ldr	r0, [r7, #12]
 800ac4e:	f7ff ff49 	bl	800aae4 <SPI_WaitFlagStateUntilTimeout>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d01a      	beq.n	800ac8e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac5c:	f043 0220 	orr.w	r2, r3, #32
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ac64:	2303      	movs	r3, #3
 800ac66:	e013      	b.n	800ac90 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	9300      	str	r3, [sp, #0]
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	2180      	movs	r1, #128	; 0x80
 800ac72:	68f8      	ldr	r0, [r7, #12]
 800ac74:	f7ff ff36 	bl	800aae4 <SPI_WaitFlagStateUntilTimeout>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d007      	beq.n	800ac8e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac82:	f043 0220 	orr.w	r2, r3, #32
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	e000      	b.n	800ac90 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800ac8e:	2300      	movs	r3, #0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3710      	adds	r7, #16
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b086      	sub	sp, #24
 800ac9c:	af02      	add	r7, sp, #8
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	9300      	str	r3, [sp, #0]
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	2200      	movs	r2, #0
 800acac:	2180      	movs	r1, #128	; 0x80
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	f7ff ff18 	bl	800aae4 <SPI_WaitFlagStateUntilTimeout>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d007      	beq.n	800acca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acbe:	f043 0220 	orr.w	r2, r3, #32
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800acc6:	2303      	movs	r3, #3
 800acc8:	e000      	b.n	800accc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ace2:	2301      	movs	r3, #1
 800ace4:	e041      	b.n	800ad6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d106      	bne.n	800ad00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f7f9 fd6a 	bl	80047d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2202      	movs	r2, #2
 800ad04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	3304      	adds	r3, #4
 800ad10:	4619      	mov	r1, r3
 800ad12:	4610      	mov	r0, r2
 800ad14:	f000 faa2 	bl	800b25c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2201      	movs	r2, #1
 800ad24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2201      	movs	r2, #1
 800ad34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2201      	movs	r2, #1
 800ad54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2201      	movs	r2, #1
 800ad64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ad68:	2300      	movs	r3, #0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
	...

0800ad74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b085      	sub	sp, #20
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad82:	b2db      	uxtb	r3, r3
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d001      	beq.n	800ad8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e03a      	b.n	800ae02 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2202      	movs	r2, #2
 800ad90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	68da      	ldr	r2, [r3, #12]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f042 0201 	orr.w	r2, r2, #1
 800ada2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a18      	ldr	r2, [pc, #96]	; (800ae0c <HAL_TIM_Base_Start_IT+0x98>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d00e      	beq.n	800adcc <HAL_TIM_Base_Start_IT+0x58>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adb6:	d009      	beq.n	800adcc <HAL_TIM_Base_Start_IT+0x58>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4a14      	ldr	r2, [pc, #80]	; (800ae10 <HAL_TIM_Base_Start_IT+0x9c>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d004      	beq.n	800adcc <HAL_TIM_Base_Start_IT+0x58>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	4a13      	ldr	r2, [pc, #76]	; (800ae14 <HAL_TIM_Base_Start_IT+0xa0>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d111      	bne.n	800adf0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	f003 0307 	and.w	r3, r3, #7
 800add6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2b06      	cmp	r3, #6
 800addc:	d010      	beq.n	800ae00 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	681a      	ldr	r2, [r3, #0]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f042 0201 	orr.w	r2, r2, #1
 800adec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adee:	e007      	b.n	800ae00 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f042 0201 	orr.w	r2, r2, #1
 800adfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ae00:	2300      	movs	r3, #0
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3714      	adds	r7, #20
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bc80      	pop	{r7}
 800ae0a:	4770      	bx	lr
 800ae0c:	40012c00 	.word	0x40012c00
 800ae10:	40000400 	.word	0x40000400
 800ae14:	40000800 	.word	0x40000800

0800ae18 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b083      	sub	sp, #12
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	68da      	ldr	r2, [r3, #12]
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f022 0201 	bic.w	r2, r2, #1
 800ae2e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	6a1a      	ldr	r2, [r3, #32]
 800ae36:	f241 1311 	movw	r3, #4369	; 0x1111
 800ae3a:	4013      	ands	r3, r2
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10f      	bne.n	800ae60 <HAL_TIM_Base_Stop_IT+0x48>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	6a1a      	ldr	r2, [r3, #32]
 800ae46:	f240 4344 	movw	r3, #1092	; 0x444
 800ae4a:	4013      	ands	r3, r2
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d107      	bne.n	800ae60 <HAL_TIM_Base_Stop_IT+0x48>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	681a      	ldr	r2, [r3, #0]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f022 0201 	bic.w	r2, r2, #1
 800ae5e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2201      	movs	r2, #1
 800ae64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ae68:	2300      	movs	r3, #0
}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	370c      	adds	r7, #12
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bc80      	pop	{r7}
 800ae72:	4770      	bx	lr

0800ae74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	f003 0302 	and.w	r3, r3, #2
 800ae86:	2b02      	cmp	r3, #2
 800ae88:	d122      	bne.n	800aed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	f003 0302 	and.w	r3, r3, #2
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	d11b      	bne.n	800aed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f06f 0202 	mvn.w	r2, #2
 800aea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2201      	movs	r2, #1
 800aea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	f003 0303 	and.w	r3, r3, #3
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d003      	beq.n	800aebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 f9b4 	bl	800b224 <HAL_TIM_IC_CaptureCallback>
 800aebc:	e005      	b.n	800aeca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f9a7 	bl	800b212 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f000 f9b6 	bl	800b236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	f003 0304 	and.w	r3, r3, #4
 800aeda:	2b04      	cmp	r3, #4
 800aedc:	d122      	bne.n	800af24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	f003 0304 	and.w	r3, r3, #4
 800aee8:	2b04      	cmp	r3, #4
 800aeea:	d11b      	bne.n	800af24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f06f 0204 	mvn.w	r2, #4
 800aef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2202      	movs	r2, #2
 800aefa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	699b      	ldr	r3, [r3, #24]
 800af02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af06:	2b00      	cmp	r3, #0
 800af08:	d003      	beq.n	800af12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f000 f98a 	bl	800b224 <HAL_TIM_IC_CaptureCallback>
 800af10:	e005      	b.n	800af1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 f97d 	bl	800b212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 f98c 	bl	800b236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	f003 0308 	and.w	r3, r3, #8
 800af2e:	2b08      	cmp	r3, #8
 800af30:	d122      	bne.n	800af78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	f003 0308 	and.w	r3, r3, #8
 800af3c:	2b08      	cmp	r3, #8
 800af3e:	d11b      	bne.n	800af78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f06f 0208 	mvn.w	r2, #8
 800af48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2204      	movs	r2, #4
 800af4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	69db      	ldr	r3, [r3, #28]
 800af56:	f003 0303 	and.w	r3, r3, #3
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d003      	beq.n	800af66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f000 f960 	bl	800b224 <HAL_TIM_IC_CaptureCallback>
 800af64:	e005      	b.n	800af72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 f953 	bl	800b212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f000 f962 	bl	800b236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2200      	movs	r2, #0
 800af76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	f003 0310 	and.w	r3, r3, #16
 800af82:	2b10      	cmp	r3, #16
 800af84:	d122      	bne.n	800afcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	f003 0310 	and.w	r3, r3, #16
 800af90:	2b10      	cmp	r3, #16
 800af92:	d11b      	bne.n	800afcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f06f 0210 	mvn.w	r2, #16
 800af9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2208      	movs	r2, #8
 800afa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	69db      	ldr	r3, [r3, #28]
 800afaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d003      	beq.n	800afba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f936 	bl	800b224 <HAL_TIM_IC_CaptureCallback>
 800afb8:	e005      	b.n	800afc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 f929 	bl	800b212 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 f938 	bl	800b236 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2200      	movs	r2, #0
 800afca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	691b      	ldr	r3, [r3, #16]
 800afd2:	f003 0301 	and.w	r3, r3, #1
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	d10e      	bne.n	800aff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	f003 0301 	and.w	r3, r3, #1
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d107      	bne.n	800aff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f06f 0201 	mvn.w	r2, #1
 800aff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7f7 fda8 	bl	8002b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	691b      	ldr	r3, [r3, #16]
 800affe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b002:	2b80      	cmp	r3, #128	; 0x80
 800b004:	d10e      	bne.n	800b024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	68db      	ldr	r3, [r3, #12]
 800b00c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b010:	2b80      	cmp	r3, #128	; 0x80
 800b012:	d107      	bne.n	800b024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b01c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fa7b 	bl	800b51a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b02e:	2b40      	cmp	r3, #64	; 0x40
 800b030:	d10e      	bne.n	800b050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b03c:	2b40      	cmp	r3, #64	; 0x40
 800b03e:	d107      	bne.n	800b050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 f8fc 	bl	800b248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	691b      	ldr	r3, [r3, #16]
 800b056:	f003 0320 	and.w	r3, r3, #32
 800b05a:	2b20      	cmp	r3, #32
 800b05c:	d10e      	bne.n	800b07c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	f003 0320 	and.w	r3, r3, #32
 800b068:	2b20      	cmp	r3, #32
 800b06a:	d107      	bne.n	800b07c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f06f 0220 	mvn.w	r2, #32
 800b074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 fa46 	bl	800b508 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b07c:	bf00      	nop
 800b07e:	3708      	adds	r7, #8
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b08e:	2300      	movs	r3, #0
 800b090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d101      	bne.n	800b0a0 <HAL_TIM_ConfigClockSource+0x1c>
 800b09c:	2302      	movs	r3, #2
 800b09e:	e0b4      	b.n	800b20a <HAL_TIM_ConfigClockSource+0x186>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2202      	movs	r2, #2
 800b0ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	689b      	ldr	r3, [r3, #8]
 800b0b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b0be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b0c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68ba      	ldr	r2, [r7, #8]
 800b0ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0d8:	d03e      	beq.n	800b158 <HAL_TIM_ConfigClockSource+0xd4>
 800b0da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0de:	f200 8087 	bhi.w	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b0e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0e6:	f000 8086 	beq.w	800b1f6 <HAL_TIM_ConfigClockSource+0x172>
 800b0ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0ee:	d87f      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b0f0:	2b70      	cmp	r3, #112	; 0x70
 800b0f2:	d01a      	beq.n	800b12a <HAL_TIM_ConfigClockSource+0xa6>
 800b0f4:	2b70      	cmp	r3, #112	; 0x70
 800b0f6:	d87b      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b0f8:	2b60      	cmp	r3, #96	; 0x60
 800b0fa:	d050      	beq.n	800b19e <HAL_TIM_ConfigClockSource+0x11a>
 800b0fc:	2b60      	cmp	r3, #96	; 0x60
 800b0fe:	d877      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b100:	2b50      	cmp	r3, #80	; 0x50
 800b102:	d03c      	beq.n	800b17e <HAL_TIM_ConfigClockSource+0xfa>
 800b104:	2b50      	cmp	r3, #80	; 0x50
 800b106:	d873      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b108:	2b40      	cmp	r3, #64	; 0x40
 800b10a:	d058      	beq.n	800b1be <HAL_TIM_ConfigClockSource+0x13a>
 800b10c:	2b40      	cmp	r3, #64	; 0x40
 800b10e:	d86f      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b110:	2b30      	cmp	r3, #48	; 0x30
 800b112:	d064      	beq.n	800b1de <HAL_TIM_ConfigClockSource+0x15a>
 800b114:	2b30      	cmp	r3, #48	; 0x30
 800b116:	d86b      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b118:	2b20      	cmp	r3, #32
 800b11a:	d060      	beq.n	800b1de <HAL_TIM_ConfigClockSource+0x15a>
 800b11c:	2b20      	cmp	r3, #32
 800b11e:	d867      	bhi.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
 800b120:	2b00      	cmp	r3, #0
 800b122:	d05c      	beq.n	800b1de <HAL_TIM_ConfigClockSource+0x15a>
 800b124:	2b10      	cmp	r3, #16
 800b126:	d05a      	beq.n	800b1de <HAL_TIM_ConfigClockSource+0x15a>
 800b128:	e062      	b.n	800b1f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b13a:	f000 f968 	bl	800b40e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	689b      	ldr	r3, [r3, #8]
 800b144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b14c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68ba      	ldr	r2, [r7, #8]
 800b154:	609a      	str	r2, [r3, #8]
      break;
 800b156:	e04f      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b168:	f000 f951 	bl	800b40e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	689a      	ldr	r2, [r3, #8]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b17a:	609a      	str	r2, [r3, #8]
      break;
 800b17c:	e03c      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b18a:	461a      	mov	r2, r3
 800b18c:	f000 f8c8 	bl	800b320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	2150      	movs	r1, #80	; 0x50
 800b196:	4618      	mov	r0, r3
 800b198:	f000 f91f 	bl	800b3da <TIM_ITRx_SetConfig>
      break;
 800b19c:	e02c      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	f000 f8e6 	bl	800b37c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2160      	movs	r1, #96	; 0x60
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f000 f90f 	bl	800b3da <TIM_ITRx_SetConfig>
      break;
 800b1bc:	e01c      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b1ca:	461a      	mov	r2, r3
 800b1cc:	f000 f8a8 	bl	800b320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	2140      	movs	r1, #64	; 0x40
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f000 f8ff 	bl	800b3da <TIM_ITRx_SetConfig>
      break;
 800b1dc:	e00c      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	4610      	mov	r0, r2
 800b1ea:	f000 f8f6 	bl	800b3da <TIM_ITRx_SetConfig>
      break;
 800b1ee:	e003      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f4:	e000      	b.n	800b1f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b1f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2200      	movs	r2, #0
 800b204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b208:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3710      	adds	r7, #16
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}

0800b212 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b212:	b480      	push	{r7}
 800b214:	b083      	sub	sp, #12
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b21a:	bf00      	nop
 800b21c:	370c      	adds	r7, #12
 800b21e:	46bd      	mov	sp, r7
 800b220:	bc80      	pop	{r7}
 800b222:	4770      	bx	lr

0800b224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b22c:	bf00      	nop
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	bc80      	pop	{r7}
 800b234:	4770      	bx	lr

0800b236 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b236:	b480      	push	{r7}
 800b238:	b083      	sub	sp, #12
 800b23a:	af00      	add	r7, sp, #0
 800b23c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b23e:	bf00      	nop
 800b240:	370c      	adds	r7, #12
 800b242:	46bd      	mov	sp, r7
 800b244:	bc80      	pop	{r7}
 800b246:	4770      	bx	lr

0800b248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b250:	bf00      	nop
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	bc80      	pop	{r7}
 800b258:	4770      	bx	lr
	...

0800b25c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a29      	ldr	r2, [pc, #164]	; (800b314 <TIM_Base_SetConfig+0xb8>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d00b      	beq.n	800b28c <TIM_Base_SetConfig+0x30>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b27a:	d007      	beq.n	800b28c <TIM_Base_SetConfig+0x30>
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	4a26      	ldr	r2, [pc, #152]	; (800b318 <TIM_Base_SetConfig+0xbc>)
 800b280:	4293      	cmp	r3, r2
 800b282:	d003      	beq.n	800b28c <TIM_Base_SetConfig+0x30>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a25      	ldr	r2, [pc, #148]	; (800b31c <TIM_Base_SetConfig+0xc0>)
 800b288:	4293      	cmp	r3, r2
 800b28a:	d108      	bne.n	800b29e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	68fa      	ldr	r2, [r7, #12]
 800b29a:	4313      	orrs	r3, r2
 800b29c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a1c      	ldr	r2, [pc, #112]	; (800b314 <TIM_Base_SetConfig+0xb8>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d00b      	beq.n	800b2be <TIM_Base_SetConfig+0x62>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2ac:	d007      	beq.n	800b2be <TIM_Base_SetConfig+0x62>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	4a19      	ldr	r2, [pc, #100]	; (800b318 <TIM_Base_SetConfig+0xbc>)
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d003      	beq.n	800b2be <TIM_Base_SetConfig+0x62>
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	4a18      	ldr	r2, [pc, #96]	; (800b31c <TIM_Base_SetConfig+0xc0>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d108      	bne.n	800b2d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	68fa      	ldr	r2, [r7, #12]
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	689a      	ldr	r2, [r3, #8]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	4a07      	ldr	r2, [pc, #28]	; (800b314 <TIM_Base_SetConfig+0xb8>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d103      	bne.n	800b304 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	691a      	ldr	r2, [r3, #16]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2201      	movs	r2, #1
 800b308:	615a      	str	r2, [r3, #20]
}
 800b30a:	bf00      	nop
 800b30c:	3714      	adds	r7, #20
 800b30e:	46bd      	mov	sp, r7
 800b310:	bc80      	pop	{r7}
 800b312:	4770      	bx	lr
 800b314:	40012c00 	.word	0x40012c00
 800b318:	40000400 	.word	0x40000400
 800b31c:	40000800 	.word	0x40000800

0800b320 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b320:	b480      	push	{r7}
 800b322:	b087      	sub	sp, #28
 800b324:	af00      	add	r7, sp, #0
 800b326:	60f8      	str	r0, [r7, #12]
 800b328:	60b9      	str	r1, [r7, #8]
 800b32a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	6a1b      	ldr	r3, [r3, #32]
 800b330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	f023 0201 	bic.w	r2, r3, #1
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	699b      	ldr	r3, [r3, #24]
 800b342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b34a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	011b      	lsls	r3, r3, #4
 800b350:	693a      	ldr	r2, [r7, #16]
 800b352:	4313      	orrs	r3, r2
 800b354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	f023 030a 	bic.w	r3, r3, #10
 800b35c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b35e:	697a      	ldr	r2, [r7, #20]
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	4313      	orrs	r3, r2
 800b364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	693a      	ldr	r2, [r7, #16]
 800b36a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	697a      	ldr	r2, [r7, #20]
 800b370:	621a      	str	r2, [r3, #32]
}
 800b372:	bf00      	nop
 800b374:	371c      	adds	r7, #28
 800b376:	46bd      	mov	sp, r7
 800b378:	bc80      	pop	{r7}
 800b37a:	4770      	bx	lr

0800b37c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b087      	sub	sp, #28
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	60b9      	str	r1, [r7, #8]
 800b386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	6a1b      	ldr	r3, [r3, #32]
 800b38c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6a1b      	ldr	r3, [r3, #32]
 800b392:	f023 0210 	bic.w	r2, r3, #16
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	699b      	ldr	r3, [r3, #24]
 800b39e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b3a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	031b      	lsls	r3, r3, #12
 800b3ac:	693a      	ldr	r2, [r7, #16]
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b3b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	011b      	lsls	r3, r3, #4
 800b3be:	697a      	ldr	r2, [r7, #20]
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	693a      	ldr	r2, [r7, #16]
 800b3c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	697a      	ldr	r2, [r7, #20]
 800b3ce:	621a      	str	r2, [r3, #32]
}
 800b3d0:	bf00      	nop
 800b3d2:	371c      	adds	r7, #28
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bc80      	pop	{r7}
 800b3d8:	4770      	bx	lr

0800b3da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b3da:	b480      	push	{r7}
 800b3dc:	b085      	sub	sp, #20
 800b3de:	af00      	add	r7, sp, #0
 800b3e0:	6078      	str	r0, [r7, #4]
 800b3e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	689b      	ldr	r3, [r3, #8]
 800b3e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b3f2:	683a      	ldr	r2, [r7, #0]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	f043 0307 	orr.w	r3, r3, #7
 800b3fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	609a      	str	r2, [r3, #8]
}
 800b404:	bf00      	nop
 800b406:	3714      	adds	r7, #20
 800b408:	46bd      	mov	sp, r7
 800b40a:	bc80      	pop	{r7}
 800b40c:	4770      	bx	lr

0800b40e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b40e:	b480      	push	{r7}
 800b410:	b087      	sub	sp, #28
 800b412:	af00      	add	r7, sp, #0
 800b414:	60f8      	str	r0, [r7, #12]
 800b416:	60b9      	str	r1, [r7, #8]
 800b418:	607a      	str	r2, [r7, #4]
 800b41a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	689b      	ldr	r3, [r3, #8]
 800b420:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b428:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	021a      	lsls	r2, r3, #8
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	431a      	orrs	r2, r3
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	4313      	orrs	r3, r2
 800b436:	697a      	ldr	r2, [r7, #20]
 800b438:	4313      	orrs	r3, r2
 800b43a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	697a      	ldr	r2, [r7, #20]
 800b440:	609a      	str	r2, [r3, #8]
}
 800b442:	bf00      	nop
 800b444:	371c      	adds	r7, #28
 800b446:	46bd      	mov	sp, r7
 800b448:	bc80      	pop	{r7}
 800b44a:	4770      	bx	lr

0800b44c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b085      	sub	sp, #20
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d101      	bne.n	800b464 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b460:	2302      	movs	r3, #2
 800b462:	e046      	b.n	800b4f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2202      	movs	r2, #2
 800b470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	689b      	ldr	r3, [r3, #8]
 800b482:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b48a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	68fa      	ldr	r2, [r7, #12]
 800b492:	4313      	orrs	r3, r2
 800b494:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	68fa      	ldr	r2, [r7, #12]
 800b49c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	4a16      	ldr	r2, [pc, #88]	; (800b4fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d00e      	beq.n	800b4c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4b0:	d009      	beq.n	800b4c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a12      	ldr	r2, [pc, #72]	; (800b500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d004      	beq.n	800b4c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	4a10      	ldr	r2, [pc, #64]	; (800b504 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d10c      	bne.n	800b4e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	68ba      	ldr	r2, [r7, #8]
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3714      	adds	r7, #20
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bc80      	pop	{r7}
 800b4fa:	4770      	bx	lr
 800b4fc:	40012c00 	.word	0x40012c00
 800b500:	40000400 	.word	0x40000400
 800b504:	40000800 	.word	0x40000800

0800b508 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b508:	b480      	push	{r7}
 800b50a:	b083      	sub	sp, #12
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b510:	bf00      	nop
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	bc80      	pop	{r7}
 800b518:	4770      	bx	lr

0800b51a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b51a:	b480      	push	{r7}
 800b51c:	b083      	sub	sp, #12
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b522:	bf00      	nop
 800b524:	370c      	adds	r7, #12
 800b526:	46bd      	mov	sp, r7
 800b528:	bc80      	pop	{r7}
 800b52a:	4770      	bx	lr

0800b52c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b082      	sub	sp, #8
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d101      	bne.n	800b53e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b53a:	2301      	movs	r3, #1
 800b53c:	e042      	b.n	800b5c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b544:	b2db      	uxtb	r3, r3
 800b546:	2b00      	cmp	r3, #0
 800b548:	d106      	bne.n	800b558 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2200      	movs	r2, #0
 800b54e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f7f9 f97e 	bl	8004854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2224      	movs	r2, #36	; 0x24
 800b55c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	68da      	ldr	r2, [r3, #12]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b56e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 f82b 	bl	800b5cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	691a      	ldr	r2, [r3, #16]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	695a      	ldr	r2, [r3, #20]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b594:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	68da      	ldr	r2, [r3, #12]
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b5a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2220      	movs	r2, #32
 800b5b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2220      	movs	r2, #32
 800b5b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3708      	adds	r7, #8
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}

0800b5cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	691b      	ldr	r3, [r3, #16]
 800b5da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	68da      	ldr	r2, [r3, #12]
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	430a      	orrs	r2, r1
 800b5e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	689a      	ldr	r2, [r3, #8]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	691b      	ldr	r3, [r3, #16]
 800b5f2:	431a      	orrs	r2, r3
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	695b      	ldr	r3, [r3, #20]
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b606:	f023 030c 	bic.w	r3, r3, #12
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	6812      	ldr	r2, [r2, #0]
 800b60e:	68b9      	ldr	r1, [r7, #8]
 800b610:	430b      	orrs	r3, r1
 800b612:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	695b      	ldr	r3, [r3, #20]
 800b61a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	699a      	ldr	r2, [r3, #24]
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	430a      	orrs	r2, r1
 800b628:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	4a2c      	ldr	r2, [pc, #176]	; (800b6e0 <UART_SetConfig+0x114>)
 800b630:	4293      	cmp	r3, r2
 800b632:	d103      	bne.n	800b63c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b634:	f7fd fd3e 	bl	80090b4 <HAL_RCC_GetPCLK2Freq>
 800b638:	60f8      	str	r0, [r7, #12]
 800b63a:	e002      	b.n	800b642 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b63c:	f7fd fd26 	bl	800908c <HAL_RCC_GetPCLK1Freq>
 800b640:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b642:	68fa      	ldr	r2, [r7, #12]
 800b644:	4613      	mov	r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	4413      	add	r3, r2
 800b64a:	009a      	lsls	r2, r3, #2
 800b64c:	441a      	add	r2, r3
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	685b      	ldr	r3, [r3, #4]
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	fbb2 f3f3 	udiv	r3, r2, r3
 800b658:	4a22      	ldr	r2, [pc, #136]	; (800b6e4 <UART_SetConfig+0x118>)
 800b65a:	fba2 2303 	umull	r2, r3, r2, r3
 800b65e:	095b      	lsrs	r3, r3, #5
 800b660:	0119      	lsls	r1, r3, #4
 800b662:	68fa      	ldr	r2, [r7, #12]
 800b664:	4613      	mov	r3, r2
 800b666:	009b      	lsls	r3, r3, #2
 800b668:	4413      	add	r3, r2
 800b66a:	009a      	lsls	r2, r3, #2
 800b66c:	441a      	add	r2, r3
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	fbb2 f2f3 	udiv	r2, r2, r3
 800b678:	4b1a      	ldr	r3, [pc, #104]	; (800b6e4 <UART_SetConfig+0x118>)
 800b67a:	fba3 0302 	umull	r0, r3, r3, r2
 800b67e:	095b      	lsrs	r3, r3, #5
 800b680:	2064      	movs	r0, #100	; 0x64
 800b682:	fb00 f303 	mul.w	r3, r0, r3
 800b686:	1ad3      	subs	r3, r2, r3
 800b688:	011b      	lsls	r3, r3, #4
 800b68a:	3332      	adds	r3, #50	; 0x32
 800b68c:	4a15      	ldr	r2, [pc, #84]	; (800b6e4 <UART_SetConfig+0x118>)
 800b68e:	fba2 2303 	umull	r2, r3, r2, r3
 800b692:	095b      	lsrs	r3, r3, #5
 800b694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b698:	4419      	add	r1, r3
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	4613      	mov	r3, r2
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	4413      	add	r3, r2
 800b6a2:	009a      	lsls	r2, r3, #2
 800b6a4:	441a      	add	r2, r3
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	fbb2 f2f3 	udiv	r2, r2, r3
 800b6b0:	4b0c      	ldr	r3, [pc, #48]	; (800b6e4 <UART_SetConfig+0x118>)
 800b6b2:	fba3 0302 	umull	r0, r3, r3, r2
 800b6b6:	095b      	lsrs	r3, r3, #5
 800b6b8:	2064      	movs	r0, #100	; 0x64
 800b6ba:	fb00 f303 	mul.w	r3, r0, r3
 800b6be:	1ad3      	subs	r3, r2, r3
 800b6c0:	011b      	lsls	r3, r3, #4
 800b6c2:	3332      	adds	r3, #50	; 0x32
 800b6c4:	4a07      	ldr	r2, [pc, #28]	; (800b6e4 <UART_SetConfig+0x118>)
 800b6c6:	fba2 2303 	umull	r2, r3, r2, r3
 800b6ca:	095b      	lsrs	r3, r3, #5
 800b6cc:	f003 020f 	and.w	r2, r3, #15
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	440a      	add	r2, r1
 800b6d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b6d8:	bf00      	nop
 800b6da:	3710      	adds	r7, #16
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	40013800 	.word	0x40013800
 800b6e4:	51eb851f 	.word	0x51eb851f

0800b6e8 <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 800b6e8:	b5b0      	push	{r4, r5, r7, lr}
 800b6ea:	b088      	sub	sp, #32
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	777b      	strb	r3, [r7, #29]
 800b6fa:	e01b      	b.n	800b734 <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	77bb      	strb	r3, [r7, #30]
 800b700:	e012      	b.n	800b728 <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 800b702:	7fba      	ldrb	r2, [r7, #30]
 800b704:	7f7b      	ldrb	r3, [r7, #29]
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	461a      	mov	r2, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	1899      	adds	r1, r3, r2
 800b710:	7fba      	ldrb	r2, [r7, #30]
 800b712:	7f7b      	ldrb	r3, [r7, #29]
 800b714:	7808      	ldrb	r0, [r1, #0]
 800b716:	4961      	ldr	r1, [pc, #388]	; (800b89c <AES_Encrypt+0x1b4>)
 800b718:	0092      	lsls	r2, r2, #2
 800b71a:	440a      	add	r2, r1
 800b71c:	4413      	add	r3, r2
 800b71e:	4602      	mov	r2, r0
 800b720:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800b722:	7fbb      	ldrb	r3, [r7, #30]
 800b724:	3301      	adds	r3, #1
 800b726:	77bb      	strb	r3, [r7, #30]
 800b728:	7fbb      	ldrb	r3, [r7, #30]
 800b72a:	2b03      	cmp	r3, #3
 800b72c:	d9e9      	bls.n	800b702 <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 800b72e:	7f7b      	ldrb	r3, [r7, #29]
 800b730:	3301      	adds	r3, #1
 800b732:	777b      	strb	r3, [r7, #29]
 800b734:	7f7b      	ldrb	r3, [r7, #29]
 800b736:	2b03      	cmp	r3, #3
 800b738:	d9e0      	bls.n	800b6fc <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 800b73a:	2300      	movs	r3, #0
 800b73c:	77fb      	strb	r3, [r7, #31]
 800b73e:	e00b      	b.n	800b758 <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 800b740:	7ffb      	ldrb	r3, [r7, #31]
 800b742:	683a      	ldr	r2, [r7, #0]
 800b744:	441a      	add	r2, r3
 800b746:	7ffb      	ldrb	r3, [r7, #31]
 800b748:	7812      	ldrb	r2, [r2, #0]
 800b74a:	3320      	adds	r3, #32
 800b74c:	443b      	add	r3, r7
 800b74e:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 800b752:	7ffb      	ldrb	r3, [r7, #31]
 800b754:	3301      	adds	r3, #1
 800b756:	77fb      	strb	r3, [r7, #31]
 800b758:	7ffb      	ldrb	r3, [r7, #31]
 800b75a:	2b0f      	cmp	r3, #15
 800b75c:	d9f0      	bls.n	800b740 <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 800b75e:	f107 030c 	add.w	r3, r7, #12
 800b762:	4618      	mov	r0, r3
 800b764:	f000 f89c 	bl	800b8a0 <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 800b768:	2301      	movs	r3, #1
 800b76a:	773b      	strb	r3, [r7, #28]
 800b76c:	e038      	b.n	800b7e0 <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 800b76e:	2300      	movs	r3, #0
 800b770:	777b      	strb	r3, [r7, #29]
 800b772:	e01f      	b.n	800b7b4 <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 800b774:	2300      	movs	r3, #0
 800b776:	77bb      	strb	r3, [r7, #30]
 800b778:	e016      	b.n	800b7a8 <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 800b77a:	7fba      	ldrb	r2, [r7, #30]
 800b77c:	7f7b      	ldrb	r3, [r7, #29]
 800b77e:	4947      	ldr	r1, [pc, #284]	; (800b89c <AES_Encrypt+0x1b4>)
 800b780:	0092      	lsls	r2, r2, #2
 800b782:	440a      	add	r2, r1
 800b784:	4413      	add	r3, r2
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	7fbd      	ldrb	r5, [r7, #30]
 800b78a:	7f7c      	ldrb	r4, [r7, #29]
 800b78c:	4618      	mov	r0, r3
 800b78e:	f000 f8bf 	bl	800b910 <AES_Sub_Byte>
 800b792:	4603      	mov	r3, r0
 800b794:	4619      	mov	r1, r3
 800b796:	4a41      	ldr	r2, [pc, #260]	; (800b89c <AES_Encrypt+0x1b4>)
 800b798:	00ab      	lsls	r3, r5, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	4423      	add	r3, r4
 800b79e:	460a      	mov	r2, r1
 800b7a0:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 800b7a2:	7fbb      	ldrb	r3, [r7, #30]
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	77bb      	strb	r3, [r7, #30]
 800b7a8:	7fbb      	ldrb	r3, [r7, #30]
 800b7aa:	2b03      	cmp	r3, #3
 800b7ac:	d9e5      	bls.n	800b77a <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 800b7ae:	7f7b      	ldrb	r3, [r7, #29]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	777b      	strb	r3, [r7, #29]
 800b7b4:	7f7b      	ldrb	r3, [r7, #29]
 800b7b6:	2b03      	cmp	r3, #3
 800b7b8:	d9dc      	bls.n	800b774 <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 800b7ba:	f000 f8c5 	bl	800b948 <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 800b7be:	f000 f905 	bl	800b9cc <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 800b7c2:	f107 020c 	add.w	r2, r7, #12
 800b7c6:	7f3b      	ldrb	r3, [r7, #28]
 800b7c8:	4611      	mov	r1, r2
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f000 f994 	bl	800baf8 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 800b7d0:	f107 030c 	add.w	r3, r7, #12
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f000 f863 	bl	800b8a0 <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 800b7da:	7f3b      	ldrb	r3, [r7, #28]
 800b7dc:	3301      	adds	r3, #1
 800b7de:	773b      	strb	r3, [r7, #28]
 800b7e0:	7f3b      	ldrb	r3, [r7, #28]
 800b7e2:	2b09      	cmp	r3, #9
 800b7e4:	d9c3      	bls.n	800b76e <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	777b      	strb	r3, [r7, #29]
 800b7ea:	e01f      	b.n	800b82c <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	77bb      	strb	r3, [r7, #30]
 800b7f0:	e016      	b.n	800b820 <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 800b7f2:	7fba      	ldrb	r2, [r7, #30]
 800b7f4:	7f7b      	ldrb	r3, [r7, #29]
 800b7f6:	4929      	ldr	r1, [pc, #164]	; (800b89c <AES_Encrypt+0x1b4>)
 800b7f8:	0092      	lsls	r2, r2, #2
 800b7fa:	440a      	add	r2, r1
 800b7fc:	4413      	add	r3, r2
 800b7fe:	781b      	ldrb	r3, [r3, #0]
 800b800:	7fbd      	ldrb	r5, [r7, #30]
 800b802:	7f7c      	ldrb	r4, [r7, #29]
 800b804:	4618      	mov	r0, r3
 800b806:	f000 f883 	bl	800b910 <AES_Sub_Byte>
 800b80a:	4603      	mov	r3, r0
 800b80c:	4619      	mov	r1, r3
 800b80e:	4a23      	ldr	r2, [pc, #140]	; (800b89c <AES_Encrypt+0x1b4>)
 800b810:	00ab      	lsls	r3, r5, #2
 800b812:	4413      	add	r3, r2
 800b814:	4423      	add	r3, r4
 800b816:	460a      	mov	r2, r1
 800b818:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800b81a:	7fbb      	ldrb	r3, [r7, #30]
 800b81c:	3301      	adds	r3, #1
 800b81e:	77bb      	strb	r3, [r7, #30]
 800b820:	7fbb      	ldrb	r3, [r7, #30]
 800b822:	2b03      	cmp	r3, #3
 800b824:	d9e5      	bls.n	800b7f2 <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 800b826:	7f7b      	ldrb	r3, [r7, #29]
 800b828:	3301      	adds	r3, #1
 800b82a:	777b      	strb	r3, [r7, #29]
 800b82c:	7f7b      	ldrb	r3, [r7, #29]
 800b82e:	2b03      	cmp	r3, #3
 800b830:	d9dc      	bls.n	800b7ec <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 800b832:	f000 f889 	bl	800b948 <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 800b836:	f107 020c 	add.w	r2, r7, #12
 800b83a:	7f3b      	ldrb	r3, [r7, #28]
 800b83c:	4611      	mov	r1, r2
 800b83e:	4618      	mov	r0, r3
 800b840:	f000 f95a 	bl	800baf8 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 800b844:	f107 030c 	add.w	r3, r7, #12
 800b848:	4618      	mov	r0, r3
 800b84a:	f000 f829 	bl	800b8a0 <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 800b84e:	2300      	movs	r3, #0
 800b850:	777b      	strb	r3, [r7, #29]
 800b852:	e01a      	b.n	800b88a <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 800b854:	2300      	movs	r3, #0
 800b856:	77bb      	strb	r3, [r7, #30]
 800b858:	e011      	b.n	800b87e <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 800b85a:	7fb9      	ldrb	r1, [r7, #30]
 800b85c:	7f7a      	ldrb	r2, [r7, #29]
 800b85e:	7fb8      	ldrb	r0, [r7, #30]
 800b860:	7f7b      	ldrb	r3, [r7, #29]
 800b862:	009b      	lsls	r3, r3, #2
 800b864:	4403      	add	r3, r0
 800b866:	4618      	mov	r0, r3
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	4403      	add	r3, r0
 800b86c:	480b      	ldr	r0, [pc, #44]	; (800b89c <AES_Encrypt+0x1b4>)
 800b86e:	0089      	lsls	r1, r1, #2
 800b870:	4401      	add	r1, r0
 800b872:	440a      	add	r2, r1
 800b874:	7812      	ldrb	r2, [r2, #0]
 800b876:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800b878:	7fbb      	ldrb	r3, [r7, #30]
 800b87a:	3301      	adds	r3, #1
 800b87c:	77bb      	strb	r3, [r7, #30]
 800b87e:	7fbb      	ldrb	r3, [r7, #30]
 800b880:	2b03      	cmp	r3, #3
 800b882:	d9ea      	bls.n	800b85a <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 800b884:	7f7b      	ldrb	r3, [r7, #29]
 800b886:	3301      	adds	r3, #1
 800b888:	777b      	strb	r3, [r7, #29]
 800b88a:	7f7b      	ldrb	r3, [r7, #29]
 800b88c:	2b03      	cmp	r3, #3
 800b88e:	d9e1      	bls.n	800b854 <AES_Encrypt+0x16c>
		}
	}

}
 800b890:	bf00      	nop
 800b892:	bf00      	nop
 800b894:	3720      	adds	r7, #32
 800b896:	46bd      	mov	sp, r7
 800b898:	bdb0      	pop	{r4, r5, r7, pc}
 800b89a:	bf00      	nop
 800b89c:	20000590 	.word	0x20000590

0800b8a0 <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	73bb      	strb	r3, [r7, #14]
 800b8ac:	e024      	b.n	800b8f8 <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]
 800b8b2:	e01b      	b.n	800b8ec <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 800b8b4:	7bfa      	ldrb	r2, [r7, #15]
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	4914      	ldr	r1, [pc, #80]	; (800b90c <AES_Add_Round_Key+0x6c>)
 800b8ba:	0092      	lsls	r2, r2, #2
 800b8bc:	440a      	add	r2, r1
 800b8be:	4413      	add	r3, r2
 800b8c0:	7818      	ldrb	r0, [r3, #0]
 800b8c2:	7bfa      	ldrb	r2, [r7, #15]
 800b8c4:	7bbb      	ldrb	r3, [r7, #14]
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	4413      	add	r3, r2
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	4413      	add	r3, r2
 800b8d0:	7819      	ldrb	r1, [r3, #0]
 800b8d2:	7bfa      	ldrb	r2, [r7, #15]
 800b8d4:	7bbb      	ldrb	r3, [r7, #14]
 800b8d6:	4041      	eors	r1, r0
 800b8d8:	b2c8      	uxtb	r0, r1
 800b8da:	490c      	ldr	r1, [pc, #48]	; (800b90c <AES_Add_Round_Key+0x6c>)
 800b8dc:	0092      	lsls	r2, r2, #2
 800b8de:	440a      	add	r2, r1
 800b8e0:	4413      	add	r3, r2
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800b8e6:	7bfb      	ldrb	r3, [r7, #15]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	73fb      	strb	r3, [r7, #15]
 800b8ec:	7bfb      	ldrb	r3, [r7, #15]
 800b8ee:	2b03      	cmp	r3, #3
 800b8f0:	d9e0      	bls.n	800b8b4 <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 800b8f2:	7bbb      	ldrb	r3, [r7, #14]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	73bb      	strb	r3, [r7, #14]
 800b8f8:	7bbb      	ldrb	r3, [r7, #14]
 800b8fa:	2b03      	cmp	r3, #3
 800b8fc:	d9d7      	bls.n	800b8ae <AES_Add_Round_Key+0xe>
		}
	}
}
 800b8fe:	bf00      	nop
 800b900:	bf00      	nop
 800b902:	3714      	adds	r7, #20
 800b904:	46bd      	mov	sp, r7
 800b906:	bc80      	pop	{r7}
 800b908:	4770      	bx	lr
 800b90a:	bf00      	nop
 800b90c:	20000590 	.word	0x20000590

0800b910 <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 800b910:	b480      	push	{r7}
 800b912:	b085      	sub	sp, #20
 800b914:	af00      	add	r7, sp, #0
 800b916:	4603      	mov	r3, r0
 800b918:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 800b91a:	79fb      	ldrb	r3, [r7, #7]
 800b91c:	091b      	lsrs	r3, r3, #4
 800b91e:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 800b920:	79fb      	ldrb	r3, [r7, #7]
 800b922:	f003 030f 	and.w	r3, r3, #15
 800b926:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 800b928:	7bfa      	ldrb	r2, [r7, #15]
 800b92a:	7bbb      	ldrb	r3, [r7, #14]
 800b92c:	4905      	ldr	r1, [pc, #20]	; (800b944 <AES_Sub_Byte+0x34>)
 800b92e:	0112      	lsls	r2, r2, #4
 800b930:	440a      	add	r2, r1
 800b932:	4413      	add	r3, r2
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 800b938:	7b7b      	ldrb	r3, [r7, #13]
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3714      	adds	r7, #20
 800b93e:	46bd      	mov	sp, r7
 800b940:	bc80      	pop	{r7}
 800b942:	4770      	bx	lr
 800b944:	20000010 	.word	0x20000010

0800b948 <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 800b948:	b480      	push	{r7}
 800b94a:	b083      	sub	sp, #12
 800b94c:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 800b94e:	4b1e      	ldr	r3, [pc, #120]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b950:	791b      	ldrb	r3, [r3, #4]
 800b952:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 800b954:	4b1c      	ldr	r3, [pc, #112]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b956:	795a      	ldrb	r2, [r3, #5]
 800b958:	4b1b      	ldr	r3, [pc, #108]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b95a:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 800b95c:	4b1a      	ldr	r3, [pc, #104]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b95e:	799a      	ldrb	r2, [r3, #6]
 800b960:	4b19      	ldr	r3, [pc, #100]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b962:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 800b964:	4b18      	ldr	r3, [pc, #96]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b966:	79da      	ldrb	r2, [r3, #7]
 800b968:	4b17      	ldr	r3, [pc, #92]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b96a:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 800b96c:	4a16      	ldr	r2, [pc, #88]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b96e:	79fb      	ldrb	r3, [r7, #7]
 800b970:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 800b972:	4b15      	ldr	r3, [pc, #84]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b974:	7a1b      	ldrb	r3, [r3, #8]
 800b976:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 800b978:	4b13      	ldr	r3, [pc, #76]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b97a:	7a9a      	ldrb	r2, [r3, #10]
 800b97c:	4b12      	ldr	r3, [pc, #72]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b97e:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 800b980:	4a11      	ldr	r2, [pc, #68]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b982:	79fb      	ldrb	r3, [r7, #7]
 800b984:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 800b986:	4b10      	ldr	r3, [pc, #64]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b988:	7a5b      	ldrb	r3, [r3, #9]
 800b98a:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 800b98c:	4b0e      	ldr	r3, [pc, #56]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b98e:	7ada      	ldrb	r2, [r3, #11]
 800b990:	4b0d      	ldr	r3, [pc, #52]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b992:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 800b994:	4a0c      	ldr	r2, [pc, #48]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b996:	79fb      	ldrb	r3, [r7, #7]
 800b998:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 800b99a:	4b0b      	ldr	r3, [pc, #44]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b99c:	7bdb      	ldrb	r3, [r3, #15]
 800b99e:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 800b9a0:	4b09      	ldr	r3, [pc, #36]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9a2:	7b9a      	ldrb	r2, [r3, #14]
 800b9a4:	4b08      	ldr	r3, [pc, #32]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9a6:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 800b9a8:	4b07      	ldr	r3, [pc, #28]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9aa:	7b5a      	ldrb	r2, [r3, #13]
 800b9ac:	4b06      	ldr	r3, [pc, #24]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9ae:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 800b9b0:	4b05      	ldr	r3, [pc, #20]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9b2:	7b1a      	ldrb	r2, [r3, #12]
 800b9b4:	4b04      	ldr	r3, [pc, #16]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9b6:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 800b9b8:	4a03      	ldr	r2, [pc, #12]	; (800b9c8 <AES_Shift_Rows+0x80>)
 800b9ba:	79fb      	ldrb	r3, [r7, #7]
 800b9bc:	7313      	strb	r3, [r2, #12]
}
 800b9be:	bf00      	nop
 800b9c0:	370c      	adds	r7, #12
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bc80      	pop	{r7}
 800b9c6:	4770      	bx	lr
 800b9c8:	20000590 	.word	0x20000590

0800b9cc <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b085      	sub	sp, #20
 800b9d0:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	73bb      	strb	r3, [r7, #14]
 800b9d6:	e082      	b.n	800bade <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 800b9d8:	2300      	movs	r3, #0
 800b9da:	73fb      	strb	r3, [r7, #15]
 800b9dc:	e033      	b.n	800ba46 <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 800b9de:	7bf9      	ldrb	r1, [r7, #15]
 800b9e0:	7bba      	ldrb	r2, [r7, #14]
 800b9e2:	7bfb      	ldrb	r3, [r7, #15]
 800b9e4:	4843      	ldr	r0, [pc, #268]	; (800baf4 <AES_Mix_Collums+0x128>)
 800b9e6:	0089      	lsls	r1, r1, #2
 800b9e8:	4401      	add	r1, r0
 800b9ea:	440a      	add	r2, r1
 800b9ec:	7812      	ldrb	r2, [r2, #0]
 800b9ee:	3310      	adds	r3, #16
 800b9f0:	443b      	add	r3, r7
 800b9f2:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 800b9f6:	7bfa      	ldrb	r2, [r7, #15]
 800b9f8:	7bbb      	ldrb	r3, [r7, #14]
 800b9fa:	493e      	ldr	r1, [pc, #248]	; (800baf4 <AES_Mix_Collums+0x128>)
 800b9fc:	0092      	lsls	r2, r2, #2
 800b9fe:	440a      	add	r2, r1
 800ba00:	4413      	add	r3, r2
 800ba02:	781a      	ldrb	r2, [r3, #0]
 800ba04:	7bfb      	ldrb	r3, [r7, #15]
 800ba06:	0052      	lsls	r2, r2, #1
 800ba08:	b2d2      	uxtb	r2, r2
 800ba0a:	3310      	adds	r3, #16
 800ba0c:	443b      	add	r3, r7
 800ba0e:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 800ba12:	7bfa      	ldrb	r2, [r7, #15]
 800ba14:	7bbb      	ldrb	r3, [r7, #14]
 800ba16:	4937      	ldr	r1, [pc, #220]	; (800baf4 <AES_Mix_Collums+0x128>)
 800ba18:	0092      	lsls	r2, r2, #2
 800ba1a:	440a      	add	r2, r1
 800ba1c:	4413      	add	r3, r2
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	b25b      	sxtb	r3, r3
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	da0c      	bge.n	800ba40 <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 800ba26:	7bfb      	ldrb	r3, [r7, #15]
 800ba28:	3310      	adds	r3, #16
 800ba2a:	443b      	add	r3, r7
 800ba2c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800ba30:	7bfb      	ldrb	r3, [r7, #15]
 800ba32:	f082 021b 	eor.w	r2, r2, #27
 800ba36:	b2d2      	uxtb	r2, r2
 800ba38:	3310      	adds	r3, #16
 800ba3a:	443b      	add	r3, r7
 800ba3c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 800ba40:	7bfb      	ldrb	r3, [r7, #15]
 800ba42:	3301      	adds	r3, #1
 800ba44:	73fb      	strb	r3, [r7, #15]
 800ba46:	7bfb      	ldrb	r3, [r7, #15]
 800ba48:	2b03      	cmp	r3, #3
 800ba4a:	d9c8      	bls.n	800b9de <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 800ba4c:	793a      	ldrb	r2, [r7, #4]
 800ba4e:	7a7b      	ldrb	r3, [r7, #9]
 800ba50:	4053      	eors	r3, r2
 800ba52:	b2da      	uxtb	r2, r3
 800ba54:	797b      	ldrb	r3, [r7, #5]
 800ba56:	4053      	eors	r3, r2
 800ba58:	b2da      	uxtb	r2, r3
 800ba5a:	7abb      	ldrb	r3, [r7, #10]
 800ba5c:	4053      	eors	r3, r2
 800ba5e:	b2d9      	uxtb	r1, r3
 800ba60:	7afa      	ldrb	r2, [r7, #11]
 800ba62:	7bbb      	ldrb	r3, [r7, #14]
 800ba64:	404a      	eors	r2, r1
 800ba66:	b2d1      	uxtb	r1, r2
 800ba68:	4a22      	ldr	r2, [pc, #136]	; (800baf4 <AES_Mix_Collums+0x128>)
 800ba6a:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 800ba6c:	7a3a      	ldrb	r2, [r7, #8]
 800ba6e:	797b      	ldrb	r3, [r7, #5]
 800ba70:	4053      	eors	r3, r2
 800ba72:	b2da      	uxtb	r2, r3
 800ba74:	7abb      	ldrb	r3, [r7, #10]
 800ba76:	4053      	eors	r3, r2
 800ba78:	b2da      	uxtb	r2, r3
 800ba7a:	79bb      	ldrb	r3, [r7, #6]
 800ba7c:	4053      	eors	r3, r2
 800ba7e:	b2d9      	uxtb	r1, r3
 800ba80:	7afa      	ldrb	r2, [r7, #11]
 800ba82:	7bbb      	ldrb	r3, [r7, #14]
 800ba84:	404a      	eors	r2, r1
 800ba86:	b2d1      	uxtb	r1, r2
 800ba88:	4a1a      	ldr	r2, [pc, #104]	; (800baf4 <AES_Mix_Collums+0x128>)
 800ba8a:	4413      	add	r3, r2
 800ba8c:	460a      	mov	r2, r1
 800ba8e:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 800ba90:	7a3a      	ldrb	r2, [r7, #8]
 800ba92:	7a7b      	ldrb	r3, [r7, #9]
 800ba94:	4053      	eors	r3, r2
 800ba96:	b2da      	uxtb	r2, r3
 800ba98:	79bb      	ldrb	r3, [r7, #6]
 800ba9a:	4053      	eors	r3, r2
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	7afb      	ldrb	r3, [r7, #11]
 800baa0:	4053      	eors	r3, r2
 800baa2:	b2d9      	uxtb	r1, r3
 800baa4:	79fa      	ldrb	r2, [r7, #7]
 800baa6:	7bbb      	ldrb	r3, [r7, #14]
 800baa8:	404a      	eors	r2, r1
 800baaa:	b2d1      	uxtb	r1, r2
 800baac:	4a11      	ldr	r2, [pc, #68]	; (800baf4 <AES_Mix_Collums+0x128>)
 800baae:	4413      	add	r3, r2
 800bab0:	460a      	mov	r2, r1
 800bab2:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 800bab4:	7a3a      	ldrb	r2, [r7, #8]
 800bab6:	793b      	ldrb	r3, [r7, #4]
 800bab8:	4053      	eors	r3, r2
 800baba:	b2da      	uxtb	r2, r3
 800babc:	7a7b      	ldrb	r3, [r7, #9]
 800babe:	4053      	eors	r3, r2
 800bac0:	b2da      	uxtb	r2, r3
 800bac2:	7abb      	ldrb	r3, [r7, #10]
 800bac4:	4053      	eors	r3, r2
 800bac6:	b2d9      	uxtb	r1, r3
 800bac8:	79fa      	ldrb	r2, [r7, #7]
 800baca:	7bbb      	ldrb	r3, [r7, #14]
 800bacc:	404a      	eors	r2, r1
 800bace:	b2d1      	uxtb	r1, r2
 800bad0:	4a08      	ldr	r2, [pc, #32]	; (800baf4 <AES_Mix_Collums+0x128>)
 800bad2:	4413      	add	r3, r2
 800bad4:	460a      	mov	r2, r1
 800bad6:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 800bad8:	7bbb      	ldrb	r3, [r7, #14]
 800bada:	3301      	adds	r3, #1
 800badc:	73bb      	strb	r3, [r7, #14]
 800bade:	7bbb      	ldrb	r3, [r7, #14]
 800bae0:	2b03      	cmp	r3, #3
 800bae2:	f67f af79 	bls.w	800b9d8 <AES_Mix_Collums+0xc>
	}
}
 800bae6:	bf00      	nop
 800bae8:	bf00      	nop
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	bc80      	pop	{r7}
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	20000590 	.word	0x20000590

0800baf8 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 800baf8:	b590      	push	{r4, r7, lr}
 800bafa:	b087      	sub	sp, #28
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	4603      	mov	r3, r0
 800bb00:	6039      	str	r1, [r7, #0]
 800bb02:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 800bb04:	2300      	movs	r3, #0
 800bb06:	75fb      	strb	r3, [r7, #23]
 800bb08:	e00c      	b.n	800bb24 <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 800bb0a:	7dfb      	ldrb	r3, [r7, #23]
 800bb0c:	330c      	adds	r3, #12
 800bb0e:	683a      	ldr	r2, [r7, #0]
 800bb10:	441a      	add	r2, r3
 800bb12:	7dfb      	ldrb	r3, [r7, #23]
 800bb14:	7812      	ldrb	r2, [r2, #0]
 800bb16:	3318      	adds	r3, #24
 800bb18:	443b      	add	r3, r7
 800bb1a:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800bb1e:	7dfb      	ldrb	r3, [r7, #23]
 800bb20:	3301      	adds	r3, #1
 800bb22:	75fb      	strb	r3, [r7, #23]
 800bb24:	7dfb      	ldrb	r3, [r7, #23]
 800bb26:	2b03      	cmp	r3, #3
 800bb28:	d9ef      	bls.n	800bb0a <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 800bb2a:	7b3b      	ldrb	r3, [r7, #12]
 800bb2c:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 800bb2e:	7b7b      	ldrb	r3, [r7, #13]
 800bb30:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 800bb32:	7bbb      	ldrb	r3, [r7, #14]
 800bb34:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 800bb36:	7bfb      	ldrb	r3, [r7, #15]
 800bb38:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 800bb3a:	7d3b      	ldrb	r3, [r7, #20]
 800bb3c:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 800bb3e:	2300      	movs	r3, #0
 800bb40:	75fb      	strb	r3, [r7, #23]
 800bb42:	e012      	b.n	800bb6a <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 800bb44:	7dfb      	ldrb	r3, [r7, #23]
 800bb46:	3318      	adds	r3, #24
 800bb48:	443b      	add	r3, r7
 800bb4a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800bb4e:	7dfc      	ldrb	r4, [r7, #23]
 800bb50:	4618      	mov	r0, r3
 800bb52:	f7ff fedd 	bl	800b910 <AES_Sub_Byte>
 800bb56:	4603      	mov	r3, r0
 800bb58:	461a      	mov	r2, r3
 800bb5a:	f104 0318 	add.w	r3, r4, #24
 800bb5e:	443b      	add	r3, r7
 800bb60:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800bb64:	7dfb      	ldrb	r3, [r7, #23]
 800bb66:	3301      	adds	r3, #1
 800bb68:	75fb      	strb	r3, [r7, #23]
 800bb6a:	7dfb      	ldrb	r3, [r7, #23]
 800bb6c:	2b03      	cmp	r3, #3
 800bb6e:	d9e9      	bls.n	800bb44 <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 800bb70:	2301      	movs	r3, #1
 800bb72:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 800bb74:	e010      	b.n	800bb98 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 800bb76:	7d7b      	ldrb	r3, [r7, #21]
 800bb78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bb7c:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 800bb7e:	7d7b      	ldrb	r3, [r7, #21]
 800bb80:	005b      	lsls	r3, r3, #1
 800bb82:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 800bb84:	7cfb      	ldrb	r3, [r7, #19]
 800bb86:	2b80      	cmp	r3, #128	; 0x80
 800bb88:	d103      	bne.n	800bb92 <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 800bb8a:	7d7b      	ldrb	r3, [r7, #21]
 800bb8c:	f083 031b 	eor.w	r3, r3, #27
 800bb90:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 800bb92:	79fb      	ldrb	r3, [r7, #7]
 800bb94:	3b01      	subs	r3, #1
 800bb96:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 800bb98:	79fb      	ldrb	r3, [r7, #7]
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d1eb      	bne.n	800bb76 <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 800bb9e:	7b3a      	ldrb	r2, [r7, #12]
 800bba0:	7d7b      	ldrb	r3, [r7, #21]
 800bba2:	4053      	eors	r3, r2
 800bba4:	b2db      	uxtb	r3, r3
 800bba6:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 800bba8:	2300      	movs	r3, #0
 800bbaa:	75fb      	strb	r3, [r7, #23]
 800bbac:	e02f      	b.n	800bc0e <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 800bbae:	2300      	movs	r3, #0
 800bbb0:	75bb      	strb	r3, [r7, #22]
 800bbb2:	e026      	b.n	800bc02 <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 800bbb4:	7dba      	ldrb	r2, [r7, #22]
 800bbb6:	7dfb      	ldrb	r3, [r7, #23]
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	461a      	mov	r2, r3
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	7819      	ldrb	r1, [r3, #0]
 800bbc4:	7dbb      	ldrb	r3, [r7, #22]
 800bbc6:	3318      	adds	r3, #24
 800bbc8:	443b      	add	r3, r7
 800bbca:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800bbce:	7db8      	ldrb	r0, [r7, #22]
 800bbd0:	7dfb      	ldrb	r3, [r7, #23]
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4403      	add	r3, r0
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	4403      	add	r3, r0
 800bbdc:	404a      	eors	r2, r1
 800bbde:	b2d2      	uxtb	r2, r2
 800bbe0:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 800bbe2:	7dba      	ldrb	r2, [r7, #22]
 800bbe4:	7dfb      	ldrb	r3, [r7, #23]
 800bbe6:	009b      	lsls	r3, r3, #2
 800bbe8:	4413      	add	r3, r2
 800bbea:	461a      	mov	r2, r3
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	441a      	add	r2, r3
 800bbf0:	7dbb      	ldrb	r3, [r7, #22]
 800bbf2:	7812      	ldrb	r2, [r2, #0]
 800bbf4:	3318      	adds	r3, #24
 800bbf6:	443b      	add	r3, r7
 800bbf8:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 800bbfc:	7dbb      	ldrb	r3, [r7, #22]
 800bbfe:	3301      	adds	r3, #1
 800bc00:	75bb      	strb	r3, [r7, #22]
 800bc02:	7dbb      	ldrb	r3, [r7, #22]
 800bc04:	2b03      	cmp	r3, #3
 800bc06:	d9d5      	bls.n	800bbb4 <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 800bc08:	7dfb      	ldrb	r3, [r7, #23]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	75fb      	strb	r3, [r7, #23]
 800bc0e:	7dfb      	ldrb	r3, [r7, #23]
 800bc10:	2b03      	cmp	r3, #3
 800bc12:	d9cc      	bls.n	800bbae <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 800bc14:	bf00      	nop
 800bc16:	bf00      	nop
 800bc18:	371c      	adds	r7, #28
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd90      	pop	{r4, r7, pc}

0800bc1e <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 800bc1e:	b580      	push	{r7, lr}
 800bc20:	b08a      	sub	sp, #40	; 0x28
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	60f8      	str	r0, [r7, #12]
 800bc26:	607a      	str	r2, [r7, #4]
 800bc28:	461a      	mov	r2, r3
 800bc2a:	460b      	mov	r3, r1
 800bc2c:	72fb      	strb	r3, [r7, #11]
 800bc2e:	4613      	mov	r3, r2
 800bc30:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 800bc32:	2300      	movs	r3, #0
 800bc34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 800bc44:	7afb      	ldrb	r3, [r7, #11]
 800bc46:	091b      	lsrs	r3, r3, #4
 800bc48:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	Incomplete_Block_Size = Data_Length % 16;
 800bc4c:	7afb      	ldrb	r3, [r7, #11]
 800bc4e:	f003 030f 	and.w	r3, r3, #15
 800bc52:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if(Incomplete_Block_Size != 0)
 800bc56:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d004      	beq.n	800bc68 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 800bc5e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bc62:	3301      	adds	r3, #1
 800bc64:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 800bc68:	2301      	movs	r3, #1
 800bc6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bc6e:	e07e      	b.n	800bd6e <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 800bc70:	2301      	movs	r3, #1
 800bc72:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 800bc74:	2300      	movs	r3, #0
 800bc76:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 800bc80:	2300      	movs	r3, #0
 800bc82:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 800bc84:	7abb      	ldrb	r3, [r7, #10]
 800bc86:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 800bc88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc8a:	78db      	ldrb	r3, [r3, #3]
 800bc8c:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 800bc8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc90:	789b      	ldrb	r3, [r3, #2]
 800bc92:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 800bc94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc96:	785b      	ldrb	r3, [r3, #1]
 800bc98:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 800bc9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	0a1b      	lsrs	r3, r3, #8
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 800bcae:	2300      	movs	r3, #0
 800bcb0:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

		Block_A[14] = 0x00;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		Block_A[15] = i;
 800bcc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bcc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 800bcc8:	f107 0314 	add.w	r3, r7, #20
 800bccc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7ff fd0a 	bl	800b6e8 <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 800bcd4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bcd8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d01c      	beq.n	800bd1a <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 800bce0:	2300      	movs	r3, #0
 800bce2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bce6:	e013      	b.n	800bd10 <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	781a      	ldrb	r2, [r3, #0]
 800bcec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bcf0:	3328      	adds	r3, #40	; 0x28
 800bcf2:	443b      	add	r3, r7
 800bcf4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800bcf8:	4053      	eors	r3, r2
 800bcfa:	b2da      	uxtb	r2, r3
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	701a      	strb	r2, [r3, #0]
				Data++;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	3301      	adds	r3, #1
 800bd04:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 800bd06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bd10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd14:	2b0f      	cmp	r3, #15
 800bd16:	d9e7      	bls.n	800bce8 <Encrypt_Payload+0xca>
 800bd18:	e024      	b.n	800bd64 <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 800bd1a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d102      	bne.n	800bd28 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 800bd22:	2310      	movs	r3, #16
 800bd24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bd2e:	e013      	b.n	800bd58 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	781a      	ldrb	r2, [r3, #0]
 800bd34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd38:	3328      	adds	r3, #40	; 0x28
 800bd3a:	443b      	add	r3, r7
 800bd3c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800bd40:	4053      	eors	r3, r2
 800bd42:	b2da      	uxtb	r2, r3
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	701a      	strb	r2, [r3, #0]
				Data++;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 800bd4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd52:	3301      	adds	r3, #1
 800bd54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800bd58:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800bd5c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d3e5      	bcc.n	800bd30 <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 800bd64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd68:	3301      	adds	r3, #1
 800bd6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bd6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bd72:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800bd76:	429a      	cmp	r2, r3
 800bd78:	f67f af7a 	bls.w	800bc70 <Encrypt_Payload+0x52>
			}
		}
	}
}
 800bd7c:	bf00      	nop
 800bd7e:	bf00      	nop
 800bd80:	3728      	adds	r7, #40	; 0x28
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
	...

0800bd88 <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 800bd88:	b590      	push	{r4, r7, lr}
 800bd8a:	b09b      	sub	sp, #108	; 0x6c
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	603b      	str	r3, [r7, #0]
 800bd94:	4613      	mov	r3, r2
 800bd96:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 800bd98:	4bba      	ldr	r3, [pc, #744]	; (800c084 <Calculate_MIC+0x2fc>)
 800bd9a:	f107 0444 	add.w	r4, r7, #68	; 0x44
 800bd9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bda0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 800bda4:	4bb7      	ldr	r3, [pc, #732]	; (800c084 <Calculate_MIC+0x2fc>)
 800bda6:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800bdaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bdac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 800bdb0:	4bb4      	ldr	r3, [pc, #720]	; (800c084 <Calculate_MIC+0x2fc>)
 800bdb2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800bdb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bdb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 800bdbc:	4bb1      	ldr	r3, [pc, #708]	; (800c084 <Calculate_MIC+0x2fc>)
 800bdbe:	f107 0414 	add.w	r4, r7, #20
 800bdc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bdc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	unsigned char Block_Counter = 0x01;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 800bdda:	2349      	movs	r3, #73	; 0x49
 800bddc:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	Block_B[1] = 0x00;
 800bde0:	2300      	movs	r3, #0
 800bde2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	Block_B[2] = 0x00;
 800bde6:	2300      	movs	r3, #0
 800bde8:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	Block_B[3] = 0x00;
 800bdec:	2300      	movs	r3, #0
 800bdee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Block_B[4] = 0x00;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

	Block_B[5] = Direction;
 800bdf8:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800bdfc:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

	Block_B[6] = DevAddr[3];
 800be00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be04:	78db      	ldrb	r3, [r3, #3]
 800be06:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
	Block_B[7] = DevAddr[2];
 800be0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be0e:	789b      	ldrb	r3, [r3, #2]
 800be10:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	Block_B[8] = DevAddr[1];
 800be14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be18:	785b      	ldrb	r3, [r3, #1]
 800be1a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	Block_B[9] = DevAddr[0];
 800be1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	b2db      	uxtb	r3, r3
 800be2c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	0a1b      	lsrs	r3, r3, #8
 800be34:	b2db      	uxtb	r3, r3
 800be36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 800be3a:	2300      	movs	r3, #0
 800be3c:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	Block_B[13] = 0x00;
 800be40:	2300      	movs	r3, #0
 800be42:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	Block_B[14] = 0x00;
 800be46:	2300      	movs	r3, #0
 800be48:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	Block_B[15] = Data_Length;
 800be4c:	79fb      	ldrb	r3, [r7, #7]
 800be4e:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	091b      	lsrs	r3, r3, #4
 800be56:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	Incomplete_Block_Size = Data_Length % 16;
 800be5a:	79fb      	ldrb	r3, [r7, #7]
 800be5c:	f003 030f 	and.w	r3, r3, #15
 800be60:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

	if(Incomplete_Block_Size != 0)
 800be64:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d004      	beq.n	800be76 <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 800be6c:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800be70:	3301      	adds	r3, #1
 800be72:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 800be76:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800be7a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800be7e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800be80:	4618      	mov	r0, r3
 800be82:	f000 f901 	bl	800c088 <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 800be86:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800be8a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800be8c:	4618      	mov	r0, r3
 800be8e:	f7ff fc2b 	bl	800b6e8 <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 800be92:	2300      	movs	r3, #0
 800be94:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800be98:	e010      	b.n	800bebc <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 800be9a:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800be9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bea2:	3268      	adds	r2, #104	; 0x68
 800bea4:	443a      	add	r2, r7
 800bea6:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800beaa:	3368      	adds	r3, #104	; 0x68
 800beac:	443b      	add	r3, r7
 800beae:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 800beb2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800beb6:	3301      	adds	r3, #1
 800beb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bebc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bec0:	2b0f      	cmp	r3, #15
 800bec2:	d9ea      	bls.n	800be9a <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 800bec4:	e043      	b.n	800bf4e <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 800bec6:	2300      	movs	r3, #0
 800bec8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800becc:	e00f      	b.n	800beee <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 800bece:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bed2:	68fa      	ldr	r2, [r7, #12]
 800bed4:	7812      	ldrb	r2, [r2, #0]
 800bed6:	3368      	adds	r3, #104	; 0x68
 800bed8:	443b      	add	r3, r7
 800beda:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	3301      	adds	r3, #1
 800bee2:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800bee4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bee8:	3301      	adds	r3, #1
 800beea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800beee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bef2:	2b0f      	cmp	r3, #15
 800bef4:	d9eb      	bls.n	800bece <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800bef6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800befa:	f107 0314 	add.w	r3, r7, #20
 800befe:	4611      	mov	r1, r2
 800bf00:	4618      	mov	r0, r3
 800bf02:	f000 f949 	bl	800c198 <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 800bf06:	f107 0314 	add.w	r3, r7, #20
 800bf0a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7ff fbeb 	bl	800b6e8 <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 800bf12:	2300      	movs	r3, #0
 800bf14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bf18:	e010      	b.n	800bf3c <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 800bf1a:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800bf1e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf22:	3268      	adds	r2, #104	; 0x68
 800bf24:	443a      	add	r2, r7
 800bf26:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 800bf2a:	3368      	adds	r3, #104	; 0x68
 800bf2c:	443b      	add	r3, r7
 800bf2e:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 800bf32:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf36:	3301      	adds	r3, #1
 800bf38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bf3c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf40:	2b0f      	cmp	r3, #15
 800bf42:	d9ea      	bls.n	800bf1a <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 800bf44:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 800bf48:	3301      	adds	r3, #1
 800bf4a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	while(Block_Counter < Number_of_Blocks)
 800bf4e:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 800bf52:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800bf56:	429a      	cmp	r2, r3
 800bf58:	d3b5      	bcc.n	800bec6 <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 800bf5a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d12e      	bne.n	800bfc0 <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 800bf62:	2300      	movs	r3, #0
 800bf64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bf68:	e00f      	b.n	800bf8a <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 800bf6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf6e:	68fa      	ldr	r2, [r7, #12]
 800bf70:	7812      	ldrb	r2, [r2, #0]
 800bf72:	3368      	adds	r3, #104	; 0x68
 800bf74:	443b      	add	r3, r7
 800bf76:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800bf80:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf84:	3301      	adds	r3, #1
 800bf86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bf8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bf8e:	2b0f      	cmp	r3, #15
 800bf90:	d9eb      	bls.n	800bf6a <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 800bf92:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800bf96:	f107 0314 	add.w	r3, r7, #20
 800bf9a:	4611      	mov	r1, r2
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f000 f8fb 	bl	800c198 <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800bfa2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800bfa6:	f107 0314 	add.w	r3, r7, #20
 800bfaa:	4611      	mov	r1, r2
 800bfac:	4618      	mov	r0, r3
 800bfae:	f000 f8f3 	bl	800c198 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 800bfb2:	f107 0314 	add.w	r3, r7, #20
 800bfb6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f7ff fb95 	bl	800b6e8 <AES_Encrypt>
 800bfbe:	e04d      	b.n	800c05c <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800bfc6:	e02f      	b.n	800c028 <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 800bfc8:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800bfcc:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d20a      	bcs.n	800bfea <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 800bfd4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bfd8:	68fa      	ldr	r2, [r7, #12]
 800bfda:	7812      	ldrb	r2, [r2, #0]
 800bfdc:	3368      	adds	r3, #104	; 0x68
 800bfde:	443b      	add	r3, r7
 800bfe0:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 800bfea:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800bfee:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800bff2:	429a      	cmp	r2, r3
 800bff4:	d106      	bne.n	800c004 <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 800bff6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800bffa:	3368      	adds	r3, #104	; 0x68
 800bffc:	443b      	add	r3, r7
 800bffe:	2280      	movs	r2, #128	; 0x80
 800c000:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 800c004:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800c008:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d906      	bls.n	800c01e <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 800c010:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c014:	3368      	adds	r3, #104	; 0x68
 800c016:	443b      	add	r3, r7
 800c018:	2200      	movs	r2, #0
 800c01a:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 800c01e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c022:	3301      	adds	r3, #1
 800c024:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c028:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c02c:	2b0f      	cmp	r3, #15
 800c02e:	d9cb      	bls.n	800bfc8 <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 800c030:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800c034:	f107 0314 	add.w	r3, r7, #20
 800c038:	4611      	mov	r1, r2
 800c03a:	4618      	mov	r0, r3
 800c03c:	f000 f8ac 	bl	800c198 <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 800c040:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c044:	f107 0314 	add.w	r3, r7, #20
 800c048:	4611      	mov	r1, r2
 800c04a:	4618      	mov	r0, r3
 800c04c:	f000 f8a4 	bl	800c198 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 800c050:	f107 0314 	add.w	r3, r7, #20
 800c054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c056:	4618      	mov	r0, r3
 800c058:	f7ff fb46 	bl	800b6e8 <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 800c05c:	7d3a      	ldrb	r2, [r7, #20]
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	3301      	adds	r3, #1
 800c066:	7d7a      	ldrb	r2, [r7, #21]
 800c068:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	3302      	adds	r3, #2
 800c06e:	7dba      	ldrb	r2, [r7, #22]
 800c070:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	3303      	adds	r3, #3
 800c076:	7dfa      	ldrb	r2, [r7, #23]
 800c078:	701a      	strb	r2, [r3, #0]
}
 800c07a:	bf00      	nop
 800c07c:	376c      	adds	r7, #108	; 0x6c
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd90      	pop	{r4, r7, pc}
 800c082:	bf00      	nop
 800c084:	0800d3f0 	.word	0x0800d3f0

0800c088 <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b086      	sub	sp, #24
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	60f8      	str	r0, [r7, #12]
 800c090:	60b9      	str	r1, [r7, #8]
 800c092:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 800c094:	6879      	ldr	r1, [r7, #4]
 800c096:	68f8      	ldr	r0, [r7, #12]
 800c098:	f7ff fb26 	bl	800b6e8 <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	b25b      	sxtb	r3, r3
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	da02      	bge.n	800c0ac <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	75bb      	strb	r3, [r7, #22]
 800c0aa:	e001      	b.n	800c0b0 <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 800c0b0:	68f8      	ldr	r0, [r7, #12]
 800c0b2:	f000 f83c 	bl	800c12e <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 800c0b6:	7dbb      	ldrb	r3, [r7, #22]
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d109      	bne.n	800c0d0 <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	330f      	adds	r3, #15
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	320f      	adds	r2, #15
 800c0c6:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800c0ca:	43db      	mvns	r3, r3
 800c0cc:	b2db      	uxtb	r3, r3
 800c0ce:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	75fb      	strb	r3, [r7, #23]
 800c0d4:	e00a      	b.n	800c0ec <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 800c0d6:	7dfb      	ldrb	r3, [r7, #23]
 800c0d8:	68fa      	ldr	r2, [r7, #12]
 800c0da:	441a      	add	r2, r3
 800c0dc:	7dfb      	ldrb	r3, [r7, #23]
 800c0de:	68b9      	ldr	r1, [r7, #8]
 800c0e0:	440b      	add	r3, r1
 800c0e2:	7812      	ldrb	r2, [r2, #0]
 800c0e4:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 800c0e6:	7dfb      	ldrb	r3, [r7, #23]
 800c0e8:	3301      	adds	r3, #1
 800c0ea:	75fb      	strb	r3, [r7, #23]
 800c0ec:	7dfb      	ldrb	r3, [r7, #23]
 800c0ee:	2b0f      	cmp	r3, #15
 800c0f0:	d9f1      	bls.n	800c0d6 <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	b25b      	sxtb	r3, r3
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	da02      	bge.n	800c102 <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	75bb      	strb	r3, [r7, #22]
 800c100:	e001      	b.n	800c106 <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 800c102:	2300      	movs	r3, #0
 800c104:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 800c106:	68b8      	ldr	r0, [r7, #8]
 800c108:	f000 f811 	bl	800c12e <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 800c10c:	7dbb      	ldrb	r3, [r7, #22]
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d109      	bne.n	800c126 <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	330f      	adds	r3, #15
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	68ba      	ldr	r2, [r7, #8]
 800c11a:	320f      	adds	r2, #15
 800c11c:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800c120:	43db      	mvns	r3, r3
 800c122:	b2db      	uxtb	r3, r3
 800c124:	7013      	strb	r3, [r2, #0]
	}
}
 800c126:	bf00      	nop
 800c128:	3718      	adds	r7, #24
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}

0800c12e <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 800c12e:	b480      	push	{r7}
 800c130:	b085      	sub	sp, #20
 800c132:	af00      	add	r7, sp, #0
 800c134:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 800c136:	2300      	movs	r3, #0
 800c138:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 800c13a:	2300      	movs	r3, #0
 800c13c:	73fb      	strb	r3, [r7, #15]
 800c13e:	e022      	b.n	800c186 <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 800c140:	7bfb      	ldrb	r3, [r7, #15]
 800c142:	2b0e      	cmp	r3, #14
 800c144:	d80d      	bhi.n	800c162 <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 800c146:	7bfb      	ldrb	r3, [r7, #15]
 800c148:	3301      	adds	r3, #1
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	4413      	add	r3, r2
 800c14e:	781b      	ldrb	r3, [r3, #0]
 800c150:	b25b      	sxtb	r3, r3
 800c152:	2b00      	cmp	r3, #0
 800c154:	da02      	bge.n	800c15c <Shift_Left+0x2e>
			{
				Overflow = 1;
 800c156:	2301      	movs	r3, #1
 800c158:	73bb      	strb	r3, [r7, #14]
 800c15a:	e004      	b.n	800c166 <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 800c15c:	2300      	movs	r3, #0
 800c15e:	73bb      	strb	r3, [r7, #14]
 800c160:	e001      	b.n	800c166 <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 800c162:	2300      	movs	r3, #0
 800c164:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 800c166:	7bfb      	ldrb	r3, [r7, #15]
 800c168:	687a      	ldr	r2, [r7, #4]
 800c16a:	4413      	add	r3, r2
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	b2d9      	uxtb	r1, r3
 800c172:	7bfb      	ldrb	r3, [r7, #15]
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	4413      	add	r3, r2
 800c178:	7bba      	ldrb	r2, [r7, #14]
 800c17a:	440a      	add	r2, r1
 800c17c:	b2d2      	uxtb	r2, r2
 800c17e:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800c180:	7bfb      	ldrb	r3, [r7, #15]
 800c182:	3301      	adds	r3, #1
 800c184:	73fb      	strb	r3, [r7, #15]
 800c186:	7bfb      	ldrb	r3, [r7, #15]
 800c188:	2b0f      	cmp	r3, #15
 800c18a:	d9d9      	bls.n	800c140 <Shift_Left+0x12>
	}
}
 800c18c:	bf00      	nop
 800c18e:	bf00      	nop
 800c190:	3714      	adds	r7, #20
 800c192:	46bd      	mov	sp, r7
 800c194:	bc80      	pop	{r7}
 800c196:	4770      	bx	lr

0800c198 <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	73fb      	strb	r3, [r7, #15]
 800c1a6:	e010      	b.n	800c1ca <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 800c1a8:	7bfb      	ldrb	r3, [r7, #15]
 800c1aa:	687a      	ldr	r2, [r7, #4]
 800c1ac:	4413      	add	r3, r2
 800c1ae:	7819      	ldrb	r1, [r3, #0]
 800c1b0:	7bfb      	ldrb	r3, [r7, #15]
 800c1b2:	683a      	ldr	r2, [r7, #0]
 800c1b4:	4413      	add	r3, r2
 800c1b6:	781a      	ldrb	r2, [r3, #0]
 800c1b8:	7bfb      	ldrb	r3, [r7, #15]
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	4403      	add	r3, r0
 800c1be:	404a      	eors	r2, r1
 800c1c0:	b2d2      	uxtb	r2, r2
 800c1c2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	73fb      	strb	r3, [r7, #15]
 800c1ca:	7bfb      	ldrb	r3, [r7, #15]
 800c1cc:	2b0f      	cmp	r3, #15
 800c1ce:	d9eb      	bls.n	800c1a8 <XOR+0x10>
	}
}
 800c1d0:	bf00      	nop
 800c1d2:	bf00      	nop
 800c1d4:	3714      	adds	r7, #20
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bc80      	pop	{r7}
 800c1da:	4770      	bx	lr

0800c1dc <__assert_func>:
 800c1dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1de:	4614      	mov	r4, r2
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	4b09      	ldr	r3, [pc, #36]	; (800c208 <__assert_func+0x2c>)
 800c1e4:	4605      	mov	r5, r0
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	68d8      	ldr	r0, [r3, #12]
 800c1ea:	b14c      	cbz	r4, 800c200 <__assert_func+0x24>
 800c1ec:	4b07      	ldr	r3, [pc, #28]	; (800c20c <__assert_func+0x30>)
 800c1ee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1f2:	9100      	str	r1, [sp, #0]
 800c1f4:	462b      	mov	r3, r5
 800c1f6:	4906      	ldr	r1, [pc, #24]	; (800c210 <__assert_func+0x34>)
 800c1f8:	f000 f8b2 	bl	800c360 <fiprintf>
 800c1fc:	f000 f9bd 	bl	800c57a <abort>
 800c200:	4b04      	ldr	r3, [pc, #16]	; (800c214 <__assert_func+0x38>)
 800c202:	461c      	mov	r4, r3
 800c204:	e7f3      	b.n	800c1ee <__assert_func+0x12>
 800c206:	bf00      	nop
 800c208:	20000168 	.word	0x20000168
 800c20c:	0800d4aa 	.word	0x0800d4aa
 800c210:	0800d4b7 	.word	0x0800d4b7
 800c214:	0800d4e5 	.word	0x0800d4e5

0800c218 <std>:
 800c218:	2300      	movs	r3, #0
 800c21a:	b510      	push	{r4, lr}
 800c21c:	4604      	mov	r4, r0
 800c21e:	e9c0 3300 	strd	r3, r3, [r0]
 800c222:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c226:	6083      	str	r3, [r0, #8]
 800c228:	8181      	strh	r1, [r0, #12]
 800c22a:	6643      	str	r3, [r0, #100]	; 0x64
 800c22c:	81c2      	strh	r2, [r0, #14]
 800c22e:	6183      	str	r3, [r0, #24]
 800c230:	4619      	mov	r1, r3
 800c232:	2208      	movs	r2, #8
 800c234:	305c      	adds	r0, #92	; 0x5c
 800c236:	f000 f916 	bl	800c466 <memset>
 800c23a:	4b0d      	ldr	r3, [pc, #52]	; (800c270 <std+0x58>)
 800c23c:	6224      	str	r4, [r4, #32]
 800c23e:	6263      	str	r3, [r4, #36]	; 0x24
 800c240:	4b0c      	ldr	r3, [pc, #48]	; (800c274 <std+0x5c>)
 800c242:	62a3      	str	r3, [r4, #40]	; 0x28
 800c244:	4b0c      	ldr	r3, [pc, #48]	; (800c278 <std+0x60>)
 800c246:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c248:	4b0c      	ldr	r3, [pc, #48]	; (800c27c <std+0x64>)
 800c24a:	6323      	str	r3, [r4, #48]	; 0x30
 800c24c:	4b0c      	ldr	r3, [pc, #48]	; (800c280 <std+0x68>)
 800c24e:	429c      	cmp	r4, r3
 800c250:	d006      	beq.n	800c260 <std+0x48>
 800c252:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c256:	4294      	cmp	r4, r2
 800c258:	d002      	beq.n	800c260 <std+0x48>
 800c25a:	33d0      	adds	r3, #208	; 0xd0
 800c25c:	429c      	cmp	r4, r3
 800c25e:	d105      	bne.n	800c26c <std+0x54>
 800c260:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c268:	f000 b976 	b.w	800c558 <__retarget_lock_init_recursive>
 800c26c:	bd10      	pop	{r4, pc}
 800c26e:	bf00      	nop
 800c270:	0800c3c1 	.word	0x0800c3c1
 800c274:	0800c3e3 	.word	0x0800c3e3
 800c278:	0800c41b 	.word	0x0800c41b
 800c27c:	0800c43f 	.word	0x0800c43f
 800c280:	200005a0 	.word	0x200005a0

0800c284 <stdio_exit_handler>:
 800c284:	4a02      	ldr	r2, [pc, #8]	; (800c290 <stdio_exit_handler+0xc>)
 800c286:	4903      	ldr	r1, [pc, #12]	; (800c294 <stdio_exit_handler+0x10>)
 800c288:	4803      	ldr	r0, [pc, #12]	; (800c298 <stdio_exit_handler+0x14>)
 800c28a:	f000 b87b 	b.w	800c384 <_fwalk_sglue>
 800c28e:	bf00      	nop
 800c290:	20000110 	.word	0x20000110
 800c294:	0800ce21 	.word	0x0800ce21
 800c298:	2000011c 	.word	0x2000011c

0800c29c <cleanup_stdio>:
 800c29c:	6841      	ldr	r1, [r0, #4]
 800c29e:	4b0c      	ldr	r3, [pc, #48]	; (800c2d0 <cleanup_stdio+0x34>)
 800c2a0:	b510      	push	{r4, lr}
 800c2a2:	4299      	cmp	r1, r3
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	d001      	beq.n	800c2ac <cleanup_stdio+0x10>
 800c2a8:	f000 fdba 	bl	800ce20 <_fflush_r>
 800c2ac:	68a1      	ldr	r1, [r4, #8]
 800c2ae:	4b09      	ldr	r3, [pc, #36]	; (800c2d4 <cleanup_stdio+0x38>)
 800c2b0:	4299      	cmp	r1, r3
 800c2b2:	d002      	beq.n	800c2ba <cleanup_stdio+0x1e>
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f000 fdb3 	bl	800ce20 <_fflush_r>
 800c2ba:	68e1      	ldr	r1, [r4, #12]
 800c2bc:	4b06      	ldr	r3, [pc, #24]	; (800c2d8 <cleanup_stdio+0x3c>)
 800c2be:	4299      	cmp	r1, r3
 800c2c0:	d004      	beq.n	800c2cc <cleanup_stdio+0x30>
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2c8:	f000 bdaa 	b.w	800ce20 <_fflush_r>
 800c2cc:	bd10      	pop	{r4, pc}
 800c2ce:	bf00      	nop
 800c2d0:	200005a0 	.word	0x200005a0
 800c2d4:	20000608 	.word	0x20000608
 800c2d8:	20000670 	.word	0x20000670

0800c2dc <global_stdio_init.part.0>:
 800c2dc:	b510      	push	{r4, lr}
 800c2de:	4b0b      	ldr	r3, [pc, #44]	; (800c30c <global_stdio_init.part.0+0x30>)
 800c2e0:	4c0b      	ldr	r4, [pc, #44]	; (800c310 <global_stdio_init.part.0+0x34>)
 800c2e2:	4a0c      	ldr	r2, [pc, #48]	; (800c314 <global_stdio_init.part.0+0x38>)
 800c2e4:	4620      	mov	r0, r4
 800c2e6:	601a      	str	r2, [r3, #0]
 800c2e8:	2104      	movs	r1, #4
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f7ff ff94 	bl	800c218 <std>
 800c2f0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c2f4:	2201      	movs	r2, #1
 800c2f6:	2109      	movs	r1, #9
 800c2f8:	f7ff ff8e 	bl	800c218 <std>
 800c2fc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c300:	2202      	movs	r2, #2
 800c302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c306:	2112      	movs	r1, #18
 800c308:	f7ff bf86 	b.w	800c218 <std>
 800c30c:	200006d8 	.word	0x200006d8
 800c310:	200005a0 	.word	0x200005a0
 800c314:	0800c285 	.word	0x0800c285

0800c318 <__sfp_lock_acquire>:
 800c318:	4801      	ldr	r0, [pc, #4]	; (800c320 <__sfp_lock_acquire+0x8>)
 800c31a:	f000 b91e 	b.w	800c55a <__retarget_lock_acquire_recursive>
 800c31e:	bf00      	nop
 800c320:	200006e1 	.word	0x200006e1

0800c324 <__sfp_lock_release>:
 800c324:	4801      	ldr	r0, [pc, #4]	; (800c32c <__sfp_lock_release+0x8>)
 800c326:	f000 b919 	b.w	800c55c <__retarget_lock_release_recursive>
 800c32a:	bf00      	nop
 800c32c:	200006e1 	.word	0x200006e1

0800c330 <__sinit>:
 800c330:	b510      	push	{r4, lr}
 800c332:	4604      	mov	r4, r0
 800c334:	f7ff fff0 	bl	800c318 <__sfp_lock_acquire>
 800c338:	6a23      	ldr	r3, [r4, #32]
 800c33a:	b11b      	cbz	r3, 800c344 <__sinit+0x14>
 800c33c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c340:	f7ff bff0 	b.w	800c324 <__sfp_lock_release>
 800c344:	4b04      	ldr	r3, [pc, #16]	; (800c358 <__sinit+0x28>)
 800c346:	6223      	str	r3, [r4, #32]
 800c348:	4b04      	ldr	r3, [pc, #16]	; (800c35c <__sinit+0x2c>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d1f5      	bne.n	800c33c <__sinit+0xc>
 800c350:	f7ff ffc4 	bl	800c2dc <global_stdio_init.part.0>
 800c354:	e7f2      	b.n	800c33c <__sinit+0xc>
 800c356:	bf00      	nop
 800c358:	0800c29d 	.word	0x0800c29d
 800c35c:	200006d8 	.word	0x200006d8

0800c360 <fiprintf>:
 800c360:	b40e      	push	{r1, r2, r3}
 800c362:	b503      	push	{r0, r1, lr}
 800c364:	4601      	mov	r1, r0
 800c366:	ab03      	add	r3, sp, #12
 800c368:	4805      	ldr	r0, [pc, #20]	; (800c380 <fiprintf+0x20>)
 800c36a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c36e:	6800      	ldr	r0, [r0, #0]
 800c370:	9301      	str	r3, [sp, #4]
 800c372:	f000 fa25 	bl	800c7c0 <_vfiprintf_r>
 800c376:	b002      	add	sp, #8
 800c378:	f85d eb04 	ldr.w	lr, [sp], #4
 800c37c:	b003      	add	sp, #12
 800c37e:	4770      	bx	lr
 800c380:	20000168 	.word	0x20000168

0800c384 <_fwalk_sglue>:
 800c384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c388:	4607      	mov	r7, r0
 800c38a:	4688      	mov	r8, r1
 800c38c:	4614      	mov	r4, r2
 800c38e:	2600      	movs	r6, #0
 800c390:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c394:	f1b9 0901 	subs.w	r9, r9, #1
 800c398:	d505      	bpl.n	800c3a6 <_fwalk_sglue+0x22>
 800c39a:	6824      	ldr	r4, [r4, #0]
 800c39c:	2c00      	cmp	r4, #0
 800c39e:	d1f7      	bne.n	800c390 <_fwalk_sglue+0xc>
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3a6:	89ab      	ldrh	r3, [r5, #12]
 800c3a8:	2b01      	cmp	r3, #1
 800c3aa:	d907      	bls.n	800c3bc <_fwalk_sglue+0x38>
 800c3ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	d003      	beq.n	800c3bc <_fwalk_sglue+0x38>
 800c3b4:	4629      	mov	r1, r5
 800c3b6:	4638      	mov	r0, r7
 800c3b8:	47c0      	blx	r8
 800c3ba:	4306      	orrs	r6, r0
 800c3bc:	3568      	adds	r5, #104	; 0x68
 800c3be:	e7e9      	b.n	800c394 <_fwalk_sglue+0x10>

0800c3c0 <__sread>:
 800c3c0:	b510      	push	{r4, lr}
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3c8:	f000 f878 	bl	800c4bc <_read_r>
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	bfab      	itete	ge
 800c3d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c3d2:	89a3      	ldrhlt	r3, [r4, #12]
 800c3d4:	181b      	addge	r3, r3, r0
 800c3d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c3da:	bfac      	ite	ge
 800c3dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800c3de:	81a3      	strhlt	r3, [r4, #12]
 800c3e0:	bd10      	pop	{r4, pc}

0800c3e2 <__swrite>:
 800c3e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3e6:	461f      	mov	r7, r3
 800c3e8:	898b      	ldrh	r3, [r1, #12]
 800c3ea:	4605      	mov	r5, r0
 800c3ec:	05db      	lsls	r3, r3, #23
 800c3ee:	460c      	mov	r4, r1
 800c3f0:	4616      	mov	r6, r2
 800c3f2:	d505      	bpl.n	800c400 <__swrite+0x1e>
 800c3f4:	2302      	movs	r3, #2
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3fc:	f000 f84c 	bl	800c498 <_lseek_r>
 800c400:	89a3      	ldrh	r3, [r4, #12]
 800c402:	4632      	mov	r2, r6
 800c404:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c408:	81a3      	strh	r3, [r4, #12]
 800c40a:	4628      	mov	r0, r5
 800c40c:	463b      	mov	r3, r7
 800c40e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c412:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c416:	f000 b863 	b.w	800c4e0 <_write_r>

0800c41a <__sseek>:
 800c41a:	b510      	push	{r4, lr}
 800c41c:	460c      	mov	r4, r1
 800c41e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c422:	f000 f839 	bl	800c498 <_lseek_r>
 800c426:	1c43      	adds	r3, r0, #1
 800c428:	89a3      	ldrh	r3, [r4, #12]
 800c42a:	bf15      	itete	ne
 800c42c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c42e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c432:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c436:	81a3      	strheq	r3, [r4, #12]
 800c438:	bf18      	it	ne
 800c43a:	81a3      	strhne	r3, [r4, #12]
 800c43c:	bd10      	pop	{r4, pc}

0800c43e <__sclose>:
 800c43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c442:	f000 b819 	b.w	800c478 <_close_r>

0800c446 <memcmp>:
 800c446:	b510      	push	{r4, lr}
 800c448:	3901      	subs	r1, #1
 800c44a:	4402      	add	r2, r0
 800c44c:	4290      	cmp	r0, r2
 800c44e:	d101      	bne.n	800c454 <memcmp+0xe>
 800c450:	2000      	movs	r0, #0
 800c452:	e005      	b.n	800c460 <memcmp+0x1a>
 800c454:	7803      	ldrb	r3, [r0, #0]
 800c456:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c45a:	42a3      	cmp	r3, r4
 800c45c:	d001      	beq.n	800c462 <memcmp+0x1c>
 800c45e:	1b18      	subs	r0, r3, r4
 800c460:	bd10      	pop	{r4, pc}
 800c462:	3001      	adds	r0, #1
 800c464:	e7f2      	b.n	800c44c <memcmp+0x6>

0800c466 <memset>:
 800c466:	4603      	mov	r3, r0
 800c468:	4402      	add	r2, r0
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d100      	bne.n	800c470 <memset+0xa>
 800c46e:	4770      	bx	lr
 800c470:	f803 1b01 	strb.w	r1, [r3], #1
 800c474:	e7f9      	b.n	800c46a <memset+0x4>
	...

0800c478 <_close_r>:
 800c478:	b538      	push	{r3, r4, r5, lr}
 800c47a:	2300      	movs	r3, #0
 800c47c:	4d05      	ldr	r5, [pc, #20]	; (800c494 <_close_r+0x1c>)
 800c47e:	4604      	mov	r4, r0
 800c480:	4608      	mov	r0, r1
 800c482:	602b      	str	r3, [r5, #0]
 800c484:	f7f8 faf4 	bl	8004a70 <_close>
 800c488:	1c43      	adds	r3, r0, #1
 800c48a:	d102      	bne.n	800c492 <_close_r+0x1a>
 800c48c:	682b      	ldr	r3, [r5, #0]
 800c48e:	b103      	cbz	r3, 800c492 <_close_r+0x1a>
 800c490:	6023      	str	r3, [r4, #0]
 800c492:	bd38      	pop	{r3, r4, r5, pc}
 800c494:	200006dc 	.word	0x200006dc

0800c498 <_lseek_r>:
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	4604      	mov	r4, r0
 800c49c:	4608      	mov	r0, r1
 800c49e:	4611      	mov	r1, r2
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	4d05      	ldr	r5, [pc, #20]	; (800c4b8 <_lseek_r+0x20>)
 800c4a4:	602a      	str	r2, [r5, #0]
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	f7f8 fb06 	bl	8004ab8 <_lseek>
 800c4ac:	1c43      	adds	r3, r0, #1
 800c4ae:	d102      	bne.n	800c4b6 <_lseek_r+0x1e>
 800c4b0:	682b      	ldr	r3, [r5, #0]
 800c4b2:	b103      	cbz	r3, 800c4b6 <_lseek_r+0x1e>
 800c4b4:	6023      	str	r3, [r4, #0]
 800c4b6:	bd38      	pop	{r3, r4, r5, pc}
 800c4b8:	200006dc 	.word	0x200006dc

0800c4bc <_read_r>:
 800c4bc:	b538      	push	{r3, r4, r5, lr}
 800c4be:	4604      	mov	r4, r0
 800c4c0:	4608      	mov	r0, r1
 800c4c2:	4611      	mov	r1, r2
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	4d05      	ldr	r5, [pc, #20]	; (800c4dc <_read_r+0x20>)
 800c4c8:	602a      	str	r2, [r5, #0]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f7f8 fa97 	bl	80049fe <_read>
 800c4d0:	1c43      	adds	r3, r0, #1
 800c4d2:	d102      	bne.n	800c4da <_read_r+0x1e>
 800c4d4:	682b      	ldr	r3, [r5, #0]
 800c4d6:	b103      	cbz	r3, 800c4da <_read_r+0x1e>
 800c4d8:	6023      	str	r3, [r4, #0]
 800c4da:	bd38      	pop	{r3, r4, r5, pc}
 800c4dc:	200006dc 	.word	0x200006dc

0800c4e0 <_write_r>:
 800c4e0:	b538      	push	{r3, r4, r5, lr}
 800c4e2:	4604      	mov	r4, r0
 800c4e4:	4608      	mov	r0, r1
 800c4e6:	4611      	mov	r1, r2
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	4d05      	ldr	r5, [pc, #20]	; (800c500 <_write_r+0x20>)
 800c4ec:	602a      	str	r2, [r5, #0]
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	f7f8 faa2 	bl	8004a38 <_write>
 800c4f4:	1c43      	adds	r3, r0, #1
 800c4f6:	d102      	bne.n	800c4fe <_write_r+0x1e>
 800c4f8:	682b      	ldr	r3, [r5, #0]
 800c4fa:	b103      	cbz	r3, 800c4fe <_write_r+0x1e>
 800c4fc:	6023      	str	r3, [r4, #0]
 800c4fe:	bd38      	pop	{r3, r4, r5, pc}
 800c500:	200006dc 	.word	0x200006dc

0800c504 <__errno>:
 800c504:	4b01      	ldr	r3, [pc, #4]	; (800c50c <__errno+0x8>)
 800c506:	6818      	ldr	r0, [r3, #0]
 800c508:	4770      	bx	lr
 800c50a:	bf00      	nop
 800c50c:	20000168 	.word	0x20000168

0800c510 <__libc_init_array>:
 800c510:	b570      	push	{r4, r5, r6, lr}
 800c512:	2600      	movs	r6, #0
 800c514:	4d0c      	ldr	r5, [pc, #48]	; (800c548 <__libc_init_array+0x38>)
 800c516:	4c0d      	ldr	r4, [pc, #52]	; (800c54c <__libc_init_array+0x3c>)
 800c518:	1b64      	subs	r4, r4, r5
 800c51a:	10a4      	asrs	r4, r4, #2
 800c51c:	42a6      	cmp	r6, r4
 800c51e:	d109      	bne.n	800c534 <__libc_init_array+0x24>
 800c520:	f000 fe22 	bl	800d168 <_init>
 800c524:	2600      	movs	r6, #0
 800c526:	4d0a      	ldr	r5, [pc, #40]	; (800c550 <__libc_init_array+0x40>)
 800c528:	4c0a      	ldr	r4, [pc, #40]	; (800c554 <__libc_init_array+0x44>)
 800c52a:	1b64      	subs	r4, r4, r5
 800c52c:	10a4      	asrs	r4, r4, #2
 800c52e:	42a6      	cmp	r6, r4
 800c530:	d105      	bne.n	800c53e <__libc_init_array+0x2e>
 800c532:	bd70      	pop	{r4, r5, r6, pc}
 800c534:	f855 3b04 	ldr.w	r3, [r5], #4
 800c538:	4798      	blx	r3
 800c53a:	3601      	adds	r6, #1
 800c53c:	e7ee      	b.n	800c51c <__libc_init_array+0xc>
 800c53e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c542:	4798      	blx	r3
 800c544:	3601      	adds	r6, #1
 800c546:	e7f2      	b.n	800c52e <__libc_init_array+0x1e>
 800c548:	0800d524 	.word	0x0800d524
 800c54c:	0800d524 	.word	0x0800d524
 800c550:	0800d524 	.word	0x0800d524
 800c554:	0800d528 	.word	0x0800d528

0800c558 <__retarget_lock_init_recursive>:
 800c558:	4770      	bx	lr

0800c55a <__retarget_lock_acquire_recursive>:
 800c55a:	4770      	bx	lr

0800c55c <__retarget_lock_release_recursive>:
 800c55c:	4770      	bx	lr

0800c55e <memcpy>:
 800c55e:	440a      	add	r2, r1
 800c560:	4291      	cmp	r1, r2
 800c562:	f100 33ff 	add.w	r3, r0, #4294967295
 800c566:	d100      	bne.n	800c56a <memcpy+0xc>
 800c568:	4770      	bx	lr
 800c56a:	b510      	push	{r4, lr}
 800c56c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c570:	4291      	cmp	r1, r2
 800c572:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c576:	d1f9      	bne.n	800c56c <memcpy+0xe>
 800c578:	bd10      	pop	{r4, pc}

0800c57a <abort>:
 800c57a:	2006      	movs	r0, #6
 800c57c:	b508      	push	{r3, lr}
 800c57e:	f000 fd35 	bl	800cfec <raise>
 800c582:	2001      	movs	r0, #1
 800c584:	f7f8 fa31 	bl	80049ea <_exit>

0800c588 <_free_r>:
 800c588:	b538      	push	{r3, r4, r5, lr}
 800c58a:	4605      	mov	r5, r0
 800c58c:	2900      	cmp	r1, #0
 800c58e:	d040      	beq.n	800c612 <_free_r+0x8a>
 800c590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c594:	1f0c      	subs	r4, r1, #4
 800c596:	2b00      	cmp	r3, #0
 800c598:	bfb8      	it	lt
 800c59a:	18e4      	addlt	r4, r4, r3
 800c59c:	f000 f8dc 	bl	800c758 <__malloc_lock>
 800c5a0:	4a1c      	ldr	r2, [pc, #112]	; (800c614 <_free_r+0x8c>)
 800c5a2:	6813      	ldr	r3, [r2, #0]
 800c5a4:	b933      	cbnz	r3, 800c5b4 <_free_r+0x2c>
 800c5a6:	6063      	str	r3, [r4, #4]
 800c5a8:	6014      	str	r4, [r2, #0]
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5b0:	f000 b8d8 	b.w	800c764 <__malloc_unlock>
 800c5b4:	42a3      	cmp	r3, r4
 800c5b6:	d908      	bls.n	800c5ca <_free_r+0x42>
 800c5b8:	6820      	ldr	r0, [r4, #0]
 800c5ba:	1821      	adds	r1, r4, r0
 800c5bc:	428b      	cmp	r3, r1
 800c5be:	bf01      	itttt	eq
 800c5c0:	6819      	ldreq	r1, [r3, #0]
 800c5c2:	685b      	ldreq	r3, [r3, #4]
 800c5c4:	1809      	addeq	r1, r1, r0
 800c5c6:	6021      	streq	r1, [r4, #0]
 800c5c8:	e7ed      	b.n	800c5a6 <_free_r+0x1e>
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	b10b      	cbz	r3, 800c5d4 <_free_r+0x4c>
 800c5d0:	42a3      	cmp	r3, r4
 800c5d2:	d9fa      	bls.n	800c5ca <_free_r+0x42>
 800c5d4:	6811      	ldr	r1, [r2, #0]
 800c5d6:	1850      	adds	r0, r2, r1
 800c5d8:	42a0      	cmp	r0, r4
 800c5da:	d10b      	bne.n	800c5f4 <_free_r+0x6c>
 800c5dc:	6820      	ldr	r0, [r4, #0]
 800c5de:	4401      	add	r1, r0
 800c5e0:	1850      	adds	r0, r2, r1
 800c5e2:	4283      	cmp	r3, r0
 800c5e4:	6011      	str	r1, [r2, #0]
 800c5e6:	d1e0      	bne.n	800c5aa <_free_r+0x22>
 800c5e8:	6818      	ldr	r0, [r3, #0]
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	4408      	add	r0, r1
 800c5ee:	6010      	str	r0, [r2, #0]
 800c5f0:	6053      	str	r3, [r2, #4]
 800c5f2:	e7da      	b.n	800c5aa <_free_r+0x22>
 800c5f4:	d902      	bls.n	800c5fc <_free_r+0x74>
 800c5f6:	230c      	movs	r3, #12
 800c5f8:	602b      	str	r3, [r5, #0]
 800c5fa:	e7d6      	b.n	800c5aa <_free_r+0x22>
 800c5fc:	6820      	ldr	r0, [r4, #0]
 800c5fe:	1821      	adds	r1, r4, r0
 800c600:	428b      	cmp	r3, r1
 800c602:	bf01      	itttt	eq
 800c604:	6819      	ldreq	r1, [r3, #0]
 800c606:	685b      	ldreq	r3, [r3, #4]
 800c608:	1809      	addeq	r1, r1, r0
 800c60a:	6021      	streq	r1, [r4, #0]
 800c60c:	6063      	str	r3, [r4, #4]
 800c60e:	6054      	str	r4, [r2, #4]
 800c610:	e7cb      	b.n	800c5aa <_free_r+0x22>
 800c612:	bd38      	pop	{r3, r4, r5, pc}
 800c614:	200006e4 	.word	0x200006e4

0800c618 <sbrk_aligned>:
 800c618:	b570      	push	{r4, r5, r6, lr}
 800c61a:	4e0e      	ldr	r6, [pc, #56]	; (800c654 <sbrk_aligned+0x3c>)
 800c61c:	460c      	mov	r4, r1
 800c61e:	6831      	ldr	r1, [r6, #0]
 800c620:	4605      	mov	r5, r0
 800c622:	b911      	cbnz	r1, 800c62a <sbrk_aligned+0x12>
 800c624:	f000 fcfe 	bl	800d024 <_sbrk_r>
 800c628:	6030      	str	r0, [r6, #0]
 800c62a:	4621      	mov	r1, r4
 800c62c:	4628      	mov	r0, r5
 800c62e:	f000 fcf9 	bl	800d024 <_sbrk_r>
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	d00a      	beq.n	800c64c <sbrk_aligned+0x34>
 800c636:	1cc4      	adds	r4, r0, #3
 800c638:	f024 0403 	bic.w	r4, r4, #3
 800c63c:	42a0      	cmp	r0, r4
 800c63e:	d007      	beq.n	800c650 <sbrk_aligned+0x38>
 800c640:	1a21      	subs	r1, r4, r0
 800c642:	4628      	mov	r0, r5
 800c644:	f000 fcee 	bl	800d024 <_sbrk_r>
 800c648:	3001      	adds	r0, #1
 800c64a:	d101      	bne.n	800c650 <sbrk_aligned+0x38>
 800c64c:	f04f 34ff 	mov.w	r4, #4294967295
 800c650:	4620      	mov	r0, r4
 800c652:	bd70      	pop	{r4, r5, r6, pc}
 800c654:	200006e8 	.word	0x200006e8

0800c658 <_malloc_r>:
 800c658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c65c:	1ccd      	adds	r5, r1, #3
 800c65e:	f025 0503 	bic.w	r5, r5, #3
 800c662:	3508      	adds	r5, #8
 800c664:	2d0c      	cmp	r5, #12
 800c666:	bf38      	it	cc
 800c668:	250c      	movcc	r5, #12
 800c66a:	2d00      	cmp	r5, #0
 800c66c:	4607      	mov	r7, r0
 800c66e:	db01      	blt.n	800c674 <_malloc_r+0x1c>
 800c670:	42a9      	cmp	r1, r5
 800c672:	d905      	bls.n	800c680 <_malloc_r+0x28>
 800c674:	230c      	movs	r3, #12
 800c676:	2600      	movs	r6, #0
 800c678:	603b      	str	r3, [r7, #0]
 800c67a:	4630      	mov	r0, r6
 800c67c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c680:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c754 <_malloc_r+0xfc>
 800c684:	f000 f868 	bl	800c758 <__malloc_lock>
 800c688:	f8d8 3000 	ldr.w	r3, [r8]
 800c68c:	461c      	mov	r4, r3
 800c68e:	bb5c      	cbnz	r4, 800c6e8 <_malloc_r+0x90>
 800c690:	4629      	mov	r1, r5
 800c692:	4638      	mov	r0, r7
 800c694:	f7ff ffc0 	bl	800c618 <sbrk_aligned>
 800c698:	1c43      	adds	r3, r0, #1
 800c69a:	4604      	mov	r4, r0
 800c69c:	d155      	bne.n	800c74a <_malloc_r+0xf2>
 800c69e:	f8d8 4000 	ldr.w	r4, [r8]
 800c6a2:	4626      	mov	r6, r4
 800c6a4:	2e00      	cmp	r6, #0
 800c6a6:	d145      	bne.n	800c734 <_malloc_r+0xdc>
 800c6a8:	2c00      	cmp	r4, #0
 800c6aa:	d048      	beq.n	800c73e <_malloc_r+0xe6>
 800c6ac:	6823      	ldr	r3, [r4, #0]
 800c6ae:	4631      	mov	r1, r6
 800c6b0:	4638      	mov	r0, r7
 800c6b2:	eb04 0903 	add.w	r9, r4, r3
 800c6b6:	f000 fcb5 	bl	800d024 <_sbrk_r>
 800c6ba:	4581      	cmp	r9, r0
 800c6bc:	d13f      	bne.n	800c73e <_malloc_r+0xe6>
 800c6be:	6821      	ldr	r1, [r4, #0]
 800c6c0:	4638      	mov	r0, r7
 800c6c2:	1a6d      	subs	r5, r5, r1
 800c6c4:	4629      	mov	r1, r5
 800c6c6:	f7ff ffa7 	bl	800c618 <sbrk_aligned>
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	d037      	beq.n	800c73e <_malloc_r+0xe6>
 800c6ce:	6823      	ldr	r3, [r4, #0]
 800c6d0:	442b      	add	r3, r5
 800c6d2:	6023      	str	r3, [r4, #0]
 800c6d4:	f8d8 3000 	ldr.w	r3, [r8]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d038      	beq.n	800c74e <_malloc_r+0xf6>
 800c6dc:	685a      	ldr	r2, [r3, #4]
 800c6de:	42a2      	cmp	r2, r4
 800c6e0:	d12b      	bne.n	800c73a <_malloc_r+0xe2>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	605a      	str	r2, [r3, #4]
 800c6e6:	e00f      	b.n	800c708 <_malloc_r+0xb0>
 800c6e8:	6822      	ldr	r2, [r4, #0]
 800c6ea:	1b52      	subs	r2, r2, r5
 800c6ec:	d41f      	bmi.n	800c72e <_malloc_r+0xd6>
 800c6ee:	2a0b      	cmp	r2, #11
 800c6f0:	d917      	bls.n	800c722 <_malloc_r+0xca>
 800c6f2:	1961      	adds	r1, r4, r5
 800c6f4:	42a3      	cmp	r3, r4
 800c6f6:	6025      	str	r5, [r4, #0]
 800c6f8:	bf18      	it	ne
 800c6fa:	6059      	strne	r1, [r3, #4]
 800c6fc:	6863      	ldr	r3, [r4, #4]
 800c6fe:	bf08      	it	eq
 800c700:	f8c8 1000 	streq.w	r1, [r8]
 800c704:	5162      	str	r2, [r4, r5]
 800c706:	604b      	str	r3, [r1, #4]
 800c708:	4638      	mov	r0, r7
 800c70a:	f104 060b 	add.w	r6, r4, #11
 800c70e:	f000 f829 	bl	800c764 <__malloc_unlock>
 800c712:	f026 0607 	bic.w	r6, r6, #7
 800c716:	1d23      	adds	r3, r4, #4
 800c718:	1af2      	subs	r2, r6, r3
 800c71a:	d0ae      	beq.n	800c67a <_malloc_r+0x22>
 800c71c:	1b9b      	subs	r3, r3, r6
 800c71e:	50a3      	str	r3, [r4, r2]
 800c720:	e7ab      	b.n	800c67a <_malloc_r+0x22>
 800c722:	42a3      	cmp	r3, r4
 800c724:	6862      	ldr	r2, [r4, #4]
 800c726:	d1dd      	bne.n	800c6e4 <_malloc_r+0x8c>
 800c728:	f8c8 2000 	str.w	r2, [r8]
 800c72c:	e7ec      	b.n	800c708 <_malloc_r+0xb0>
 800c72e:	4623      	mov	r3, r4
 800c730:	6864      	ldr	r4, [r4, #4]
 800c732:	e7ac      	b.n	800c68e <_malloc_r+0x36>
 800c734:	4634      	mov	r4, r6
 800c736:	6876      	ldr	r6, [r6, #4]
 800c738:	e7b4      	b.n	800c6a4 <_malloc_r+0x4c>
 800c73a:	4613      	mov	r3, r2
 800c73c:	e7cc      	b.n	800c6d8 <_malloc_r+0x80>
 800c73e:	230c      	movs	r3, #12
 800c740:	4638      	mov	r0, r7
 800c742:	603b      	str	r3, [r7, #0]
 800c744:	f000 f80e 	bl	800c764 <__malloc_unlock>
 800c748:	e797      	b.n	800c67a <_malloc_r+0x22>
 800c74a:	6025      	str	r5, [r4, #0]
 800c74c:	e7dc      	b.n	800c708 <_malloc_r+0xb0>
 800c74e:	605b      	str	r3, [r3, #4]
 800c750:	deff      	udf	#255	; 0xff
 800c752:	bf00      	nop
 800c754:	200006e4 	.word	0x200006e4

0800c758 <__malloc_lock>:
 800c758:	4801      	ldr	r0, [pc, #4]	; (800c760 <__malloc_lock+0x8>)
 800c75a:	f7ff befe 	b.w	800c55a <__retarget_lock_acquire_recursive>
 800c75e:	bf00      	nop
 800c760:	200006e0 	.word	0x200006e0

0800c764 <__malloc_unlock>:
 800c764:	4801      	ldr	r0, [pc, #4]	; (800c76c <__malloc_unlock+0x8>)
 800c766:	f7ff bef9 	b.w	800c55c <__retarget_lock_release_recursive>
 800c76a:	bf00      	nop
 800c76c:	200006e0 	.word	0x200006e0

0800c770 <__sfputc_r>:
 800c770:	6893      	ldr	r3, [r2, #8]
 800c772:	b410      	push	{r4}
 800c774:	3b01      	subs	r3, #1
 800c776:	2b00      	cmp	r3, #0
 800c778:	6093      	str	r3, [r2, #8]
 800c77a:	da07      	bge.n	800c78c <__sfputc_r+0x1c>
 800c77c:	6994      	ldr	r4, [r2, #24]
 800c77e:	42a3      	cmp	r3, r4
 800c780:	db01      	blt.n	800c786 <__sfputc_r+0x16>
 800c782:	290a      	cmp	r1, #10
 800c784:	d102      	bne.n	800c78c <__sfputc_r+0x1c>
 800c786:	bc10      	pop	{r4}
 800c788:	f000 bb72 	b.w	800ce70 <__swbuf_r>
 800c78c:	6813      	ldr	r3, [r2, #0]
 800c78e:	1c58      	adds	r0, r3, #1
 800c790:	6010      	str	r0, [r2, #0]
 800c792:	7019      	strb	r1, [r3, #0]
 800c794:	4608      	mov	r0, r1
 800c796:	bc10      	pop	{r4}
 800c798:	4770      	bx	lr

0800c79a <__sfputs_r>:
 800c79a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c79c:	4606      	mov	r6, r0
 800c79e:	460f      	mov	r7, r1
 800c7a0:	4614      	mov	r4, r2
 800c7a2:	18d5      	adds	r5, r2, r3
 800c7a4:	42ac      	cmp	r4, r5
 800c7a6:	d101      	bne.n	800c7ac <__sfputs_r+0x12>
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e007      	b.n	800c7bc <__sfputs_r+0x22>
 800c7ac:	463a      	mov	r2, r7
 800c7ae:	4630      	mov	r0, r6
 800c7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7b4:	f7ff ffdc 	bl	800c770 <__sfputc_r>
 800c7b8:	1c43      	adds	r3, r0, #1
 800c7ba:	d1f3      	bne.n	800c7a4 <__sfputs_r+0xa>
 800c7bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c7c0 <_vfiprintf_r>:
 800c7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c4:	460d      	mov	r5, r1
 800c7c6:	4614      	mov	r4, r2
 800c7c8:	4698      	mov	r8, r3
 800c7ca:	4606      	mov	r6, r0
 800c7cc:	b09d      	sub	sp, #116	; 0x74
 800c7ce:	b118      	cbz	r0, 800c7d8 <_vfiprintf_r+0x18>
 800c7d0:	6a03      	ldr	r3, [r0, #32]
 800c7d2:	b90b      	cbnz	r3, 800c7d8 <_vfiprintf_r+0x18>
 800c7d4:	f7ff fdac 	bl	800c330 <__sinit>
 800c7d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c7da:	07d9      	lsls	r1, r3, #31
 800c7dc:	d405      	bmi.n	800c7ea <_vfiprintf_r+0x2a>
 800c7de:	89ab      	ldrh	r3, [r5, #12]
 800c7e0:	059a      	lsls	r2, r3, #22
 800c7e2:	d402      	bmi.n	800c7ea <_vfiprintf_r+0x2a>
 800c7e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7e6:	f7ff feb8 	bl	800c55a <__retarget_lock_acquire_recursive>
 800c7ea:	89ab      	ldrh	r3, [r5, #12]
 800c7ec:	071b      	lsls	r3, r3, #28
 800c7ee:	d501      	bpl.n	800c7f4 <_vfiprintf_r+0x34>
 800c7f0:	692b      	ldr	r3, [r5, #16]
 800c7f2:	b99b      	cbnz	r3, 800c81c <_vfiprintf_r+0x5c>
 800c7f4:	4629      	mov	r1, r5
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	f000 fb78 	bl	800ceec <__swsetup_r>
 800c7fc:	b170      	cbz	r0, 800c81c <_vfiprintf_r+0x5c>
 800c7fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c800:	07dc      	lsls	r4, r3, #31
 800c802:	d504      	bpl.n	800c80e <_vfiprintf_r+0x4e>
 800c804:	f04f 30ff 	mov.w	r0, #4294967295
 800c808:	b01d      	add	sp, #116	; 0x74
 800c80a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c80e:	89ab      	ldrh	r3, [r5, #12]
 800c810:	0598      	lsls	r0, r3, #22
 800c812:	d4f7      	bmi.n	800c804 <_vfiprintf_r+0x44>
 800c814:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c816:	f7ff fea1 	bl	800c55c <__retarget_lock_release_recursive>
 800c81a:	e7f3      	b.n	800c804 <_vfiprintf_r+0x44>
 800c81c:	2300      	movs	r3, #0
 800c81e:	9309      	str	r3, [sp, #36]	; 0x24
 800c820:	2320      	movs	r3, #32
 800c822:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c826:	2330      	movs	r3, #48	; 0x30
 800c828:	f04f 0901 	mov.w	r9, #1
 800c82c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c830:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800c9e0 <_vfiprintf_r+0x220>
 800c834:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c838:	4623      	mov	r3, r4
 800c83a:	469a      	mov	sl, r3
 800c83c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c840:	b10a      	cbz	r2, 800c846 <_vfiprintf_r+0x86>
 800c842:	2a25      	cmp	r2, #37	; 0x25
 800c844:	d1f9      	bne.n	800c83a <_vfiprintf_r+0x7a>
 800c846:	ebba 0b04 	subs.w	fp, sl, r4
 800c84a:	d00b      	beq.n	800c864 <_vfiprintf_r+0xa4>
 800c84c:	465b      	mov	r3, fp
 800c84e:	4622      	mov	r2, r4
 800c850:	4629      	mov	r1, r5
 800c852:	4630      	mov	r0, r6
 800c854:	f7ff ffa1 	bl	800c79a <__sfputs_r>
 800c858:	3001      	adds	r0, #1
 800c85a:	f000 80a9 	beq.w	800c9b0 <_vfiprintf_r+0x1f0>
 800c85e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c860:	445a      	add	r2, fp
 800c862:	9209      	str	r2, [sp, #36]	; 0x24
 800c864:	f89a 3000 	ldrb.w	r3, [sl]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	f000 80a1 	beq.w	800c9b0 <_vfiprintf_r+0x1f0>
 800c86e:	2300      	movs	r3, #0
 800c870:	f04f 32ff 	mov.w	r2, #4294967295
 800c874:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c878:	f10a 0a01 	add.w	sl, sl, #1
 800c87c:	9304      	str	r3, [sp, #16]
 800c87e:	9307      	str	r3, [sp, #28]
 800c880:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c884:	931a      	str	r3, [sp, #104]	; 0x68
 800c886:	4654      	mov	r4, sl
 800c888:	2205      	movs	r2, #5
 800c88a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c88e:	4854      	ldr	r0, [pc, #336]	; (800c9e0 <_vfiprintf_r+0x220>)
 800c890:	f000 fbd8 	bl	800d044 <memchr>
 800c894:	9a04      	ldr	r2, [sp, #16]
 800c896:	b9d8      	cbnz	r0, 800c8d0 <_vfiprintf_r+0x110>
 800c898:	06d1      	lsls	r1, r2, #27
 800c89a:	bf44      	itt	mi
 800c89c:	2320      	movmi	r3, #32
 800c89e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8a2:	0713      	lsls	r3, r2, #28
 800c8a4:	bf44      	itt	mi
 800c8a6:	232b      	movmi	r3, #43	; 0x2b
 800c8a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8ac:	f89a 3000 	ldrb.w	r3, [sl]
 800c8b0:	2b2a      	cmp	r3, #42	; 0x2a
 800c8b2:	d015      	beq.n	800c8e0 <_vfiprintf_r+0x120>
 800c8b4:	4654      	mov	r4, sl
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	f04f 0c0a 	mov.w	ip, #10
 800c8bc:	9a07      	ldr	r2, [sp, #28]
 800c8be:	4621      	mov	r1, r4
 800c8c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8c4:	3b30      	subs	r3, #48	; 0x30
 800c8c6:	2b09      	cmp	r3, #9
 800c8c8:	d94d      	bls.n	800c966 <_vfiprintf_r+0x1a6>
 800c8ca:	b1b0      	cbz	r0, 800c8fa <_vfiprintf_r+0x13a>
 800c8cc:	9207      	str	r2, [sp, #28]
 800c8ce:	e014      	b.n	800c8fa <_vfiprintf_r+0x13a>
 800c8d0:	eba0 0308 	sub.w	r3, r0, r8
 800c8d4:	fa09 f303 	lsl.w	r3, r9, r3
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	46a2      	mov	sl, r4
 800c8dc:	9304      	str	r3, [sp, #16]
 800c8de:	e7d2      	b.n	800c886 <_vfiprintf_r+0xc6>
 800c8e0:	9b03      	ldr	r3, [sp, #12]
 800c8e2:	1d19      	adds	r1, r3, #4
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	9103      	str	r1, [sp, #12]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	bfbb      	ittet	lt
 800c8ec:	425b      	neglt	r3, r3
 800c8ee:	f042 0202 	orrlt.w	r2, r2, #2
 800c8f2:	9307      	strge	r3, [sp, #28]
 800c8f4:	9307      	strlt	r3, [sp, #28]
 800c8f6:	bfb8      	it	lt
 800c8f8:	9204      	strlt	r2, [sp, #16]
 800c8fa:	7823      	ldrb	r3, [r4, #0]
 800c8fc:	2b2e      	cmp	r3, #46	; 0x2e
 800c8fe:	d10c      	bne.n	800c91a <_vfiprintf_r+0x15a>
 800c900:	7863      	ldrb	r3, [r4, #1]
 800c902:	2b2a      	cmp	r3, #42	; 0x2a
 800c904:	d134      	bne.n	800c970 <_vfiprintf_r+0x1b0>
 800c906:	9b03      	ldr	r3, [sp, #12]
 800c908:	3402      	adds	r4, #2
 800c90a:	1d1a      	adds	r2, r3, #4
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	9203      	str	r2, [sp, #12]
 800c910:	2b00      	cmp	r3, #0
 800c912:	bfb8      	it	lt
 800c914:	f04f 33ff 	movlt.w	r3, #4294967295
 800c918:	9305      	str	r3, [sp, #20]
 800c91a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c9e4 <_vfiprintf_r+0x224>
 800c91e:	2203      	movs	r2, #3
 800c920:	4650      	mov	r0, sl
 800c922:	7821      	ldrb	r1, [r4, #0]
 800c924:	f000 fb8e 	bl	800d044 <memchr>
 800c928:	b138      	cbz	r0, 800c93a <_vfiprintf_r+0x17a>
 800c92a:	2240      	movs	r2, #64	; 0x40
 800c92c:	9b04      	ldr	r3, [sp, #16]
 800c92e:	eba0 000a 	sub.w	r0, r0, sl
 800c932:	4082      	lsls	r2, r0
 800c934:	4313      	orrs	r3, r2
 800c936:	3401      	adds	r4, #1
 800c938:	9304      	str	r3, [sp, #16]
 800c93a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c93e:	2206      	movs	r2, #6
 800c940:	4829      	ldr	r0, [pc, #164]	; (800c9e8 <_vfiprintf_r+0x228>)
 800c942:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c946:	f000 fb7d 	bl	800d044 <memchr>
 800c94a:	2800      	cmp	r0, #0
 800c94c:	d03f      	beq.n	800c9ce <_vfiprintf_r+0x20e>
 800c94e:	4b27      	ldr	r3, [pc, #156]	; (800c9ec <_vfiprintf_r+0x22c>)
 800c950:	bb1b      	cbnz	r3, 800c99a <_vfiprintf_r+0x1da>
 800c952:	9b03      	ldr	r3, [sp, #12]
 800c954:	3307      	adds	r3, #7
 800c956:	f023 0307 	bic.w	r3, r3, #7
 800c95a:	3308      	adds	r3, #8
 800c95c:	9303      	str	r3, [sp, #12]
 800c95e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c960:	443b      	add	r3, r7
 800c962:	9309      	str	r3, [sp, #36]	; 0x24
 800c964:	e768      	b.n	800c838 <_vfiprintf_r+0x78>
 800c966:	460c      	mov	r4, r1
 800c968:	2001      	movs	r0, #1
 800c96a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c96e:	e7a6      	b.n	800c8be <_vfiprintf_r+0xfe>
 800c970:	2300      	movs	r3, #0
 800c972:	f04f 0c0a 	mov.w	ip, #10
 800c976:	4619      	mov	r1, r3
 800c978:	3401      	adds	r4, #1
 800c97a:	9305      	str	r3, [sp, #20]
 800c97c:	4620      	mov	r0, r4
 800c97e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c982:	3a30      	subs	r2, #48	; 0x30
 800c984:	2a09      	cmp	r2, #9
 800c986:	d903      	bls.n	800c990 <_vfiprintf_r+0x1d0>
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d0c6      	beq.n	800c91a <_vfiprintf_r+0x15a>
 800c98c:	9105      	str	r1, [sp, #20]
 800c98e:	e7c4      	b.n	800c91a <_vfiprintf_r+0x15a>
 800c990:	4604      	mov	r4, r0
 800c992:	2301      	movs	r3, #1
 800c994:	fb0c 2101 	mla	r1, ip, r1, r2
 800c998:	e7f0      	b.n	800c97c <_vfiprintf_r+0x1bc>
 800c99a:	ab03      	add	r3, sp, #12
 800c99c:	9300      	str	r3, [sp, #0]
 800c99e:	462a      	mov	r2, r5
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	4b13      	ldr	r3, [pc, #76]	; (800c9f0 <_vfiprintf_r+0x230>)
 800c9a4:	a904      	add	r1, sp, #16
 800c9a6:	f3af 8000 	nop.w
 800c9aa:	4607      	mov	r7, r0
 800c9ac:	1c78      	adds	r0, r7, #1
 800c9ae:	d1d6      	bne.n	800c95e <_vfiprintf_r+0x19e>
 800c9b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c9b2:	07d9      	lsls	r1, r3, #31
 800c9b4:	d405      	bmi.n	800c9c2 <_vfiprintf_r+0x202>
 800c9b6:	89ab      	ldrh	r3, [r5, #12]
 800c9b8:	059a      	lsls	r2, r3, #22
 800c9ba:	d402      	bmi.n	800c9c2 <_vfiprintf_r+0x202>
 800c9bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c9be:	f7ff fdcd 	bl	800c55c <__retarget_lock_release_recursive>
 800c9c2:	89ab      	ldrh	r3, [r5, #12]
 800c9c4:	065b      	lsls	r3, r3, #25
 800c9c6:	f53f af1d 	bmi.w	800c804 <_vfiprintf_r+0x44>
 800c9ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9cc:	e71c      	b.n	800c808 <_vfiprintf_r+0x48>
 800c9ce:	ab03      	add	r3, sp, #12
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	462a      	mov	r2, r5
 800c9d4:	4630      	mov	r0, r6
 800c9d6:	4b06      	ldr	r3, [pc, #24]	; (800c9f0 <_vfiprintf_r+0x230>)
 800c9d8:	a904      	add	r1, sp, #16
 800c9da:	f000 f87d 	bl	800cad8 <_printf_i>
 800c9de:	e7e4      	b.n	800c9aa <_vfiprintf_r+0x1ea>
 800c9e0:	0800d4e6 	.word	0x0800d4e6
 800c9e4:	0800d4ec 	.word	0x0800d4ec
 800c9e8:	0800d4f0 	.word	0x0800d4f0
 800c9ec:	00000000 	.word	0x00000000
 800c9f0:	0800c79b 	.word	0x0800c79b

0800c9f4 <_printf_common>:
 800c9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9f8:	4616      	mov	r6, r2
 800c9fa:	4699      	mov	r9, r3
 800c9fc:	688a      	ldr	r2, [r1, #8]
 800c9fe:	690b      	ldr	r3, [r1, #16]
 800ca00:	4607      	mov	r7, r0
 800ca02:	4293      	cmp	r3, r2
 800ca04:	bfb8      	it	lt
 800ca06:	4613      	movlt	r3, r2
 800ca08:	6033      	str	r3, [r6, #0]
 800ca0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ca0e:	460c      	mov	r4, r1
 800ca10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ca14:	b10a      	cbz	r2, 800ca1a <_printf_common+0x26>
 800ca16:	3301      	adds	r3, #1
 800ca18:	6033      	str	r3, [r6, #0]
 800ca1a:	6823      	ldr	r3, [r4, #0]
 800ca1c:	0699      	lsls	r1, r3, #26
 800ca1e:	bf42      	ittt	mi
 800ca20:	6833      	ldrmi	r3, [r6, #0]
 800ca22:	3302      	addmi	r3, #2
 800ca24:	6033      	strmi	r3, [r6, #0]
 800ca26:	6825      	ldr	r5, [r4, #0]
 800ca28:	f015 0506 	ands.w	r5, r5, #6
 800ca2c:	d106      	bne.n	800ca3c <_printf_common+0x48>
 800ca2e:	f104 0a19 	add.w	sl, r4, #25
 800ca32:	68e3      	ldr	r3, [r4, #12]
 800ca34:	6832      	ldr	r2, [r6, #0]
 800ca36:	1a9b      	subs	r3, r3, r2
 800ca38:	42ab      	cmp	r3, r5
 800ca3a:	dc2b      	bgt.n	800ca94 <_printf_common+0xa0>
 800ca3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ca40:	1e13      	subs	r3, r2, #0
 800ca42:	6822      	ldr	r2, [r4, #0]
 800ca44:	bf18      	it	ne
 800ca46:	2301      	movne	r3, #1
 800ca48:	0692      	lsls	r2, r2, #26
 800ca4a:	d430      	bmi.n	800caae <_printf_common+0xba>
 800ca4c:	4649      	mov	r1, r9
 800ca4e:	4638      	mov	r0, r7
 800ca50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca54:	47c0      	blx	r8
 800ca56:	3001      	adds	r0, #1
 800ca58:	d023      	beq.n	800caa2 <_printf_common+0xae>
 800ca5a:	6823      	ldr	r3, [r4, #0]
 800ca5c:	6922      	ldr	r2, [r4, #16]
 800ca5e:	f003 0306 	and.w	r3, r3, #6
 800ca62:	2b04      	cmp	r3, #4
 800ca64:	bf14      	ite	ne
 800ca66:	2500      	movne	r5, #0
 800ca68:	6833      	ldreq	r3, [r6, #0]
 800ca6a:	f04f 0600 	mov.w	r6, #0
 800ca6e:	bf08      	it	eq
 800ca70:	68e5      	ldreq	r5, [r4, #12]
 800ca72:	f104 041a 	add.w	r4, r4, #26
 800ca76:	bf08      	it	eq
 800ca78:	1aed      	subeq	r5, r5, r3
 800ca7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ca7e:	bf08      	it	eq
 800ca80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca84:	4293      	cmp	r3, r2
 800ca86:	bfc4      	itt	gt
 800ca88:	1a9b      	subgt	r3, r3, r2
 800ca8a:	18ed      	addgt	r5, r5, r3
 800ca8c:	42b5      	cmp	r5, r6
 800ca8e:	d11a      	bne.n	800cac6 <_printf_common+0xd2>
 800ca90:	2000      	movs	r0, #0
 800ca92:	e008      	b.n	800caa6 <_printf_common+0xb2>
 800ca94:	2301      	movs	r3, #1
 800ca96:	4652      	mov	r2, sl
 800ca98:	4649      	mov	r1, r9
 800ca9a:	4638      	mov	r0, r7
 800ca9c:	47c0      	blx	r8
 800ca9e:	3001      	adds	r0, #1
 800caa0:	d103      	bne.n	800caaa <_printf_common+0xb6>
 800caa2:	f04f 30ff 	mov.w	r0, #4294967295
 800caa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caaa:	3501      	adds	r5, #1
 800caac:	e7c1      	b.n	800ca32 <_printf_common+0x3e>
 800caae:	2030      	movs	r0, #48	; 0x30
 800cab0:	18e1      	adds	r1, r4, r3
 800cab2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cab6:	1c5a      	adds	r2, r3, #1
 800cab8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cabc:	4422      	add	r2, r4
 800cabe:	3302      	adds	r3, #2
 800cac0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cac4:	e7c2      	b.n	800ca4c <_printf_common+0x58>
 800cac6:	2301      	movs	r3, #1
 800cac8:	4622      	mov	r2, r4
 800caca:	4649      	mov	r1, r9
 800cacc:	4638      	mov	r0, r7
 800cace:	47c0      	blx	r8
 800cad0:	3001      	adds	r0, #1
 800cad2:	d0e6      	beq.n	800caa2 <_printf_common+0xae>
 800cad4:	3601      	adds	r6, #1
 800cad6:	e7d9      	b.n	800ca8c <_printf_common+0x98>

0800cad8 <_printf_i>:
 800cad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cadc:	7e0f      	ldrb	r7, [r1, #24]
 800cade:	4691      	mov	r9, r2
 800cae0:	2f78      	cmp	r7, #120	; 0x78
 800cae2:	4680      	mov	r8, r0
 800cae4:	460c      	mov	r4, r1
 800cae6:	469a      	mov	sl, r3
 800cae8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800caea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800caee:	d807      	bhi.n	800cb00 <_printf_i+0x28>
 800caf0:	2f62      	cmp	r7, #98	; 0x62
 800caf2:	d80a      	bhi.n	800cb0a <_printf_i+0x32>
 800caf4:	2f00      	cmp	r7, #0
 800caf6:	f000 80d5 	beq.w	800cca4 <_printf_i+0x1cc>
 800cafa:	2f58      	cmp	r7, #88	; 0x58
 800cafc:	f000 80c1 	beq.w	800cc82 <_printf_i+0x1aa>
 800cb00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cb08:	e03a      	b.n	800cb80 <_printf_i+0xa8>
 800cb0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cb0e:	2b15      	cmp	r3, #21
 800cb10:	d8f6      	bhi.n	800cb00 <_printf_i+0x28>
 800cb12:	a101      	add	r1, pc, #4	; (adr r1, 800cb18 <_printf_i+0x40>)
 800cb14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cb18:	0800cb71 	.word	0x0800cb71
 800cb1c:	0800cb85 	.word	0x0800cb85
 800cb20:	0800cb01 	.word	0x0800cb01
 800cb24:	0800cb01 	.word	0x0800cb01
 800cb28:	0800cb01 	.word	0x0800cb01
 800cb2c:	0800cb01 	.word	0x0800cb01
 800cb30:	0800cb85 	.word	0x0800cb85
 800cb34:	0800cb01 	.word	0x0800cb01
 800cb38:	0800cb01 	.word	0x0800cb01
 800cb3c:	0800cb01 	.word	0x0800cb01
 800cb40:	0800cb01 	.word	0x0800cb01
 800cb44:	0800cc8b 	.word	0x0800cc8b
 800cb48:	0800cbb1 	.word	0x0800cbb1
 800cb4c:	0800cc45 	.word	0x0800cc45
 800cb50:	0800cb01 	.word	0x0800cb01
 800cb54:	0800cb01 	.word	0x0800cb01
 800cb58:	0800ccad 	.word	0x0800ccad
 800cb5c:	0800cb01 	.word	0x0800cb01
 800cb60:	0800cbb1 	.word	0x0800cbb1
 800cb64:	0800cb01 	.word	0x0800cb01
 800cb68:	0800cb01 	.word	0x0800cb01
 800cb6c:	0800cc4d 	.word	0x0800cc4d
 800cb70:	682b      	ldr	r3, [r5, #0]
 800cb72:	1d1a      	adds	r2, r3, #4
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	602a      	str	r2, [r5, #0]
 800cb78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cb7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb80:	2301      	movs	r3, #1
 800cb82:	e0a0      	b.n	800ccc6 <_printf_i+0x1ee>
 800cb84:	6820      	ldr	r0, [r4, #0]
 800cb86:	682b      	ldr	r3, [r5, #0]
 800cb88:	0607      	lsls	r7, r0, #24
 800cb8a:	f103 0104 	add.w	r1, r3, #4
 800cb8e:	6029      	str	r1, [r5, #0]
 800cb90:	d501      	bpl.n	800cb96 <_printf_i+0xbe>
 800cb92:	681e      	ldr	r6, [r3, #0]
 800cb94:	e003      	b.n	800cb9e <_printf_i+0xc6>
 800cb96:	0646      	lsls	r6, r0, #25
 800cb98:	d5fb      	bpl.n	800cb92 <_printf_i+0xba>
 800cb9a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	da03      	bge.n	800cbaa <_printf_i+0xd2>
 800cba2:	232d      	movs	r3, #45	; 0x2d
 800cba4:	4276      	negs	r6, r6
 800cba6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cbaa:	230a      	movs	r3, #10
 800cbac:	4859      	ldr	r0, [pc, #356]	; (800cd14 <_printf_i+0x23c>)
 800cbae:	e012      	b.n	800cbd6 <_printf_i+0xfe>
 800cbb0:	682b      	ldr	r3, [r5, #0]
 800cbb2:	6820      	ldr	r0, [r4, #0]
 800cbb4:	1d19      	adds	r1, r3, #4
 800cbb6:	6029      	str	r1, [r5, #0]
 800cbb8:	0605      	lsls	r5, r0, #24
 800cbba:	d501      	bpl.n	800cbc0 <_printf_i+0xe8>
 800cbbc:	681e      	ldr	r6, [r3, #0]
 800cbbe:	e002      	b.n	800cbc6 <_printf_i+0xee>
 800cbc0:	0641      	lsls	r1, r0, #25
 800cbc2:	d5fb      	bpl.n	800cbbc <_printf_i+0xe4>
 800cbc4:	881e      	ldrh	r6, [r3, #0]
 800cbc6:	2f6f      	cmp	r7, #111	; 0x6f
 800cbc8:	bf0c      	ite	eq
 800cbca:	2308      	moveq	r3, #8
 800cbcc:	230a      	movne	r3, #10
 800cbce:	4851      	ldr	r0, [pc, #324]	; (800cd14 <_printf_i+0x23c>)
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cbd6:	6865      	ldr	r5, [r4, #4]
 800cbd8:	2d00      	cmp	r5, #0
 800cbda:	bfa8      	it	ge
 800cbdc:	6821      	ldrge	r1, [r4, #0]
 800cbde:	60a5      	str	r5, [r4, #8]
 800cbe0:	bfa4      	itt	ge
 800cbe2:	f021 0104 	bicge.w	r1, r1, #4
 800cbe6:	6021      	strge	r1, [r4, #0]
 800cbe8:	b90e      	cbnz	r6, 800cbee <_printf_i+0x116>
 800cbea:	2d00      	cmp	r5, #0
 800cbec:	d04b      	beq.n	800cc86 <_printf_i+0x1ae>
 800cbee:	4615      	mov	r5, r2
 800cbf0:	fbb6 f1f3 	udiv	r1, r6, r3
 800cbf4:	fb03 6711 	mls	r7, r3, r1, r6
 800cbf8:	5dc7      	ldrb	r7, [r0, r7]
 800cbfa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cbfe:	4637      	mov	r7, r6
 800cc00:	42bb      	cmp	r3, r7
 800cc02:	460e      	mov	r6, r1
 800cc04:	d9f4      	bls.n	800cbf0 <_printf_i+0x118>
 800cc06:	2b08      	cmp	r3, #8
 800cc08:	d10b      	bne.n	800cc22 <_printf_i+0x14a>
 800cc0a:	6823      	ldr	r3, [r4, #0]
 800cc0c:	07de      	lsls	r6, r3, #31
 800cc0e:	d508      	bpl.n	800cc22 <_printf_i+0x14a>
 800cc10:	6923      	ldr	r3, [r4, #16]
 800cc12:	6861      	ldr	r1, [r4, #4]
 800cc14:	4299      	cmp	r1, r3
 800cc16:	bfde      	ittt	le
 800cc18:	2330      	movle	r3, #48	; 0x30
 800cc1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cc1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cc22:	1b52      	subs	r2, r2, r5
 800cc24:	6122      	str	r2, [r4, #16]
 800cc26:	464b      	mov	r3, r9
 800cc28:	4621      	mov	r1, r4
 800cc2a:	4640      	mov	r0, r8
 800cc2c:	f8cd a000 	str.w	sl, [sp]
 800cc30:	aa03      	add	r2, sp, #12
 800cc32:	f7ff fedf 	bl	800c9f4 <_printf_common>
 800cc36:	3001      	adds	r0, #1
 800cc38:	d14a      	bne.n	800ccd0 <_printf_i+0x1f8>
 800cc3a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc3e:	b004      	add	sp, #16
 800cc40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc44:	6823      	ldr	r3, [r4, #0]
 800cc46:	f043 0320 	orr.w	r3, r3, #32
 800cc4a:	6023      	str	r3, [r4, #0]
 800cc4c:	2778      	movs	r7, #120	; 0x78
 800cc4e:	4832      	ldr	r0, [pc, #200]	; (800cd18 <_printf_i+0x240>)
 800cc50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cc54:	6823      	ldr	r3, [r4, #0]
 800cc56:	6829      	ldr	r1, [r5, #0]
 800cc58:	061f      	lsls	r7, r3, #24
 800cc5a:	f851 6b04 	ldr.w	r6, [r1], #4
 800cc5e:	d402      	bmi.n	800cc66 <_printf_i+0x18e>
 800cc60:	065f      	lsls	r7, r3, #25
 800cc62:	bf48      	it	mi
 800cc64:	b2b6      	uxthmi	r6, r6
 800cc66:	07df      	lsls	r7, r3, #31
 800cc68:	bf48      	it	mi
 800cc6a:	f043 0320 	orrmi.w	r3, r3, #32
 800cc6e:	6029      	str	r1, [r5, #0]
 800cc70:	bf48      	it	mi
 800cc72:	6023      	strmi	r3, [r4, #0]
 800cc74:	b91e      	cbnz	r6, 800cc7e <_printf_i+0x1a6>
 800cc76:	6823      	ldr	r3, [r4, #0]
 800cc78:	f023 0320 	bic.w	r3, r3, #32
 800cc7c:	6023      	str	r3, [r4, #0]
 800cc7e:	2310      	movs	r3, #16
 800cc80:	e7a6      	b.n	800cbd0 <_printf_i+0xf8>
 800cc82:	4824      	ldr	r0, [pc, #144]	; (800cd14 <_printf_i+0x23c>)
 800cc84:	e7e4      	b.n	800cc50 <_printf_i+0x178>
 800cc86:	4615      	mov	r5, r2
 800cc88:	e7bd      	b.n	800cc06 <_printf_i+0x12e>
 800cc8a:	682b      	ldr	r3, [r5, #0]
 800cc8c:	6826      	ldr	r6, [r4, #0]
 800cc8e:	1d18      	adds	r0, r3, #4
 800cc90:	6961      	ldr	r1, [r4, #20]
 800cc92:	6028      	str	r0, [r5, #0]
 800cc94:	0635      	lsls	r5, r6, #24
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	d501      	bpl.n	800cc9e <_printf_i+0x1c6>
 800cc9a:	6019      	str	r1, [r3, #0]
 800cc9c:	e002      	b.n	800cca4 <_printf_i+0x1cc>
 800cc9e:	0670      	lsls	r0, r6, #25
 800cca0:	d5fb      	bpl.n	800cc9a <_printf_i+0x1c2>
 800cca2:	8019      	strh	r1, [r3, #0]
 800cca4:	2300      	movs	r3, #0
 800cca6:	4615      	mov	r5, r2
 800cca8:	6123      	str	r3, [r4, #16]
 800ccaa:	e7bc      	b.n	800cc26 <_printf_i+0x14e>
 800ccac:	682b      	ldr	r3, [r5, #0]
 800ccae:	2100      	movs	r1, #0
 800ccb0:	1d1a      	adds	r2, r3, #4
 800ccb2:	602a      	str	r2, [r5, #0]
 800ccb4:	681d      	ldr	r5, [r3, #0]
 800ccb6:	6862      	ldr	r2, [r4, #4]
 800ccb8:	4628      	mov	r0, r5
 800ccba:	f000 f9c3 	bl	800d044 <memchr>
 800ccbe:	b108      	cbz	r0, 800ccc4 <_printf_i+0x1ec>
 800ccc0:	1b40      	subs	r0, r0, r5
 800ccc2:	6060      	str	r0, [r4, #4]
 800ccc4:	6863      	ldr	r3, [r4, #4]
 800ccc6:	6123      	str	r3, [r4, #16]
 800ccc8:	2300      	movs	r3, #0
 800ccca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ccce:	e7aa      	b.n	800cc26 <_printf_i+0x14e>
 800ccd0:	462a      	mov	r2, r5
 800ccd2:	4649      	mov	r1, r9
 800ccd4:	4640      	mov	r0, r8
 800ccd6:	6923      	ldr	r3, [r4, #16]
 800ccd8:	47d0      	blx	sl
 800ccda:	3001      	adds	r0, #1
 800ccdc:	d0ad      	beq.n	800cc3a <_printf_i+0x162>
 800ccde:	6823      	ldr	r3, [r4, #0]
 800cce0:	079b      	lsls	r3, r3, #30
 800cce2:	d413      	bmi.n	800cd0c <_printf_i+0x234>
 800cce4:	68e0      	ldr	r0, [r4, #12]
 800cce6:	9b03      	ldr	r3, [sp, #12]
 800cce8:	4298      	cmp	r0, r3
 800ccea:	bfb8      	it	lt
 800ccec:	4618      	movlt	r0, r3
 800ccee:	e7a6      	b.n	800cc3e <_printf_i+0x166>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	4632      	mov	r2, r6
 800ccf4:	4649      	mov	r1, r9
 800ccf6:	4640      	mov	r0, r8
 800ccf8:	47d0      	blx	sl
 800ccfa:	3001      	adds	r0, #1
 800ccfc:	d09d      	beq.n	800cc3a <_printf_i+0x162>
 800ccfe:	3501      	adds	r5, #1
 800cd00:	68e3      	ldr	r3, [r4, #12]
 800cd02:	9903      	ldr	r1, [sp, #12]
 800cd04:	1a5b      	subs	r3, r3, r1
 800cd06:	42ab      	cmp	r3, r5
 800cd08:	dcf2      	bgt.n	800ccf0 <_printf_i+0x218>
 800cd0a:	e7eb      	b.n	800cce4 <_printf_i+0x20c>
 800cd0c:	2500      	movs	r5, #0
 800cd0e:	f104 0619 	add.w	r6, r4, #25
 800cd12:	e7f5      	b.n	800cd00 <_printf_i+0x228>
 800cd14:	0800d4f7 	.word	0x0800d4f7
 800cd18:	0800d508 	.word	0x0800d508

0800cd1c <__sflush_r>:
 800cd1c:	898a      	ldrh	r2, [r1, #12]
 800cd1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd20:	4605      	mov	r5, r0
 800cd22:	0710      	lsls	r0, r2, #28
 800cd24:	460c      	mov	r4, r1
 800cd26:	d457      	bmi.n	800cdd8 <__sflush_r+0xbc>
 800cd28:	684b      	ldr	r3, [r1, #4]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	dc04      	bgt.n	800cd38 <__sflush_r+0x1c>
 800cd2e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	dc01      	bgt.n	800cd38 <__sflush_r+0x1c>
 800cd34:	2000      	movs	r0, #0
 800cd36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd3a:	2e00      	cmp	r6, #0
 800cd3c:	d0fa      	beq.n	800cd34 <__sflush_r+0x18>
 800cd3e:	2300      	movs	r3, #0
 800cd40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd44:	682f      	ldr	r7, [r5, #0]
 800cd46:	6a21      	ldr	r1, [r4, #32]
 800cd48:	602b      	str	r3, [r5, #0]
 800cd4a:	d032      	beq.n	800cdb2 <__sflush_r+0x96>
 800cd4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd4e:	89a3      	ldrh	r3, [r4, #12]
 800cd50:	075a      	lsls	r2, r3, #29
 800cd52:	d505      	bpl.n	800cd60 <__sflush_r+0x44>
 800cd54:	6863      	ldr	r3, [r4, #4]
 800cd56:	1ac0      	subs	r0, r0, r3
 800cd58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd5a:	b10b      	cbz	r3, 800cd60 <__sflush_r+0x44>
 800cd5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd5e:	1ac0      	subs	r0, r0, r3
 800cd60:	2300      	movs	r3, #0
 800cd62:	4602      	mov	r2, r0
 800cd64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd66:	4628      	mov	r0, r5
 800cd68:	6a21      	ldr	r1, [r4, #32]
 800cd6a:	47b0      	blx	r6
 800cd6c:	1c43      	adds	r3, r0, #1
 800cd6e:	89a3      	ldrh	r3, [r4, #12]
 800cd70:	d106      	bne.n	800cd80 <__sflush_r+0x64>
 800cd72:	6829      	ldr	r1, [r5, #0]
 800cd74:	291d      	cmp	r1, #29
 800cd76:	d82b      	bhi.n	800cdd0 <__sflush_r+0xb4>
 800cd78:	4a28      	ldr	r2, [pc, #160]	; (800ce1c <__sflush_r+0x100>)
 800cd7a:	410a      	asrs	r2, r1
 800cd7c:	07d6      	lsls	r6, r2, #31
 800cd7e:	d427      	bmi.n	800cdd0 <__sflush_r+0xb4>
 800cd80:	2200      	movs	r2, #0
 800cd82:	6062      	str	r2, [r4, #4]
 800cd84:	6922      	ldr	r2, [r4, #16]
 800cd86:	04d9      	lsls	r1, r3, #19
 800cd88:	6022      	str	r2, [r4, #0]
 800cd8a:	d504      	bpl.n	800cd96 <__sflush_r+0x7a>
 800cd8c:	1c42      	adds	r2, r0, #1
 800cd8e:	d101      	bne.n	800cd94 <__sflush_r+0x78>
 800cd90:	682b      	ldr	r3, [r5, #0]
 800cd92:	b903      	cbnz	r3, 800cd96 <__sflush_r+0x7a>
 800cd94:	6560      	str	r0, [r4, #84]	; 0x54
 800cd96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd98:	602f      	str	r7, [r5, #0]
 800cd9a:	2900      	cmp	r1, #0
 800cd9c:	d0ca      	beq.n	800cd34 <__sflush_r+0x18>
 800cd9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cda2:	4299      	cmp	r1, r3
 800cda4:	d002      	beq.n	800cdac <__sflush_r+0x90>
 800cda6:	4628      	mov	r0, r5
 800cda8:	f7ff fbee 	bl	800c588 <_free_r>
 800cdac:	2000      	movs	r0, #0
 800cdae:	6360      	str	r0, [r4, #52]	; 0x34
 800cdb0:	e7c1      	b.n	800cd36 <__sflush_r+0x1a>
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	4628      	mov	r0, r5
 800cdb6:	47b0      	blx	r6
 800cdb8:	1c41      	adds	r1, r0, #1
 800cdba:	d1c8      	bne.n	800cd4e <__sflush_r+0x32>
 800cdbc:	682b      	ldr	r3, [r5, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d0c5      	beq.n	800cd4e <__sflush_r+0x32>
 800cdc2:	2b1d      	cmp	r3, #29
 800cdc4:	d001      	beq.n	800cdca <__sflush_r+0xae>
 800cdc6:	2b16      	cmp	r3, #22
 800cdc8:	d101      	bne.n	800cdce <__sflush_r+0xb2>
 800cdca:	602f      	str	r7, [r5, #0]
 800cdcc:	e7b2      	b.n	800cd34 <__sflush_r+0x18>
 800cdce:	89a3      	ldrh	r3, [r4, #12]
 800cdd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdd4:	81a3      	strh	r3, [r4, #12]
 800cdd6:	e7ae      	b.n	800cd36 <__sflush_r+0x1a>
 800cdd8:	690f      	ldr	r7, [r1, #16]
 800cdda:	2f00      	cmp	r7, #0
 800cddc:	d0aa      	beq.n	800cd34 <__sflush_r+0x18>
 800cdde:	0793      	lsls	r3, r2, #30
 800cde0:	bf18      	it	ne
 800cde2:	2300      	movne	r3, #0
 800cde4:	680e      	ldr	r6, [r1, #0]
 800cde6:	bf08      	it	eq
 800cde8:	694b      	ldreq	r3, [r1, #20]
 800cdea:	1bf6      	subs	r6, r6, r7
 800cdec:	600f      	str	r7, [r1, #0]
 800cdee:	608b      	str	r3, [r1, #8]
 800cdf0:	2e00      	cmp	r6, #0
 800cdf2:	dd9f      	ble.n	800cd34 <__sflush_r+0x18>
 800cdf4:	4633      	mov	r3, r6
 800cdf6:	463a      	mov	r2, r7
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	6a21      	ldr	r1, [r4, #32]
 800cdfc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ce00:	47e0      	blx	ip
 800ce02:	2800      	cmp	r0, #0
 800ce04:	dc06      	bgt.n	800ce14 <__sflush_r+0xf8>
 800ce06:	89a3      	ldrh	r3, [r4, #12]
 800ce08:	f04f 30ff 	mov.w	r0, #4294967295
 800ce0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce10:	81a3      	strh	r3, [r4, #12]
 800ce12:	e790      	b.n	800cd36 <__sflush_r+0x1a>
 800ce14:	4407      	add	r7, r0
 800ce16:	1a36      	subs	r6, r6, r0
 800ce18:	e7ea      	b.n	800cdf0 <__sflush_r+0xd4>
 800ce1a:	bf00      	nop
 800ce1c:	dfbffffe 	.word	0xdfbffffe

0800ce20 <_fflush_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	690b      	ldr	r3, [r1, #16]
 800ce24:	4605      	mov	r5, r0
 800ce26:	460c      	mov	r4, r1
 800ce28:	b913      	cbnz	r3, 800ce30 <_fflush_r+0x10>
 800ce2a:	2500      	movs	r5, #0
 800ce2c:	4628      	mov	r0, r5
 800ce2e:	bd38      	pop	{r3, r4, r5, pc}
 800ce30:	b118      	cbz	r0, 800ce3a <_fflush_r+0x1a>
 800ce32:	6a03      	ldr	r3, [r0, #32]
 800ce34:	b90b      	cbnz	r3, 800ce3a <_fflush_r+0x1a>
 800ce36:	f7ff fa7b 	bl	800c330 <__sinit>
 800ce3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d0f3      	beq.n	800ce2a <_fflush_r+0xa>
 800ce42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce44:	07d0      	lsls	r0, r2, #31
 800ce46:	d404      	bmi.n	800ce52 <_fflush_r+0x32>
 800ce48:	0599      	lsls	r1, r3, #22
 800ce4a:	d402      	bmi.n	800ce52 <_fflush_r+0x32>
 800ce4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce4e:	f7ff fb84 	bl	800c55a <__retarget_lock_acquire_recursive>
 800ce52:	4628      	mov	r0, r5
 800ce54:	4621      	mov	r1, r4
 800ce56:	f7ff ff61 	bl	800cd1c <__sflush_r>
 800ce5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ce5c:	4605      	mov	r5, r0
 800ce5e:	07da      	lsls	r2, r3, #31
 800ce60:	d4e4      	bmi.n	800ce2c <_fflush_r+0xc>
 800ce62:	89a3      	ldrh	r3, [r4, #12]
 800ce64:	059b      	lsls	r3, r3, #22
 800ce66:	d4e1      	bmi.n	800ce2c <_fflush_r+0xc>
 800ce68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce6a:	f7ff fb77 	bl	800c55c <__retarget_lock_release_recursive>
 800ce6e:	e7dd      	b.n	800ce2c <_fflush_r+0xc>

0800ce70 <__swbuf_r>:
 800ce70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce72:	460e      	mov	r6, r1
 800ce74:	4614      	mov	r4, r2
 800ce76:	4605      	mov	r5, r0
 800ce78:	b118      	cbz	r0, 800ce82 <__swbuf_r+0x12>
 800ce7a:	6a03      	ldr	r3, [r0, #32]
 800ce7c:	b90b      	cbnz	r3, 800ce82 <__swbuf_r+0x12>
 800ce7e:	f7ff fa57 	bl	800c330 <__sinit>
 800ce82:	69a3      	ldr	r3, [r4, #24]
 800ce84:	60a3      	str	r3, [r4, #8]
 800ce86:	89a3      	ldrh	r3, [r4, #12]
 800ce88:	071a      	lsls	r2, r3, #28
 800ce8a:	d525      	bpl.n	800ced8 <__swbuf_r+0x68>
 800ce8c:	6923      	ldr	r3, [r4, #16]
 800ce8e:	b31b      	cbz	r3, 800ced8 <__swbuf_r+0x68>
 800ce90:	6823      	ldr	r3, [r4, #0]
 800ce92:	6922      	ldr	r2, [r4, #16]
 800ce94:	b2f6      	uxtb	r6, r6
 800ce96:	1a98      	subs	r0, r3, r2
 800ce98:	6963      	ldr	r3, [r4, #20]
 800ce9a:	4637      	mov	r7, r6
 800ce9c:	4283      	cmp	r3, r0
 800ce9e:	dc04      	bgt.n	800ceaa <__swbuf_r+0x3a>
 800cea0:	4621      	mov	r1, r4
 800cea2:	4628      	mov	r0, r5
 800cea4:	f7ff ffbc 	bl	800ce20 <_fflush_r>
 800cea8:	b9e0      	cbnz	r0, 800cee4 <__swbuf_r+0x74>
 800ceaa:	68a3      	ldr	r3, [r4, #8]
 800ceac:	3b01      	subs	r3, #1
 800ceae:	60a3      	str	r3, [r4, #8]
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	1c5a      	adds	r2, r3, #1
 800ceb4:	6022      	str	r2, [r4, #0]
 800ceb6:	701e      	strb	r6, [r3, #0]
 800ceb8:	6962      	ldr	r2, [r4, #20]
 800ceba:	1c43      	adds	r3, r0, #1
 800cebc:	429a      	cmp	r2, r3
 800cebe:	d004      	beq.n	800ceca <__swbuf_r+0x5a>
 800cec0:	89a3      	ldrh	r3, [r4, #12]
 800cec2:	07db      	lsls	r3, r3, #31
 800cec4:	d506      	bpl.n	800ced4 <__swbuf_r+0x64>
 800cec6:	2e0a      	cmp	r6, #10
 800cec8:	d104      	bne.n	800ced4 <__swbuf_r+0x64>
 800ceca:	4621      	mov	r1, r4
 800cecc:	4628      	mov	r0, r5
 800cece:	f7ff ffa7 	bl	800ce20 <_fflush_r>
 800ced2:	b938      	cbnz	r0, 800cee4 <__swbuf_r+0x74>
 800ced4:	4638      	mov	r0, r7
 800ced6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ced8:	4621      	mov	r1, r4
 800ceda:	4628      	mov	r0, r5
 800cedc:	f000 f806 	bl	800ceec <__swsetup_r>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	d0d5      	beq.n	800ce90 <__swbuf_r+0x20>
 800cee4:	f04f 37ff 	mov.w	r7, #4294967295
 800cee8:	e7f4      	b.n	800ced4 <__swbuf_r+0x64>
	...

0800ceec <__swsetup_r>:
 800ceec:	b538      	push	{r3, r4, r5, lr}
 800ceee:	4b2a      	ldr	r3, [pc, #168]	; (800cf98 <__swsetup_r+0xac>)
 800cef0:	4605      	mov	r5, r0
 800cef2:	6818      	ldr	r0, [r3, #0]
 800cef4:	460c      	mov	r4, r1
 800cef6:	b118      	cbz	r0, 800cf00 <__swsetup_r+0x14>
 800cef8:	6a03      	ldr	r3, [r0, #32]
 800cefa:	b90b      	cbnz	r3, 800cf00 <__swsetup_r+0x14>
 800cefc:	f7ff fa18 	bl	800c330 <__sinit>
 800cf00:	89a3      	ldrh	r3, [r4, #12]
 800cf02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf06:	0718      	lsls	r0, r3, #28
 800cf08:	d422      	bmi.n	800cf50 <__swsetup_r+0x64>
 800cf0a:	06d9      	lsls	r1, r3, #27
 800cf0c:	d407      	bmi.n	800cf1e <__swsetup_r+0x32>
 800cf0e:	2309      	movs	r3, #9
 800cf10:	602b      	str	r3, [r5, #0]
 800cf12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cf16:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1a:	81a3      	strh	r3, [r4, #12]
 800cf1c:	e034      	b.n	800cf88 <__swsetup_r+0x9c>
 800cf1e:	0758      	lsls	r0, r3, #29
 800cf20:	d512      	bpl.n	800cf48 <__swsetup_r+0x5c>
 800cf22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf24:	b141      	cbz	r1, 800cf38 <__swsetup_r+0x4c>
 800cf26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf2a:	4299      	cmp	r1, r3
 800cf2c:	d002      	beq.n	800cf34 <__swsetup_r+0x48>
 800cf2e:	4628      	mov	r0, r5
 800cf30:	f7ff fb2a 	bl	800c588 <_free_r>
 800cf34:	2300      	movs	r3, #0
 800cf36:	6363      	str	r3, [r4, #52]	; 0x34
 800cf38:	89a3      	ldrh	r3, [r4, #12]
 800cf3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cf3e:	81a3      	strh	r3, [r4, #12]
 800cf40:	2300      	movs	r3, #0
 800cf42:	6063      	str	r3, [r4, #4]
 800cf44:	6923      	ldr	r3, [r4, #16]
 800cf46:	6023      	str	r3, [r4, #0]
 800cf48:	89a3      	ldrh	r3, [r4, #12]
 800cf4a:	f043 0308 	orr.w	r3, r3, #8
 800cf4e:	81a3      	strh	r3, [r4, #12]
 800cf50:	6923      	ldr	r3, [r4, #16]
 800cf52:	b94b      	cbnz	r3, 800cf68 <__swsetup_r+0x7c>
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cf5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf5e:	d003      	beq.n	800cf68 <__swsetup_r+0x7c>
 800cf60:	4621      	mov	r1, r4
 800cf62:	4628      	mov	r0, r5
 800cf64:	f000 f8a1 	bl	800d0aa <__smakebuf_r>
 800cf68:	89a0      	ldrh	r0, [r4, #12]
 800cf6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf6e:	f010 0301 	ands.w	r3, r0, #1
 800cf72:	d00a      	beq.n	800cf8a <__swsetup_r+0x9e>
 800cf74:	2300      	movs	r3, #0
 800cf76:	60a3      	str	r3, [r4, #8]
 800cf78:	6963      	ldr	r3, [r4, #20]
 800cf7a:	425b      	negs	r3, r3
 800cf7c:	61a3      	str	r3, [r4, #24]
 800cf7e:	6923      	ldr	r3, [r4, #16]
 800cf80:	b943      	cbnz	r3, 800cf94 <__swsetup_r+0xa8>
 800cf82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cf86:	d1c4      	bne.n	800cf12 <__swsetup_r+0x26>
 800cf88:	bd38      	pop	{r3, r4, r5, pc}
 800cf8a:	0781      	lsls	r1, r0, #30
 800cf8c:	bf58      	it	pl
 800cf8e:	6963      	ldrpl	r3, [r4, #20]
 800cf90:	60a3      	str	r3, [r4, #8]
 800cf92:	e7f4      	b.n	800cf7e <__swsetup_r+0x92>
 800cf94:	2000      	movs	r0, #0
 800cf96:	e7f7      	b.n	800cf88 <__swsetup_r+0x9c>
 800cf98:	20000168 	.word	0x20000168

0800cf9c <_raise_r>:
 800cf9c:	291f      	cmp	r1, #31
 800cf9e:	b538      	push	{r3, r4, r5, lr}
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	460d      	mov	r5, r1
 800cfa4:	d904      	bls.n	800cfb0 <_raise_r+0x14>
 800cfa6:	2316      	movs	r3, #22
 800cfa8:	6003      	str	r3, [r0, #0]
 800cfaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cfae:	bd38      	pop	{r3, r4, r5, pc}
 800cfb0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cfb2:	b112      	cbz	r2, 800cfba <_raise_r+0x1e>
 800cfb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cfb8:	b94b      	cbnz	r3, 800cfce <_raise_r+0x32>
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f000 f830 	bl	800d020 <_getpid_r>
 800cfc0:	462a      	mov	r2, r5
 800cfc2:	4601      	mov	r1, r0
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfca:	f000 b817 	b.w	800cffc <_kill_r>
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	d00a      	beq.n	800cfe8 <_raise_r+0x4c>
 800cfd2:	1c59      	adds	r1, r3, #1
 800cfd4:	d103      	bne.n	800cfde <_raise_r+0x42>
 800cfd6:	2316      	movs	r3, #22
 800cfd8:	6003      	str	r3, [r0, #0]
 800cfda:	2001      	movs	r0, #1
 800cfdc:	e7e7      	b.n	800cfae <_raise_r+0x12>
 800cfde:	2400      	movs	r4, #0
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cfe6:	4798      	blx	r3
 800cfe8:	2000      	movs	r0, #0
 800cfea:	e7e0      	b.n	800cfae <_raise_r+0x12>

0800cfec <raise>:
 800cfec:	4b02      	ldr	r3, [pc, #8]	; (800cff8 <raise+0xc>)
 800cfee:	4601      	mov	r1, r0
 800cff0:	6818      	ldr	r0, [r3, #0]
 800cff2:	f7ff bfd3 	b.w	800cf9c <_raise_r>
 800cff6:	bf00      	nop
 800cff8:	20000168 	.word	0x20000168

0800cffc <_kill_r>:
 800cffc:	b538      	push	{r3, r4, r5, lr}
 800cffe:	2300      	movs	r3, #0
 800d000:	4d06      	ldr	r5, [pc, #24]	; (800d01c <_kill_r+0x20>)
 800d002:	4604      	mov	r4, r0
 800d004:	4608      	mov	r0, r1
 800d006:	4611      	mov	r1, r2
 800d008:	602b      	str	r3, [r5, #0]
 800d00a:	f7f7 fcde 	bl	80049ca <_kill>
 800d00e:	1c43      	adds	r3, r0, #1
 800d010:	d102      	bne.n	800d018 <_kill_r+0x1c>
 800d012:	682b      	ldr	r3, [r5, #0]
 800d014:	b103      	cbz	r3, 800d018 <_kill_r+0x1c>
 800d016:	6023      	str	r3, [r4, #0]
 800d018:	bd38      	pop	{r3, r4, r5, pc}
 800d01a:	bf00      	nop
 800d01c:	200006dc 	.word	0x200006dc

0800d020 <_getpid_r>:
 800d020:	f7f7 bccc 	b.w	80049bc <_getpid>

0800d024 <_sbrk_r>:
 800d024:	b538      	push	{r3, r4, r5, lr}
 800d026:	2300      	movs	r3, #0
 800d028:	4d05      	ldr	r5, [pc, #20]	; (800d040 <_sbrk_r+0x1c>)
 800d02a:	4604      	mov	r4, r0
 800d02c:	4608      	mov	r0, r1
 800d02e:	602b      	str	r3, [r5, #0]
 800d030:	f7f7 fd4e 	bl	8004ad0 <_sbrk>
 800d034:	1c43      	adds	r3, r0, #1
 800d036:	d102      	bne.n	800d03e <_sbrk_r+0x1a>
 800d038:	682b      	ldr	r3, [r5, #0]
 800d03a:	b103      	cbz	r3, 800d03e <_sbrk_r+0x1a>
 800d03c:	6023      	str	r3, [r4, #0]
 800d03e:	bd38      	pop	{r3, r4, r5, pc}
 800d040:	200006dc 	.word	0x200006dc

0800d044 <memchr>:
 800d044:	4603      	mov	r3, r0
 800d046:	b510      	push	{r4, lr}
 800d048:	b2c9      	uxtb	r1, r1
 800d04a:	4402      	add	r2, r0
 800d04c:	4293      	cmp	r3, r2
 800d04e:	4618      	mov	r0, r3
 800d050:	d101      	bne.n	800d056 <memchr+0x12>
 800d052:	2000      	movs	r0, #0
 800d054:	e003      	b.n	800d05e <memchr+0x1a>
 800d056:	7804      	ldrb	r4, [r0, #0]
 800d058:	3301      	adds	r3, #1
 800d05a:	428c      	cmp	r4, r1
 800d05c:	d1f6      	bne.n	800d04c <memchr+0x8>
 800d05e:	bd10      	pop	{r4, pc}

0800d060 <__swhatbuf_r>:
 800d060:	b570      	push	{r4, r5, r6, lr}
 800d062:	460c      	mov	r4, r1
 800d064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d068:	4615      	mov	r5, r2
 800d06a:	2900      	cmp	r1, #0
 800d06c:	461e      	mov	r6, r3
 800d06e:	b096      	sub	sp, #88	; 0x58
 800d070:	da0c      	bge.n	800d08c <__swhatbuf_r+0x2c>
 800d072:	89a3      	ldrh	r3, [r4, #12]
 800d074:	2100      	movs	r1, #0
 800d076:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d07a:	bf0c      	ite	eq
 800d07c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d080:	2340      	movne	r3, #64	; 0x40
 800d082:	2000      	movs	r0, #0
 800d084:	6031      	str	r1, [r6, #0]
 800d086:	602b      	str	r3, [r5, #0]
 800d088:	b016      	add	sp, #88	; 0x58
 800d08a:	bd70      	pop	{r4, r5, r6, pc}
 800d08c:	466a      	mov	r2, sp
 800d08e:	f000 f849 	bl	800d124 <_fstat_r>
 800d092:	2800      	cmp	r0, #0
 800d094:	dbed      	blt.n	800d072 <__swhatbuf_r+0x12>
 800d096:	9901      	ldr	r1, [sp, #4]
 800d098:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d09c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d0a0:	4259      	negs	r1, r3
 800d0a2:	4159      	adcs	r1, r3
 800d0a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0a8:	e7eb      	b.n	800d082 <__swhatbuf_r+0x22>

0800d0aa <__smakebuf_r>:
 800d0aa:	898b      	ldrh	r3, [r1, #12]
 800d0ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d0ae:	079d      	lsls	r5, r3, #30
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	460c      	mov	r4, r1
 800d0b4:	d507      	bpl.n	800d0c6 <__smakebuf_r+0x1c>
 800d0b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d0ba:	6023      	str	r3, [r4, #0]
 800d0bc:	6123      	str	r3, [r4, #16]
 800d0be:	2301      	movs	r3, #1
 800d0c0:	6163      	str	r3, [r4, #20]
 800d0c2:	b002      	add	sp, #8
 800d0c4:	bd70      	pop	{r4, r5, r6, pc}
 800d0c6:	466a      	mov	r2, sp
 800d0c8:	ab01      	add	r3, sp, #4
 800d0ca:	f7ff ffc9 	bl	800d060 <__swhatbuf_r>
 800d0ce:	9900      	ldr	r1, [sp, #0]
 800d0d0:	4605      	mov	r5, r0
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f7ff fac0 	bl	800c658 <_malloc_r>
 800d0d8:	b948      	cbnz	r0, 800d0ee <__smakebuf_r+0x44>
 800d0da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0de:	059a      	lsls	r2, r3, #22
 800d0e0:	d4ef      	bmi.n	800d0c2 <__smakebuf_r+0x18>
 800d0e2:	f023 0303 	bic.w	r3, r3, #3
 800d0e6:	f043 0302 	orr.w	r3, r3, #2
 800d0ea:	81a3      	strh	r3, [r4, #12]
 800d0ec:	e7e3      	b.n	800d0b6 <__smakebuf_r+0xc>
 800d0ee:	89a3      	ldrh	r3, [r4, #12]
 800d0f0:	6020      	str	r0, [r4, #0]
 800d0f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0f6:	81a3      	strh	r3, [r4, #12]
 800d0f8:	9b00      	ldr	r3, [sp, #0]
 800d0fa:	6120      	str	r0, [r4, #16]
 800d0fc:	6163      	str	r3, [r4, #20]
 800d0fe:	9b01      	ldr	r3, [sp, #4]
 800d100:	b15b      	cbz	r3, 800d11a <__smakebuf_r+0x70>
 800d102:	4630      	mov	r0, r6
 800d104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d108:	f000 f81e 	bl	800d148 <_isatty_r>
 800d10c:	b128      	cbz	r0, 800d11a <__smakebuf_r+0x70>
 800d10e:	89a3      	ldrh	r3, [r4, #12]
 800d110:	f023 0303 	bic.w	r3, r3, #3
 800d114:	f043 0301 	orr.w	r3, r3, #1
 800d118:	81a3      	strh	r3, [r4, #12]
 800d11a:	89a3      	ldrh	r3, [r4, #12]
 800d11c:	431d      	orrs	r5, r3
 800d11e:	81a5      	strh	r5, [r4, #12]
 800d120:	e7cf      	b.n	800d0c2 <__smakebuf_r+0x18>
	...

0800d124 <_fstat_r>:
 800d124:	b538      	push	{r3, r4, r5, lr}
 800d126:	2300      	movs	r3, #0
 800d128:	4d06      	ldr	r5, [pc, #24]	; (800d144 <_fstat_r+0x20>)
 800d12a:	4604      	mov	r4, r0
 800d12c:	4608      	mov	r0, r1
 800d12e:	4611      	mov	r1, r2
 800d130:	602b      	str	r3, [r5, #0]
 800d132:	f7f7 fca8 	bl	8004a86 <_fstat>
 800d136:	1c43      	adds	r3, r0, #1
 800d138:	d102      	bne.n	800d140 <_fstat_r+0x1c>
 800d13a:	682b      	ldr	r3, [r5, #0]
 800d13c:	b103      	cbz	r3, 800d140 <_fstat_r+0x1c>
 800d13e:	6023      	str	r3, [r4, #0]
 800d140:	bd38      	pop	{r3, r4, r5, pc}
 800d142:	bf00      	nop
 800d144:	200006dc 	.word	0x200006dc

0800d148 <_isatty_r>:
 800d148:	b538      	push	{r3, r4, r5, lr}
 800d14a:	2300      	movs	r3, #0
 800d14c:	4d05      	ldr	r5, [pc, #20]	; (800d164 <_isatty_r+0x1c>)
 800d14e:	4604      	mov	r4, r0
 800d150:	4608      	mov	r0, r1
 800d152:	602b      	str	r3, [r5, #0]
 800d154:	f7f7 fca6 	bl	8004aa4 <_isatty>
 800d158:	1c43      	adds	r3, r0, #1
 800d15a:	d102      	bne.n	800d162 <_isatty_r+0x1a>
 800d15c:	682b      	ldr	r3, [r5, #0]
 800d15e:	b103      	cbz	r3, 800d162 <_isatty_r+0x1a>
 800d160:	6023      	str	r3, [r4, #0]
 800d162:	bd38      	pop	{r3, r4, r5, pc}
 800d164:	200006dc 	.word	0x200006dc

0800d168 <_init>:
 800d168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d16a:	bf00      	nop
 800d16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d16e:	bc08      	pop	{r3}
 800d170:	469e      	mov	lr, r3
 800d172:	4770      	bx	lr

0800d174 <_fini>:
 800d174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d176:	bf00      	nop
 800d178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d17a:	bc08      	pop	{r3}
 800d17c:	469e      	mov	lr, r3
 800d17e:	4770      	bx	lr
