// Seed: 3569848222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout supply0 id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  assign module_1.id_2 = 0;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_36 = id_31;
  wire [1 : 1] id_37;
  logic id_38;
  ;
  assign id_32 = {id_1{id_31}};
  assign id_19 = 1;
  wire id_39;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
);
  wire [1 'b0 : -1] id_1;
  logic _id_2;
  parameter id_3 = 1;
  logic [id_2 : 1] id_4;
  ;
  wire  id_5;
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_1,
      id_5,
      id_6,
      id_6,
      id_4,
      id_7,
      id_7,
      id_3,
      id_3,
      id_5,
      id_5,
      id_6,
      id_1,
      id_6,
      id_4,
      id_5,
      id_5,
      id_6,
      id_1,
      id_7,
      id_3,
      id_1,
      id_3,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_3,
      id_4,
      id_5
  );
endmodule
