

================================================================
== Vivado HLS Report for 'obs_key_from_virtual_key'
================================================================
* Date:           Wed Apr  1 18:52:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.224|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %code) nounwind, !map !550"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !556"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @obs_key_from_virtual) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%code_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %code) nounwind" [extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:236]   --->   Operation 5 'read' 'code_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "switch i32 %code_read, label %._crit_edge [
    i32 230, label %1
    i32 229, label %1
    i32 227, label %1
    i32 225, label %1
    i32 224, label %1
    i32 222, label %1
    i32 221, label %1
    i32 219, label %1
    i32 218, label %1
    i32 217, label %1
    i32 216, label %1
    i32 197, label %1
    i32 195, label %1
    i32 193, label %1
    i32 192, label %1
    i32 191, label %1
    i32 189, label %1
    i32 187, label %1
    i32 185, label %1
    i32 182, label %1
    i32 181, label %1
    i32 180, label %1
    i32 179, label %1
    i32 178, label %1
    i32 177, label %1
    i32 176, label %1
    i32 239, label %1
    i32 238, label %1
    i32 237, label %1
    i32 236, label %1
    i32 235, label %1
    i32 234, label %1
    i32 233, label %1
    i32 232, label %1
    i32 231, label %1
    i32 240, label %1
    i32 138, label %1
    i32 169, label %1
    i32 172, label %1
    i32 131, label %1
    i32 132, label %1
    i32 194, label %1
    i32 223, label %1
    i32 196, label %1
    i32 186, label %1
    i32 228, label %1
    i32 184, label %1
    i32 188, label %1
    i32 220, label %1
    i32 226, label %1
    i32 190, label %1
    i32 183, label %1
    i32 175, label %1
    i32 144, label %1
    i32 168, label %1
    i32 157, label %1
    i32 155, label %1
    i32 154, label %1
    i32 153, label %1
    i32 152, label %1
    i32 151, label %1
    i32 150, label %1
    i32 149, label %1
    i32 167, label %1
    i32 166, label %1
    i32 165, label %1
    i32 146, label %1
    i32 145, label %1
    i32 139, label %1
    i32 148, label %1
    i32 170, label %1
    i32 140, label %1
    i32 137, label %1
    i32 143, label %1
    i32 171, label %1
    i32 130, label %1
    i32 205, label %1
    i32 203, label %1
    i32 199, label %1
    i32 200, label %1
    i32 198, label %1
    i32 202, label %1
    i32 214, label %1
    i32 213, label %1
    i32 212, label %1
    i32 211, label %1
    i32 210, label %1
    i32 209, label %1
    i32 208, label %1
    i32 207, label %1
    i32 206, label %1
    i32 215, label %1
    i32 204, label %1
    i32 201, label %1
    i32 164, label %1
    i32 163, label %1
    i32 162, label %1
    i32 161, label %1
    i32 160, label %1
    i32 159, label %1
    i32 158, label %1
    i32 156, label %1
    i32 173, label %1
    i32 133, label %1
    i32 141, label %1
    i32 174, label %1
    i32 136, label %1
    i32 134, label %1
    i32 135, label %1
    i32 54, label %1
    i32 147, label %._crit_edge4
    i32 142, label %._crit_edge4
    i32 129, label %._crit_edge4
    i32 128, label %._crit_edge4
  ]" [extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:238]   --->   Operation 6 'switch' <Predicate = true> <Delay = 1.22>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br label %._crit_edge" [extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:364]   --->   Operation 7 'br' <Predicate = (code_read == 128) | (code_read == 129) | (code_read == 142) | (code_read == 147)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br label %1" [extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:366]   --->   Operation 8 'br' <Predicate = 111.000000 bdd nodes> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "ret i32 0" [extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:367]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'code' (extr_.obs-studiolibobsobs-cocoa.c_obs_key_from_virtual_key_with_main.c:236) [5]  (0 ns)
	blocking operation 1.22 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
