

================================================================
== Vivado HLS Report for 'operator_mul'
================================================================
* Date:           Fri Jan 17 13:00:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Ultrascale_integrate_HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     45|    3195|    3141|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|    1280|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     45|    4475|    3141|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U1  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U2  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U3  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U4  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U5  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U6  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U7  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U8  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1_U9  |integrateKernel_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U10  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U11  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U12  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U13  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U14  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U15  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U16  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U17  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1_U18  |integrateKernel_fmul_32ns_32ns_32_2_max_dsp_1   |        0|      3|  128|  135|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |Total                                              |                                                |        0|     45| 3195| 3141|
    +---------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |M_data_read_int_reg           |  512|   0|  512|          0|
    |tmp1_reg_500                  |   32|   0|   32|          0|
    |tmp2_reg_505                  |   32|   0|   32|          0|
    |tmp3_reg_510                  |   32|   0|   32|          0|
    |tmp4_reg_515                  |   32|   0|   32|          0|
    |tmp5_reg_520                  |   32|   0|   32|          0|
    |tmp_13_reg_430                |   32|   0|   32|          0|
    |tmp_13_reg_430_pp0_iter1_reg  |   32|   0|   32|          0|
    |tmp_20_i1_reg_475             |   32|   0|   32|          0|
    |tmp_20_i7_reg_460             |   32|   0|   32|          0|
    |tmp_20_i_reg_445              |   32|   0|   32|          0|
    |tmp_3_reg_410                 |   32|   0|   32|          0|
    |tmp_3_reg_410_pp0_iter1_reg   |   32|   0|   32|          0|
    |tmp_4_reg_390                 |   32|   0|   32|          0|
    |tmp_4_reg_390_pp0_iter1_reg   |   32|   0|   32|          0|
    |tmp_i1_16_reg_470             |   32|   0|   32|          0|
    |tmp_i1_reg_465                |   32|   0|   32|          0|
    |tmp_i4_reg_450                |   32|   0|   32|          0|
    |tmp_i5_reg_455                |   32|   0|   32|          0|
    |tmp_i_15_reg_440              |   32|   0|   32|          0|
    |tmp_i_reg_435                 |   32|   0|   32|          0|
    |tmp_reg_495                   |   32|   0|   32|          0|
    |v_x_read_int_reg              |   32|   0|   32|          0|
    |v_y_read_int_reg              |   32|   0|   32|          0|
    |v_z_read_int_reg              |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1280|   0| 1280|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   operator*  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   operator*  | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |   operator*  | return value |
|ap_return_1  | out |   32| ap_ctrl_hs |   operator*  | return value |
|ap_return_2  | out |   32| ap_ctrl_hs |   operator*  | return value |
|M_data_read  |  in |  512|   ap_none  |  M_data_read |    scalar    |
|v_x_read     |  in |   32|   ap_none  |   v_x_read   |    scalar    |
|v_y_read     |  in |   32|   ap_none  |   v_y_read   |    scalar    |
|v_z_read     |  in |   32|   ap_none  |   v_z_read   |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_z_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %v_z_read)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:331]   --->   Operation 11 'read' 'v_z_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_y_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %v_y_read)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:331]   --->   Operation 12 'read' 'v_y_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_x_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %v_x_read)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:331]   --->   Operation 13 'read' 'v_x_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%M_data_read_1 = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %M_data_read)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:331]   --->   Operation 14 'read' 'M_data_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i512 %M_data_read_1 to i32" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 15 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%val_x = bitcast i32 %tmp_6 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 16 'bitcast' 'val_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 128, i32 159)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 17 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%val_y = bitcast i32 %tmp_8 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 18 'bitcast' 'val_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 256, i32 287)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%val_z = bitcast i32 %tmp_s to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 20 'bitcast' 'val_z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (8.41ns)   --->   "%tmp_i = fmul float %val_x, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 21 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (8.41ns)   --->   "%tmp_i_15 = fmul float %val_y, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 22 'fmul' 'tmp_i_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (8.41ns)   --->   "%tmp_20_i = fmul float %val_z, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 23 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 384, i32 415)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 32, i32 63)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 25 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%val_x_1 = bitcast i32 %tmp_9 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 26 'bitcast' 'val_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 160, i32 191)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%val_y_1 = bitcast i32 %tmp_1 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 28 'bitcast' 'val_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 288, i32 319)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%val_z_1 = bitcast i32 %tmp_2 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 30 'bitcast' 'val_z_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (8.41ns)   --->   "%tmp_i4 = fmul float %val_x_1, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 31 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [2/2] (8.41ns)   --->   "%tmp_i5 = fmul float %val_y_1, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 32 'fmul' 'tmp_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [2/2] (8.41ns)   --->   "%tmp_20_i7 = fmul float %val_z_1, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 33 'fmul' 'tmp_20_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 416, i32 447)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 64, i32 95)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 35 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%val_x_2 = bitcast i32 %tmp_10 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 36 'bitcast' 'val_x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 192, i32 223)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 37 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%val_y_2 = bitcast i32 %tmp_11 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 38 'bitcast' 'val_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 320, i32 351)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 39 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%val_z_2 = bitcast i32 %tmp_12 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 40 'bitcast' 'val_z_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (8.41ns)   --->   "%tmp_i1 = fmul float %val_x_2, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 41 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [2/2] (8.41ns)   --->   "%tmp_i1_16 = fmul float %val_y_2, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 42 'fmul' 'tmp_i1_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [2/2] (8.41ns)   --->   "%tmp_20_i1 = fmul float %val_z_2, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 43 'fmul' 'tmp_20_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %M_data_read_1, i32 448, i32 479)" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 44 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.41>
ST_2 : Operation 45 [1/2] (8.41ns)   --->   "%tmp_i = fmul float %val_x, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 45 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/2] (8.41ns)   --->   "%tmp_i_15 = fmul float %val_y, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 46 'fmul' 'tmp_i_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/2] (8.41ns)   --->   "%tmp_20_i = fmul float %val_z, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 47 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (8.41ns)   --->   "%tmp_i4 = fmul float %val_x_1, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 48 'fmul' 'tmp_i4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (8.41ns)   --->   "%tmp_i5 = fmul float %val_y_1, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 49 'fmul' 'tmp_i5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (8.41ns)   --->   "%tmp_20_i7 = fmul float %val_z_1, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 50 'fmul' 'tmp_20_i7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (8.41ns)   --->   "%tmp_i1 = fmul float %val_x_2, %v_x_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 51 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (8.41ns)   --->   "%tmp_i1_16 = fmul float %val_y_2, %v_y_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 52 'fmul' 'tmp_i1_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (8.41ns)   --->   "%tmp_20_i1 = fmul float %val_z_2, %v_z_read_1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/cutil_math.h:1070->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 53 'fmul' 'tmp_20_i1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = bitcast i32 %tmp_4 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 54 'bitcast' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [4/4] (6.43ns)   --->   "%tmp = fadd float %tmp_i, %tmp_i_15" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 55 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [4/4] (6.43ns)   --->   "%tmp1 = fadd float %tmp_20_i, %tmp_7" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 56 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = bitcast i32 %tmp_3 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 57 'bitcast' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [4/4] (6.43ns)   --->   "%tmp2 = fadd float %tmp_i4, %tmp_i5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 58 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [4/4] (6.43ns)   --->   "%tmp3 = fadd float %tmp_20_i7, %tmp_5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 59 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_14 = bitcast i32 %tmp_13 to float" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 60 'bitcast' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [4/4] (6.43ns)   --->   "%tmp4 = fadd float %tmp_i1, %tmp_i1_16" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 61 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [4/4] (6.43ns)   --->   "%tmp5 = fadd float %tmp_20_i1, %tmp_14" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 62 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 63 [3/4] (6.43ns)   --->   "%tmp = fadd float %tmp_i, %tmp_i_15" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 63 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [3/4] (6.43ns)   --->   "%tmp1 = fadd float %tmp_20_i, %tmp_7" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 64 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [3/4] (6.43ns)   --->   "%tmp2 = fadd float %tmp_i4, %tmp_i5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 65 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [3/4] (6.43ns)   --->   "%tmp3 = fadd float %tmp_20_i7, %tmp_5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 66 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [3/4] (6.43ns)   --->   "%tmp4 = fadd float %tmp_i1, %tmp_i1_16" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 67 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [3/4] (6.43ns)   --->   "%tmp5 = fadd float %tmp_20_i1, %tmp_14" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 68 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 69 [2/4] (6.43ns)   --->   "%tmp = fadd float %tmp_i, %tmp_i_15" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 69 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/4] (6.43ns)   --->   "%tmp1 = fadd float %tmp_20_i, %tmp_7" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 70 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/4] (6.43ns)   --->   "%tmp2 = fadd float %tmp_i4, %tmp_i5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 71 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [2/4] (6.43ns)   --->   "%tmp3 = fadd float %tmp_20_i7, %tmp_5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 72 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [2/4] (6.43ns)   --->   "%tmp4 = fadd float %tmp_i1, %tmp_i1_16" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 73 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [2/4] (6.43ns)   --->   "%tmp5 = fadd float %tmp_20_i1, %tmp_14" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 74 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 75 [1/4] (6.43ns)   --->   "%tmp = fadd float %tmp_i, %tmp_i_15" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 75 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/4] (6.43ns)   --->   "%tmp1 = fadd float %tmp_20_i, %tmp_7" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 76 'fadd' 'tmp1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/4] (6.43ns)   --->   "%tmp2 = fadd float %tmp_i4, %tmp_i5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 77 'fadd' 'tmp2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/4] (6.43ns)   --->   "%tmp3 = fadd float %tmp_20_i7, %tmp_5" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 78 'fadd' 'tmp3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/4] (6.43ns)   --->   "%tmp4 = fadd float %tmp_i1, %tmp_i1_16" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 79 'fadd' 'tmp4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/4] (6.43ns)   --->   "%tmp5 = fadd float %tmp_20_i1, %tmp_14" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 80 'fadd' 'tmp5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 81 [4/4] (6.43ns)   --->   "%val_x_3 = fadd float %tmp1, %tmp" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 81 'fadd' 'val_x_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [4/4] (6.43ns)   --->   "%val_y_3 = fadd float %tmp3, %tmp2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 82 'fadd' 'val_y_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [4/4] (6.43ns)   --->   "%val_z_3 = fadd float %tmp5, %tmp4" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 83 'fadd' 'val_z_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 84 [3/4] (6.43ns)   --->   "%val_x_3 = fadd float %tmp1, %tmp" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 84 'fadd' 'val_x_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [3/4] (6.43ns)   --->   "%val_y_3 = fadd float %tmp3, %tmp2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 85 'fadd' 'val_y_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [3/4] (6.43ns)   --->   "%val_z_3 = fadd float %tmp5, %tmp4" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 86 'fadd' 'val_z_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 87 [2/4] (6.43ns)   --->   "%val_x_3 = fadd float %tmp1, %tmp" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 87 'fadd' 'val_x_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [2/4] (6.43ns)   --->   "%val_y_3 = fadd float %tmp3, %tmp2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 88 'fadd' 'val_y_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [2/4] (6.43ns)   --->   "%val_z_3 = fadd float %tmp5, %tmp4" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 89 'fadd' 'val_z_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 90 [1/4] (6.43ns)   --->   "%val_x_3 = fadd float %tmp1, %tmp" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:333]   --->   Operation 90 'fadd' 'val_x_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/4] (6.43ns)   --->   "%val_y_3 = fadd float %tmp3, %tmp2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:334]   --->   Operation 91 'fadd' 'val_y_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/4] (6.43ns)   --->   "%val_z_3 = fadd float %tmp5, %tmp4" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 92 'fadd' 'val_z_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { float, float, float } undef, float %val_x_3, 0" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/vector_types.h:376->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 93 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { float, float, float } %mrv_i, float %val_y_3, 1" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/vector_types.h:376->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 94 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { float, float, float } %mrv_1_i, float %val_z_3, 2" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/thirdparty/vector_types.h:376->/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 95 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "ret { float, float, float } %mrv_2_i" [/home/pastoikos/Documents/Ultrascale_integrate_HLS/include/commons.h:335]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_data_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_x_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_y_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_z_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_z_read_1    (read       ) [ 01100000000]
v_y_read_1    (read       ) [ 01100000000]
v_x_read_1    (read       ) [ 01100000000]
M_data_read_1 (read       ) [ 00000000000]
tmp_6         (trunc      ) [ 00000000000]
val_x         (bitcast    ) [ 01100000000]
tmp_8         (partselect ) [ 00000000000]
val_y         (bitcast    ) [ 01100000000]
tmp_s         (partselect ) [ 00000000000]
val_z         (bitcast    ) [ 01100000000]
tmp_4         (partselect ) [ 01110000000]
tmp_9         (partselect ) [ 00000000000]
val_x_1       (bitcast    ) [ 01100000000]
tmp_1         (partselect ) [ 00000000000]
val_y_1       (bitcast    ) [ 01100000000]
tmp_2         (partselect ) [ 00000000000]
val_z_1       (bitcast    ) [ 01100000000]
tmp_3         (partselect ) [ 01110000000]
tmp_10        (partselect ) [ 00000000000]
val_x_2       (bitcast    ) [ 01100000000]
tmp_11        (partselect ) [ 00000000000]
val_y_2       (bitcast    ) [ 01100000000]
tmp_12        (partselect ) [ 00000000000]
val_z_2       (bitcast    ) [ 01100000000]
tmp_13        (partselect ) [ 01110000000]
tmp_i         (fmul       ) [ 01011110000]
tmp_i_15      (fmul       ) [ 01011110000]
tmp_20_i      (fmul       ) [ 01011110000]
tmp_i4        (fmul       ) [ 01011110000]
tmp_i5        (fmul       ) [ 01011110000]
tmp_20_i7     (fmul       ) [ 01011110000]
tmp_i1        (fmul       ) [ 01011110000]
tmp_i1_16     (fmul       ) [ 01011110000]
tmp_20_i1     (fmul       ) [ 01011110000]
tmp_7         (bitcast    ) [ 01001110000]
tmp_5         (bitcast    ) [ 01001110000]
tmp_14        (bitcast    ) [ 01001110000]
tmp           (fadd       ) [ 01000001111]
tmp1          (fadd       ) [ 01000001111]
tmp2          (fadd       ) [ 01000001111]
tmp3          (fadd       ) [ 01000001111]
tmp4          (fadd       ) [ 01000001111]
tmp5          (fadd       ) [ 01000001111]
val_x_3       (fadd       ) [ 00000000000]
val_y_3       (fadd       ) [ 00000000000]
val_z_3       (fadd       ) [ 00000000000]
mrv_i         (insertvalue) [ 00000000000]
mrv_1_i       (insertvalue) [ 00000000000]
mrv_2_i       (insertvalue) [ 00000000000]
StgValue_96   (ret        ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_data_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_data_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_x_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_x_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_y_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_y_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_z_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_z_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="v_z_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_z_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v_y_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_y_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v_x_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_x_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="M_data_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="512" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_data_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="val_x_3/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="val_y_3/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="val_z_3/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_15/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20_i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i5/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20_i7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i1_16/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20_i1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_6_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="512" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="val_x_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_x/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="512" slack="0"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="0" index="3" bw="9" slack="0"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="val_y_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_y/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="10" slack="0"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="val_z_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_z/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="512" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="0" index="3" bw="10" slack="0"/>
<pin id="209" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="512" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="val_x_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_x_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="512" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="0" index="3" bw="9" slack="0"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="val_y_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_y_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="512" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="0" index="3" bw="10" slack="0"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="val_z_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_z_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="512" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="0" index="3" bw="10" slack="0"/>
<pin id="264" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_10_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="8" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="val_x_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_x_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_11_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="512" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="0" index="3" bw="9" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="val_y_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_y_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="512" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="0" index="3" bw="10" slack="0"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="val_z_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_z_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_13_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="512" slack="0"/>
<pin id="317" dir="0" index="2" bw="10" slack="0"/>
<pin id="318" dir="0" index="3" bw="10" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mrv_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="96" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mrv_1_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="96" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_2_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="96" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/10 "/>
</bind>
</comp>

<comp id="354" class="1005" name="v_z_read_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_z_read_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="v_y_read_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_y_read_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="v_x_read_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_x_read_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="val_x_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_x "/>
</bind>
</comp>

<comp id="380" class="1005" name="val_y_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_y "/>
</bind>
</comp>

<comp id="385" class="1005" name="val_z_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_z "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="395" class="1005" name="val_x_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_x_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="val_y_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_y_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="val_z_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_z_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="val_x_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_x_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="val_y_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_y_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="val_z_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_z_2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_13_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_i_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_i_15_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_15 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_20_i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_i4_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_i5_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i5 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_20_i7_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i7 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_i1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_i1_16_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_16 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_20_i1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_7_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_5_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_14_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp5_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="124"><net_src comp="72" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="60" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="66" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="60" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="72" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="66" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="60" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="78" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="78" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="78" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="78" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="78" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="78" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="78" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="78" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="78" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="78" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="299" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="78" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="108" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="112" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="116" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="60" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="364"><net_src comp="66" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="371"><net_src comp="72" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="378"><net_src comp="169" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="383"><net_src comp="184" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="388"><net_src comp="199" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="393"><net_src comp="204" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="398"><net_src comp="224" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="403"><net_src comp="239" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="408"><net_src comp="254" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="413"><net_src comp="259" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="418"><net_src comp="279" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="423"><net_src comp="294" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="428"><net_src comp="309" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="433"><net_src comp="314" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="438"><net_src comp="120" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="443"><net_src comp="125" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="448"><net_src comp="130" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="453"><net_src comp="135" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="458"><net_src comp="140" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="463"><net_src comp="145" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="468"><net_src comp="150" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="473"><net_src comp="155" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="478"><net_src comp="160" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="483"><net_src comp="324" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="488"><net_src comp="328" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="493"><net_src comp="332" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="498"><net_src comp="84" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="503"><net_src comp="88" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="508"><net_src comp="92" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="513"><net_src comp="96" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="518"><net_src comp="100" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="523"><net_src comp="104" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_data_read | {}
	Port: v_x_read | {}
	Port: v_y_read | {}
	Port: v_z_read | {}
 - Input state : 
	Port: operator* : M_data_read | {1 }
	Port: operator* : v_x_read | {1 }
	Port: operator* : v_y_read | {1 }
	Port: operator* : v_z_read | {1 }
  - Chain level:
	State 1
		val_x : 1
		val_y : 1
		val_z : 1
		tmp_i : 2
		tmp_i_15 : 2
		tmp_20_i : 2
		val_x_1 : 1
		val_y_1 : 1
		val_z_1 : 1
		tmp_i4 : 2
		tmp_i5 : 2
		tmp_20_i7 : 2
		val_x_2 : 1
		val_y_2 : 1
		val_z_2 : 1
		tmp_i1 : 2
		tmp_i1_16 : 2
		tmp_20_i1 : 2
	State 2
	State 3
		tmp1 : 1
		tmp3 : 1
		tmp5 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		mrv_i : 1
		mrv_1_i : 2
		mrv_2_i : 3
		StgValue_96 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_84        |    2    |   227   |   214   |
|          |         grp_fu_88        |    2    |   227   |   214   |
|          |         grp_fu_92        |    2    |   227   |   214   |
|          |         grp_fu_96        |    2    |   227   |   214   |
|   fadd   |        grp_fu_100        |    2    |   227   |   214   |
|          |        grp_fu_104        |    2    |   227   |   214   |
|          |        grp_fu_108        |    2    |   227   |   214   |
|          |        grp_fu_112        |    2    |   227   |   214   |
|          |        grp_fu_116        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_120        |    3    |   128   |   135   |
|          |        grp_fu_125        |    3    |   128   |   135   |
|          |        grp_fu_130        |    3    |   128   |   135   |
|          |        grp_fu_135        |    3    |   128   |   135   |
|   fmul   |        grp_fu_140        |    3    |   128   |   135   |
|          |        grp_fu_145        |    3    |   128   |   135   |
|          |        grp_fu_150        |    3    |   128   |   135   |
|          |        grp_fu_155        |    3    |   128   |   135   |
|          |        grp_fu_160        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|          |   v_z_read_1_read_fu_60  |    0    |    0    |    0    |
|   read   |   v_y_read_1_read_fu_66  |    0    |    0    |    0    |
|          |   v_x_read_1_read_fu_72  |    0    |    0    |    0    |
|          | M_data_read_1_read_fu_78 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_6_fu_165       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_8_fu_174       |    0    |    0    |    0    |
|          |       tmp_s_fu_189       |    0    |    0    |    0    |
|          |       tmp_4_fu_204       |    0    |    0    |    0    |
|          |       tmp_9_fu_214       |    0    |    0    |    0    |
|          |       tmp_1_fu_229       |    0    |    0    |    0    |
|partselect|       tmp_2_fu_244       |    0    |    0    |    0    |
|          |       tmp_3_fu_259       |    0    |    0    |    0    |
|          |       tmp_10_fu_269      |    0    |    0    |    0    |
|          |       tmp_11_fu_284      |    0    |    0    |    0    |
|          |       tmp_12_fu_299      |    0    |    0    |    0    |
|          |       tmp_13_fu_314      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       mrv_i_fu_336       |    0    |    0    |    0    |
|insertvalue|      mrv_1_i_fu_342      |    0    |    0    |    0    |
|          |      mrv_2_i_fu_348      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    45   |   3195  |   3141  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   tmp1_reg_500   |   32   |
|   tmp2_reg_505   |   32   |
|   tmp3_reg_510   |   32   |
|   tmp4_reg_515   |   32   |
|   tmp5_reg_520   |   32   |
|  tmp_13_reg_430  |   32   |
|  tmp_14_reg_490  |   32   |
| tmp_20_i1_reg_475|   32   |
| tmp_20_i7_reg_460|   32   |
| tmp_20_i_reg_445 |   32   |
|   tmp_3_reg_410  |   32   |
|   tmp_4_reg_390  |   32   |
|   tmp_5_reg_485  |   32   |
|   tmp_7_reg_480  |   32   |
| tmp_i1_16_reg_470|   32   |
|  tmp_i1_reg_465  |   32   |
|  tmp_i4_reg_450  |   32   |
|  tmp_i5_reg_455  |   32   |
| tmp_i_15_reg_440 |   32   |
|   tmp_i_reg_435  |   32   |
|    tmp_reg_495   |   32   |
|v_x_read_1_reg_368|   32   |
|v_y_read_1_reg_361|   32   |
|v_z_read_1_reg_354|   32   |
|  val_x_1_reg_395 |   32   |
|  val_x_2_reg_415 |   32   |
|   val_x_reg_375  |   32   |
|  val_y_1_reg_400 |   32   |
|  val_y_2_reg_420 |   32   |
|   val_y_reg_380  |   32   |
|  val_z_1_reg_405 |   32   |
|  val_z_2_reg_425 |   32   |
|   val_z_reg_385  |   32   |
+------------------+--------+
|       Total      |  1056  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_130 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_130 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_135 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_140 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_145 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_145 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_150 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_150 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_155 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_155 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_160 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_160 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1344  ||  13.776 ||   189   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  3195  |  3141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   189  |
|  Register |    -   |    -   |  1056  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   13   |  4251  |  3330  |
+-----------+--------+--------+--------+--------+
