#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 21 03:23:38 2024
# Process ID: 26756
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19932 E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :15834 MB
# Total Virtual     :24316 MB
# Available Virtual :13321 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/GiaPhuc/Project_1/Dense_0/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/utils_1/imports/synth_1/layer_dense0.dcp
WARNING: [Project 1-865] Could not find the file E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/utils_1/imports/synth_1/layer_dense0.dcp
WARNING: [Project 1-865] Could not find the file E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/utils_1/imports/synth_1/layer_dense0.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1524.770 ; gain = 480.637
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/sim/ram_data_fc64_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_data_fc64_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/sim/ram_data_fc64_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_data_fc64_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/sim/ram_data_fc64_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_data_fc64_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/sim/ram_data_fc64_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_data_fc64_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/sim/rom_weight_fc64_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_weight_fc64_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/sim/rom_weight_fc64_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_weight_fc64_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/sim/rom_weight_fc64_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_weight_fc64_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/sim/rom_weight_fc64_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_weight_fc64_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/sim/rom_bias_fc64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_bias_fc64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/sim/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/hdl/multiply_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/sim/multiply_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiply_mult_gen_0_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1568.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1606.590 ; gain = 33.562
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 1606.590 ; gain = 40.762
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'neuron_done' [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'layer_out' [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv:93]
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1641.508 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'neuron_done' [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'layer_out' [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv:93]
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:124]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1641.508 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1641.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1641.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1641.508 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1641.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 1643.586 ; gain = 1.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1751.488 ; gain = 107.723
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1751.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1751.488 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1751.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1751.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 1751.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1988.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1988.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.645 ; gain = 10.961
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1999.645 ; gain = 10.961
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1999.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1999.645 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1999.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1999.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1999.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.312 ; gain = 12.215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2018.312 ; gain = 12.215
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 2018.312 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2018.312 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2018.312 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.312 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2018.312 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3024.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3024.234 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:30 . Memory (MB): peak = 3024.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3250.121 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
add_bp {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv} 56
remove_bps -file {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv} -line 56
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:04 . Memory (MB): peak = 3250.121 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 3250.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3250.121 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3250.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 3250.121 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3341.039 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3344.793 ; gain = 3.754
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 3344.793 ; gain = 3.754
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\pu_array.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\buffer_group.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU_array_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_test_mem_16in_16bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_16_tb
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 3344.793 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\select_max.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\top_design.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sources_1\new\Datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.srcs\sim_1\new\top_design_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_design_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2024.1/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_design_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_ram_data_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/ram_data_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_bias_fc64.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_0.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_1.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_2.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.mif'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/rom_weight_fc64_3.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/test_rom_weight_init.coe'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [SIM-utils-43] Exported 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/testmem16in_16bit.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_D
"xvhdl --incr --relax -prj top_design_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L blk_mem_gen_v8_4_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_design_tb_behav xil_defaultlib.top_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'layer_done' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv:123]
WARNING: [VRFC 10-3823] variable 'layer_out' might have multiple concurrent drivers [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv:159]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.controller(DWIDTH=32,OUT=10)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_data_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_0
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_2
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_weight_fc64_3
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_bias_fc64
Compiling module xil_defaultlib.buffer_group(DWIDTH=32)
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21 [\mult_gen_v12_0_21(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.fxp_multiplier(FRACTIONAL=21)
Compiling module xil_defaultlib.process_unit(DATA_WIDTH=32,fract...
Compiling module xil_defaultlib.adder(DATA_WIDTH=32)
Compiling module xil_defaultlib.adder_tree_16(DATA_WIDTH=32)
Compiling module xil_defaultlib.relu(WIDTH=32)
Compiling module xil_defaultlib.pu_array(DWIDTH=32)
Compiling module xil_defaultlib.select_max(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.top_design(OUT=10)
Compiling module xil_defaultlib.top_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_design_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_tb_behav -key {Behavioral:sim_1:Functional:top_design_tb} -tclbatch {top_design_tb.tcl} -protoinst "protoinst_files/multiply.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/multiply.protoinst
Time resolution is 1 ps
source top_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 10000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.ram_data_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_1.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_2.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_weight_3.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_design_tb.td.dtp.rom_bias.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3344.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3344.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 06:21:17 2024...
