// Seed: 2788218894
module module_0 ();
  always @(1 or negedge 1) begin : LABEL_0
    begin : LABEL_0
      id_1 = 1;
    end
  end
  reg id_3;
  always @(posedge id_2) begin : LABEL_0
    id_3 <= id_3;
    id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  assign id_1[1'b0] = 1;
  or primCall (id_1, id_10, id_2, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
