#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-483ND9B

# Sun Jun 17 14:41:26 2018

#Implementation: project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v" (library work)
@N: CG334 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":243:13:243:25|Read directive translate_off.
@N: CG333 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":251:13:251:24|Read directive translate_on.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_font_mem.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":66:4:66:11|ini_done is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\compiler_directives.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v" (library work)
@N: CG334 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v":53:9:53:21|Read directive translate_off.
@N: CG333 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\pmi_fifo_dc.v":581:9:581:20|Read directive translate_on.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\qspi.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\qspi.v":112:43:112:55|Unrecognized synthesis directive syn_black_box. Verify the correct directive name.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":69:34:69:41|byte_clk is already declared in this scope.
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":70:10:70:17|ini_done is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v" (library work)
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":70:12:70:26|o_rx_data_ready is already declared in this scope.
@W: CG921 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":100:4:100:8|CLKOS is already declared in this scope.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx_fsm.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx_fsm.v":88:26:88:29|Unrecognized synthesis directive enum. Verify the correct directive name.
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v" (library work)
@I::"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx_fsm.v" (library work)
@W: CS141 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx_fsm.v":85:25:85:28|Unrecognized synthesis directive enum. Verify the correct directive name.
Verilog syntax check successful!
Selecting top level module upduino_top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v":14:7:14:13|Synthesizing module UART_RX in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":42:7:42:10|Synthesizing module uart in library work.

@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":196:11:196:19|Object ir_tx_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":155:0:155:5|Pruning unused register shift_reg1[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":154:0:154:5|Pruning unused register shift_reg2[19:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":153:0:153:5|Pruning unused register count[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":81:0:81:5|Pruning unused register rst_count[26:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":25:7:25:14|Synthesizing module drawline in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawline_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":152:21:152:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":153:21:153:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":154:21:154:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":155:21:155:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":156:25:156:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":157:25:157:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":158:29:158:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":159:29:159:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":202:53:202:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":215:53:215:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":224:53:224:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":225:53:225:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":226:53:226:54|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":232:39:232:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":233:39:233:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":234:39:234:40|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":23:7:23:16|Synthesizing module drawcircle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawcircle_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":133:22:133:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":134:22:134:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":135:22:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":182:47:182:53|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":184:47:184:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":189:45:189:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":190:45:190:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":191:45:191:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":192:45:192:46|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":193:45:193:46|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":226:32:226:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":282:39:282:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":283:39:283:45|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":25:7:25:18|Synthesizing module filltriangle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000111
	IDLE=7'b0000001
	PREP1=7'b0000010
	WAITF=7'b0000100
	DRAW1=7'b0001000
	PREP2=7'b0010000
	DRAW2=7'b0100000
	DONE=7'b1000000
   Generated name = filltriangle_8s_1s_7s_1_2_4_8_16_32_64

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":246:40:246:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":247:40:247:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":248:40:248:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":249:40:249:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":250:40:250:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":251:40:251:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":252:44:252:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":253:44:253:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":254:44:254:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":260:21:260:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":261:21:261:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":262:21:262:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":263:21:263:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":264:21:264:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":265:21:265:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":266:26:266:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":267:26:267:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":268:26:268:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":269:26:269:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":270:26:270:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":271:26:271:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":272:30:272:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":273:30:273:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":274:30:274:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":377:36:377:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":378:36:378:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":379:36:379:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":380:36:380:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":381:36:381:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":382:36:382:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":383:36:383:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":384:36:384:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":389:50:389:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":390:50:390:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":391:50:391:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":396:50:396:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":409:50:409:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":418:50:418:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":419:50:419:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":420:50:420:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":425:50:425:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":426:50:426:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":427:50:427:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":432:50:432:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":445:50:445:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":454:50:454:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":455:50:455:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":456:50:456:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":466:38:466:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":467:38:467:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":473:36:473:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":474:36:474:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":476:36:476:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":477:36:477:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":486:50:486:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":487:50:487:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":488:50:488:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":493:50:493:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":506:50:506:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":515:50:515:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":516:50:516:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":517:50:517:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":522:50:522:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":523:50:523:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":524:50:524:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":529:50:529:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":542:50:542:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":551:50:551:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":552:50:552:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":553:50:553:52|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":563:38:563:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":564:38:564:41|Removing redundant assignment.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":111:2:111:7|Pruning unused register x2r[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":25:7:25:16|Synthesizing module fillcircle in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000101
	IDLE=5'b00001
	PREP=5'b00010
	WAIT=5'b00100
	DRAW=5'b01000
	DONE=5'b10000
   Generated name = fillcircle_8s_1s_5s_1_2_4_8_16

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":144:22:144:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":145:22:145:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":146:22:146:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":179:39:179:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":180:39:180:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":181:39:181:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":182:39:182:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":183:39:183:40|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":200:47:200:53|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":202:47:202:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":207:43:207:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":208:43:208:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":209:43:209:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":210:43:210:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":211:43:211:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":244:32:244:47|Removing redundant assignment.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":23:7:23:16|Synthesizing module ebr_bm_mem in library work.

@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":36:2:36:7|Pruning unused bits 23 to 19 of read_en[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":25:7:25:16|Synthesizing module drawbitmap in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
	BM_WIDTH=8'b01000000
	BM_HEIGHT=8'b01100100
   Generated name = drawbitmap_8s_1s_4s_1_2_4_8_64_100

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":134:22:134:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":135:22:135:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":136:22:136:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":169:82:169:89|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":173:42:173:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":174:42:174:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":175:42:175:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":176:42:176:49|Removing redundant assignment.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":117:2:117:7|Pruning unused bits 7 to 5 of bmnr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_font_mem.v":23:7:23:18|Synthesizing module ebr_font_mem in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":25:7:25:14|Synthesizing module drawfont in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	UD=32'b00000000000000000000000000000001
	FSM_WIDTH=32'b00000000000000000000000000000100
	IDLE=4'b0001
	PREP=4'b0010
	DRAW=4'b0100
	DONE=4'b1000
   Generated name = drawfont_8s_1s_4s_1_2_4_8

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":142:23:142:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":143:23:143:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":144:23:144:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":145:23:145:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":210:98:210:103|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":211:74:211:80|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":212:73:212:79|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":213:77:213:84|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":217:42:217:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":218:42:218:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":219:42:219:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":220:42:220:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":221:42:221:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":222:42:222:48|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":223:42:223:49|Removing redundant assignment.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":25:7:25:14|Synthesizing module cfg_ctrl in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":222:28:222:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":234:20:234:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":260:24:260:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":261:24:261:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":262:24:262:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":263:24:263:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":264:24:264:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":265:24:265:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":266:24:266:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":267:24:267:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":268:24:268:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":269:24:269:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":270:24:270:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":271:24:271:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":272:24:272:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":273:24:273:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":296:24:296:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":297:24:297:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":298:24:298:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":299:24:299:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":300:24:300:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":301:24:301:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":302:24:302:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":303:24:303:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":304:24:304:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":305:24:305:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":306:24:306:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":307:24:307:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":308:24:308:29|Removing redundant assignment.
@W: CG296 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":321:12:322:93|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":327:34:327:39|Referenced variable ctlsts is not in sensitivity list.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":507:23:507:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":508:23:508:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":509:23:509:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":510:23:510:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":511:23:511:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":512:23:512:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":513:24:513:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":514:25:514:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":515:25:515:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":561:47:561:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":562:47:562:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":563:47:563:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":564:47:564:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":579:47:579:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":580:47:580:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":581:47:581:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":582:47:582:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":597:47:597:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":598:47:598:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":599:47:599:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":600:47:600:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":626:47:626:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":627:47:627:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":628:47:628:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":629:47:629:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":644:47:644:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":645:47:645:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":646:47:646:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":647:47:647:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":687:47:687:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":689:47:689:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":696:47:696:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":697:47:697:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":698:47:698:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":699:47:699:51|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":700:49:700:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":956:23:956:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1108:43:1108:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1109:43:1109:47|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1124:24:1124:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1169:44:1169:55|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1170:44:1170:55|Removing redundant assignment.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1128:2:1128:7|Pruning unused bits 7 to 3 of mem_wr_fl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Removing unused bit 6 of ctlsts[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Removing unused bit 4 of ctlsts[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":238:2:238:7|Pruning unused bits 3 to 0 of colorb[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":949:2:949:7|Feedback mux created for signal rotate_disp[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":949:2:949:7|All reachable assignments to rotate_disp[1:0] assign 0, register removed by optimization
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Optimizing register bit ram_data_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1141:2:1141:7|Pruning register bits 3 to 0 of ram_data_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":4382:7:4382:19|Synthesizing module SB_SPRAM256KA in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":993:7:993:18|Synthesizing module SB_RAM256x16 in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":62:7:62:23|Synthesizing module generic_fifo_lfsr in library work.

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\generic_fifo_lfsr.v":106:13:106:16|Removing wire ramq, as there is no assignment to it.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":23:7:23:11|Synthesizing module DPRAM in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":117:37:117:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":119:37:119:49|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":165:33:165:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":168:21:168:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":181:28:181:31|Removing redundant assignment.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 28 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 29 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 30 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":125:2:125:7|All reachable assignments to bit 31 of fifo_in[31:0] assign 0, register removed by optimization.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Optimizing register bit DOUT[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":171:2:171:7|Pruning register bits 3 to 0 of DOUT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":24:7:24:18|Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000001011010000
	h_total=32'b00000000000000000000001100001100
	v_active=32'b00000000000000000000000011110000
	v_total=32'b00000000000000000000000011110100
	H_FRONT_PORCH=32'b00000000000000000000000000011110
	H_SYNCH=32'b00000000000000000000000000101000
	H_BACK_PORCH=32'b00000000000000000000000010010100
	V_FRONT_PORCH=32'b00000000000000000000000000000010
	V_SYNCH=32'b00000000000000000000000000000010
	mode=32'b00000000000000000000000000000000
   Generated name = colorbar_gen_720_780_240_244_30_40_148_2_2_0s

@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning unused register color_cntr[11:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning unused register vsync_cnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 3 to 0 of data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":23:7:23:19|Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000001
	dt=6'b111001
   Generated name = parallel2byte_24s_1s_57

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:11:45:15|Removing wire data2, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:18:45:22|Removing wire data1, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":45:25:45:29|Removing wire data0, as there is no assignment to it.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":98:4:98:9|Pruning unused register qq_VSYNC. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":98:4:98:9|Pruning unused register qq_HSYNC. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|Pruning unused register q_read_cntr[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|Pruning unused register q_read_cntr1[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":63:0:63:5|Pruning unused register read_cntr[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":63:0:63:5|Pruning unused register read_en1. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":89:0:89:5|Pruning unused bits 4 to 1 of q_byte_en[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 8 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 9 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 10 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 11 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 12 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 13 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 14 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 15 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 16 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 17 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 18 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 19 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 20 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 21 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 22 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 23 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 24 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 25 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 26 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 27 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 28 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 29 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 30 of byte_data[31:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":74:0:74:5|All reachable assignments to bit 31 of byte_data[31:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":23:7:23:18|Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000001
   Generated name = packetheader_1s

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":106:85:106:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":107:85:107:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":108:89:108:92|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":109:48:109:55|Removing redundant assignment.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":69:10:69:20|Object cmd2ab_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":70:10:70:22|Object q_cmd2ab_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":203:4:203:9|Pruning unused register q_fifo_rd_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Pruning unused register lngpkt_ofst. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Pruning unused register q_long_en_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Pruning unused register q_long_en_2. Make sure that there are no unused intermediate registers.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Feedback mux created for signal cmd2b. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Feedback mux created for signal cmd2a. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|Sharing sequential element cmd2a. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":116:0:116:5|All reachable assignments to bit 6 of q_ECC[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":116:0:116:5|All reachable assignments to bit 7 of q_ECC[7:0] assign 0, register removed by optimization.
@W: CL250 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":130:0:130:5|All reachable assignments to cmd2b assign 0, register removed by optimization
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":25:7:25:21|Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000001
	dt=6'b111001
	crc16=32'b00000000000000000000000000000001
	version=32'b00000000000000000000000000000001
	n=32'b00000000000000000000000000011000
   Generated name = BYTE_PACKETIZER_24s_1s_57_1s_1s_24s

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":141:53:141:56|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":147:32:147:35|Removing redundant assignment.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":84:22:84:34|Port-width mismatch for port byte_data. The port definition is 32 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":169:21:169:27|Port-width mismatch for port bytepkt. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":54:11:54:16|Object cmd_36 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":54:18:54:23|Object cmd_2c is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":59:26:59:37|Removing wire byte_data_ph, as there is no assignment to it.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":62:11:62:20|Object data_type1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":63:12:63:14|Removing wire crc, as there is no assignment to it.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":64:4:64:9|Object cmd_2a is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":64:12:64:17|Object cmd_2b is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":65:4:65:11|Object q_cmd_2a is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":65:14:65:21|Object q_cmd_2b is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":98:23:98:30|Object cmd2c_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":98:33:98:40|Object cmd36_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":99:23:99:30|Object cmd2c_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":99:33:99:40|Object cmd36_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":100:4:100:11|Object cmd2a_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":100:13:100:20|Object cmd2a_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":101:11:101:25|Object startup_counter is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\byte_packetizer.v":103:4:103:9|Feedback mux created for signal ini_done. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":23:7:23:23|Synthesizing module LP_HS_DELAY_CNTRL in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":128:78:128:86|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":131:78:131:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":134:78:134:87|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":138:78:138:83|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":142:78:142:84|Removing redundant assignment.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":117:4:117:9|Optimizing register bit lp_clk[0] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":117:4:117:9|Pruning register bit 0 of lp_clk[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":25:7:25:18|Synthesizing module DPHY_TX_INST in library work.

@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":65:24:65:31|Removing wire lpclk_in, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":89:24:89:29|Removing wire lp0_in, as there is no assignment to it.
@W: CL169 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":200:4:200:9|Pruning unused register q_byte_clk_flg2. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":25:7:25:9|Synthesizing module top in library work.

	VC=32'b00000000000000000000000000000000
	WC=32'b00000000000000000000001011010001
	word_width=32'b00000000000000000000000000011000
	DT=6'b111001
	testmode=32'b00000000000000000000000000000000
	crc16=32'b00000000000000000000000000000001
	EoTp=32'b00000000000000000000000000000000
	reserved=32'b00000000000000000000000000000000
	lane_width=32'b00000000000000000000000000000001
   Generated name = top_0s_721_24s_57_0s_1s_0s_0s_1s

@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":113:28:113:36|Port-width mismatch for port PIXDATA. The port definition is 8 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":116:28:116:29|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":126:28:126:31|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":68:27:68:36|Removing wire w_pixdata1, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":224:5:224:6|Removing wire Lp, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":224:9:224:10|Removing wire Ln, as there is no assignment to it.
@W: CG360 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\top.v":227:11:227:18|Removing wire dcs_data, as there is no assignment to it.
@N: CG364 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":24:7:24:17|Synthesizing module upduino_top in library work.

@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":131:27:131:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":143:27:143:41|Removing redundant assignment.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\upduino_top.v":33:18:33:24|Input osc_clk is unused.
@W: CL157 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":65:24:65:31|*Output lpclk_in has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":89:24:89:29|*Output lp0_in has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":66:24:66:32|Input lpclk_dir is unused.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\dphy_tx_inst.v":90:24:90:30|Input lp0_dir is unused.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":83:16:83:21|Found sequential shift data_dly[9].hold_data with address depth of 9 words and data bit width of 32.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\LP_HS_dly_ctrl.v":94:4:94:9|Pruning register bits 15 to 4 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":203:4:203:9|Found sequential shift q_fifo_rd_data with address depth of 5 words and data bit width of 8.
@N: CL135 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\packetheader.v":79:0:79:5|Found sequential shift q_byte_data with address depth of 3 words and data bit width of 8.
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\MIPI\parallel2byte_RGB888_lane1.v":29:28:29:33|Input PIXCLK is unused.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit pixcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit q_lv_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 7 to 5 of data[7:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 11 to 8 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 15 to 8 of q_lv_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\colorbar_gen.v":59:4:59:9|Pruning register bits 11 to 10 of pixcnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\dpram.v":61:2:61:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   010
   100
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1116:2:1116:7|Optimizing register bit mem_addr[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":1116:2:1116:7|Pruning register bit 19 of mem_addr[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":313:2:313:7|Trying to extract state machine for register gfx_cstate.
Extracted state machine for register gfx_cstate
State machine has 27 reachable states with original encodings of:
   000000000000000000000000001
   000000000000000000000000010
   000000000000000000000000100
   000000000000000000000001000
   000000000000000000000010000
   000000000000000000000100000
   000000000000000000001000000
   000000000000000000010000000
   000000000000000000100000000
   000000000000000001000000000
   000000000000000010000000000
   000000000000000100000000000
   000000000000001000000000000
   000000000000010000000000000
   000000000000100000000000000
   000000000001000000000000000
   000000000010000000000000000
   000000000100000000000000000
   000000001000000000000000000
   000000010000000000000000000
   000000100000000000000000000
   000001000000000000000000000
   000010000000000000000000000
   000100000000000000000000000
   001000000000000000000000000
   010000000000000000000000000
   100000000000000000000000000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\cfg_ctrl.v":181:2:181:7|Trying to extract state machine for register uart_cstate.
Extracted state machine for register uart_cstate
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawfont.v":84:2:84:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":78:2:78:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL246 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawbitmap.v":39:26:39:30|Input port bits 7 to 5 of bm_no[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[19][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[20][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[21][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[22][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\ebr_bm_mem.v":32:18:32:25|*Input data_int[23][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Optimizing register bit delta_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Optimizing register bit delta_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Pruning register bit 0 of delta_y[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":151:2:151:7|Pruning register bit 0 of delta_x[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":257:2:257:7|Pruning register bit 0 of x1_o_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\fillcircle.v":85:2:85:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\filltriangle.v":279:2:279:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Optimizing register bit delta_x[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Optimizing register bit delta_y[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Pruning register bit 0 of delta_y[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":140:2:140:7|Pruning register bit 0 of delta_x[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawcircle.v":77:2:77:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\GPU\drawline.v":86:2:86:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL159 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_ir_tx_ice.v":49:22:49:34|Input i_serial_data is unused.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[3] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[4] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[5] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[6] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[8] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[9] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[10] is always 0.
@N: CL189 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Register bit r_Clock_Count[11] is always 0.
@W: CL279 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Pruning register bits 11 to 3 of r_Clock_Count[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_tx.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\source\UART\uart_rx.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 124MB peak: 141MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jun 17 14:41:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 17 14:41:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:08s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jun 17 14:41:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 17 14:41:36 2018

###########################################################]
Pre-mapping Report

# Sun Jun 17 14:41:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project_scck.rpt 
Printing clock  summary report in "C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":65:24:65:31|Tristate driver lpclk_in_2 (in view: work.DPHY_TX_INST(verilog)) on net lpclk_in_2 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":65:24:65:31|Tristate driver lpclk_in_1 (in view: work.DPHY_TX_INST(verilog)) on net lpclk_in_1 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":89:24:89:29|Tristate driver lp0_in_2 (in view: work.DPHY_TX_INST(verilog)) on net lp0_in_2 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":89:24:89:29|Tristate driver lp0_in_1 (in view: work.DPHY_TX_INST(verilog)) on net lp0_in_1 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance q_chksum[15:0] (in view: work.packetheader_1s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Removing sequential instance r_Tx_Active (in view: work.uart_tx(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Removing sequential instance r_Tx_Done (in view: work.uart_tx(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance data_1[4] (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance vsync (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance hsync (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=30  set on top level netlist upduino_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



Clock Summary
*****************

Start                                    Requested     Requested     Clock                                                 Clock                     Clock
Clock                                    Frequency     Period        Type                                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   1.0 MHz       1000.000      system                                                system_clkgroup           0    
upduino_top|clk_gen_derived_clock[1]     48.0 MHz      20.830        derived (from upduino_top|clk_o0_derived_clock)       Autoconstr_clkgroup_0     1425 
upduino_top|clk_o0_derived_clock         48.0 MHz      20.830        derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0     20   
upduino_top|clk_o1_derived_clock         48.0 MHz      20.830        derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0     2    
upduino_top|int_osc_inferred_clock       48.0 MHz      20.830        inferred                                              Autoconstr_clkgroup_0     15   
==========================================================================================================================================================

@W: MT530 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":126:2:126:7|Found inferred clock upduino_top|int_osc_inferred_clock which controls 15 sequential elements including reset_delay_cnt[12:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Encoding state machine current_state[3:0] (in view: work.drawline_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawline.v":86:2:86:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawline_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.drawcircle_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawcircle.v":77:2:77:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawcircle_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[6:0] (in view: work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine current_state[4:0] (in view: work.fillcircle_8s_1s_5s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine current_state[3:0] (in view: work.drawbitmap_8s_1s_4s_1_2_4_8_64_100(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawbitmap.v":78:2:78:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawbitmap_8s_1s_4s_1_2_4_8_64_100(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.drawfont_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":84:2:84:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawfont_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
Encoding state machine gfx_cstate[26:0] (in view: work.cfg_ctrl(verilog))
original code -> new code
   000000000000000000000000001 -> 000000000000000000000000001
   000000000000000000000000010 -> 000000000000000000000000010
   000000000000000000000000100 -> 000000000000000000000000100
   000000000000000000000001000 -> 000000000000000000000001000
   000000000000000000000010000 -> 000000000000000000000010000
   000000000000000000000100000 -> 000000000000000000000100000
   000000000000000000001000000 -> 000000000000000000001000000
   000000000000000000010000000 -> 000000000000000000010000000
   000000000000000000100000000 -> 000000000000000000100000000
   000000000000000001000000000 -> 000000000000000001000000000
   000000000000000010000000000 -> 000000000000000010000000000
   000000000000000100000000000 -> 000000000000000100000000000
   000000000000001000000000000 -> 000000000000001000000000000
   000000000000010000000000000 -> 000000000000010000000000000
   000000000000100000000000000 -> 000000000000100000000000000
   000000000001000000000000000 -> 000000000001000000000000000
   000000000010000000000000000 -> 000000000010000000000000000
   000000000100000000000000000 -> 000000000100000000000000000
   000000001000000000000000000 -> 000000001000000000000000000
   000000010000000000000000000 -> 000000010000000000000000000
   000000100000000000000000000 -> 000000100000000000000000000
   000001000000000000000000000 -> 000001000000000000000000000
   000010000000000000000000000 -> 000010000000000000000000000
   000100000000000000000000000 -> 000100000000000000000000000
   001000000000000000000000000 -> 001000000000000000000000000
   010000000000000000000000000 -> 010000000000000000000000000
   100000000000000000000000000 -> 100000000000000000000000000
Encoding state machine uart_cstate[2:0] (in view: work.cfg_ctrl(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine current_state[2:0] (in view: work.DPRAM(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   100 -> 10
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[5] (in view: work.cfg_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[6] (in view: work.cfg_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[7] (in view: work.cfg_ctrl(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 17 14:41:38 2018

###########################################################]
Map & Optimize Report

# Sun Jun 17 14:41:39 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":89:24:89:29|Tristate driver lp0_in_1 (in view: work.DPHY_TX_INST(verilog)) on net lp0_in_1 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":89:24:89:29|Tristate driver lp0_in_2 (in view: work.DPHY_TX_INST(verilog)) on net lp0_in_2 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":65:24:65:31|Tristate driver lpclk_in_1 (in view: work.DPHY_TX_INST(verilog)) on net lpclk_in_1 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":65:24:65:31|Tristate driver lpclk_in_2 (in view: work.DPHY_TX_INST(verilog)) on net lpclk_in_2 (in view: work.DPHY_TX_INST(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\parallel2byte_rgb888_lane1.v":89:0:89:5|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_parallel2byte.q_byte_en[0] because it is equivalent to instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_DE. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":123:2:123:7|Removing sequential instance cfg_ctrl0.drawfont.sizer_rep_0[7:0] because it is equivalent to instance cfg_ctrl0.drawfont.sizer_rep[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":123:2:123:7|Removing sequential instance cfg_ctrl0.drawfont.sizer_rep[7:0] because it is equivalent to instance cfg_ctrl0.drawfont.sizer[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":172:2:172:7|Removing sequential instance cfg_ctrl0.drawfont.row_cnt_rep[2:0] because it is equivalent to instance cfg_ctrl0.drawfont.row_cnt[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":172:2:172:7|Removing sequential instance cfg_ctrl0.drawfont.col_cnt_rep[2:0] because it is equivalent to instance cfg_ctrl0.drawfont.col_cnt[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\ebr_bm_mem.v":39:6:39:9|ROM read_en_2[18:0] (in view: work.ebr_bm_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\ebr_bm_mem.v":39:6:39:9|ROM read_en_2[18:0] (in view: work.ebr_bm_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\ebr_bm_mem.v":39:6:39:9|Found ROM .delname. (in view: work.ebr_bm_mem(verilog)) with 24 words by 19 bits.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_ir_tx_ice.v":102:0:102:5|Removing sequential instance clk_count[5:0] (in view: work.uart(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_ir_tx_ice.v":107:0:107:5|Removing sequential instance CLKOS (in view: work.uart(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance q_lv_cnt[7:0] (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance rgb_cntr[1:0] (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\colorbar_gen.v":59:4:59:9|Removing sequential instance q_lv (in view: work.colorbar_gen_720_780_240_244_30_40_148_2_2_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|User-specified initial value defined for instance uart0.u_uart_tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|User-specified initial value defined for instance uart0.u_uart_tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|User-specified initial value defined for instance uart0.u_uart_tx.r_Clock_Count[2:0] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|User-specified initial value defined for instance uart0.u_uart_tx.r_Tx_Data[7:0] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|User-specified initial value defined for instance cfg_ctrl0.ctlsts[7] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|User-specified initial value defined for instance cfg_ctrl0.ctlsts[5] is being ignored. 
@W: FX1039 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|User-specified initial value defined for instance cfg_ctrl0.ctlsts[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":126:2:126:7|Found counter in view:work.upduino_top(verilog) instance reset_delay_cnt[12:0] 
@N: MF794 |RAM data_dly\[9\]\.hold_data_CR31[7:0] required 11 registers during mapping 
Encoding state machine gfx_cstate[26:0] (in view: work.cfg_ctrl(verilog))
original code -> new code
   000000000000000000000000001 -> 000000000000000000000000001
   000000000000000000000000010 -> 000000000000000000000000010
   000000000000000000000000100 -> 000000000000000000000000100
   000000000000000000000001000 -> 000000000000000000000001000
   000000000000000000000010000 -> 000000000000000000000010000
   000000000000000000000100000 -> 000000000000000000000100000
   000000000000000000001000000 -> 000000000000000000001000000
   000000000000000000010000000 -> 000000000000000000010000000
   000000000000000000100000000 -> 000000000000000000100000000
   000000000000000001000000000 -> 000000000000000001000000000
   000000000000000010000000000 -> 000000000000000010000000000
   000000000000000100000000000 -> 000000000000000100000000000
   000000000000001000000000000 -> 000000000000001000000000000
   000000000000010000000000000 -> 000000000000010000000000000
   000000000000100000000000000 -> 000000000000100000000000000
   000000000001000000000000000 -> 000000000001000000000000000
   000000000010000000000000000 -> 000000000010000000000000000
   000000000100000000000000000 -> 000000000100000000000000000
   000000001000000000000000000 -> 000000001000000000000000000
   000000010000000000000000000 -> 000000010000000000000000000
   000000100000000000000000000 -> 000000100000000000000000000
   000001000000000000000000000 -> 000001000000000000000000000
   000010000000000000000000000 -> 000010000000000000000000000
   000100000000000000000000000 -> 000100000000000000000000000
   001000000000000000000000000 -> 001000000000000000000000000
   010000000000000000000000000 -> 010000000000000000000000000
   100000000000000000000000000 -> 100000000000000000000000000
Encoding state machine uart_cstate[2:0] (in view: work.cfg_ctrl(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[5] (in view: work.cfg_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[6] (in view: work.cfg_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":238:2:238:7|Removing sequential instance bitmap[7] (in view: work.cfg_ctrl(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":483:2:483:7|Found counter in view:work.cfg_ctrl(verilog) instance frec_yk[7:0] 
Encoding state machine current_state[3:0] (in view: work.drawline_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawline.v":86:2:86:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawline_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
@N: MO230 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawline.v":163:2:163:7|Found up-down counter in view:work.drawline_8s_1s_4s_1_2_4_8(verilog) instance xk[7:0]  
@N: MO230 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawline.v":163:2:163:7|Found up-down counter in view:work.drawline_8s_1s_4s_1_2_4_8(verilog) instance yk[7:0]  
Encoding state machine current_state[3:0] (in view: work.drawcircle_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawcircle.v":77:2:77:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawcircle_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawcircle.v":140:2:140:7|Found counter in view:work.drawcircle_8s_1s_4s_1_2_4_8(verilog) instance yk[7:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawcircle.v":140:2:140:7|Found counter in view:work.drawcircle_8s_1s_4s_1_2_4_8(verilog) instance xk[7:0] 
Encoding state machine current_state[6:0] (in view: work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO230 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\filltriangle.v":332:2:332:7|Found up-down counter in view:work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog) instance x0k[7:0]  
@N: MO230 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\filltriangle.v":332:2:332:7|Found up-down counter in view:work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog) instance x1k[7:0]  
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\filltriangle.v":332:2:332:7|Found counter in view:work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog) instance y1k[7:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\filltriangle.v":332:2:332:7|Found counter in view:work.filltriangle_8s_1s_7s_1_2_4_8_16_32_64(verilog) instance y0k[7:0] 
Encoding state machine current_state[4:0] (in view: work.fillcircle_8s_1s_5s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\fillcircle.v":151:2:151:7|Found counter in view:work.fillcircle_8s_1s_5s_1_2_4_8_16(verilog) instance yk[7:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\fillcircle.v":151:2:151:7|Found counter in view:work.fillcircle_8s_1s_5s_1_2_4_8_16(verilog) instance delta_x[8:1] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\fillcircle.v":151:2:151:7|Found counter in view:work.fillcircle_8s_1s_5s_1_2_4_8_16(verilog) instance xk[7:0] 
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\fillcircle.v":151:2:151:7|Removing sequential instance cfg_ctrl0.fillcircle.delta_x[8:1] because it is equivalent to instance cfg_ctrl0.fillcircle.xk[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine current_state[3:0] (in view: work.drawbitmap_8s_1s_4s_1_2_4_8_64_100(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawbitmap.v":78:2:78:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawbitmap_8s_1s_4s_1_2_4_8_64_100(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawbitmap.v":140:2:140:7|Found counter in view:work.drawbitmap_8s_1s_4s_1_2_4_8_64_100(verilog) instance mem_addr[8:0] 
Encoding state machine current_state[3:0] (in view: work.drawfont_8s_1s_4s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":84:2:84:7|There are no possible illegal states for state machine current_state[3:0] (in view: work.drawfont_8s_1s_4s_1_2_4_8(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":172:2:172:7|Found counter in view:work.drawfont_8s_1s_4s_1_2_4_8(verilog) instance mem_addr[10:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":172:2:172:7|Found counter in view:work.drawfont_8s_1s_4s_1_2_4_8(verilog) instance yk_inc[7:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":172:2:172:7|Found counter in view:work.drawfont_8s_1s_4s_1_2_4_8(verilog) instance xk_inc[7:0] 
Encoding state machine current_state[2:0] (in view: work.DPRAM(verilog))
original code -> new code
   000 -> 00
   010 -> 01
   100 -> 10
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\dpram.v":125:2:125:7|Sequential instance DPRAM0.fifo_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\dpram.v":125:2:125:7|Sequential instance DPRAM0.fifo_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\dpram.v":125:2:125:7|Sequential instance DPRAM0.fifo_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\dpram.v":125:2:125:7|Sequential instance DPRAM0.fifo_in[3] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":103:4:103:9|Found counter in view:work.top_0s_721_24s_57_0s_1s_0s_0s_1s(verilog) instance u_BYTE_PACKETIZER.cntr[23:0] 
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":133:5:133:10|Removing instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":133:5:133:10|Removing instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":133:5:133:10|Removing instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":133:5:133:10|Removing instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\parallel2byte_rgb888_lane1.v":74:0:74:5|Sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_parallel2byte.byte_data_1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\parallel2byte_rgb888_lane1.v":74:0:74:5|Sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_parallel2byte.byte_data_1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\parallel2byte_rgb888_lane1.v":74:0:74:5|Sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_parallel2byte.byte_data_1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\parallel2byte_rgb888_lane1.v":74:0:74:5|Sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_parallel2byte.byte_data_1[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\byte_packetizer.v":133:5:133:10|Removing sequential instance u_BYTE_PACKETIZER.q_WC[10] (in view: work.top_0s_721_24s_57_0s_1s_0s_0s_1s(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":168:4:168:9|Found counter in view:work.packetheader_1s(verilog) instance lpkt_cnt[15:0] 
@W: MO129 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":168:4:168:9|Sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.EoTp_En[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance q_dt[1] (in view: work.packetheader_1s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[8] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[9] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[10] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[11] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[12] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[13] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[14] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[15] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":88:4:88:9|Removing sequential instance hold_data_0_[31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":94:4:94:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_low_cnt[15:0] 
@N: MO231 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":94:4:94:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_high_cnt[15:0] 
@W: FX107 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\lp_hs_dly_ctrl.v":83:16:83:21|RAM data_dly\[9\]\.hold_data_CR31[7:0] (in view: work.LP_HS_DELAY_CNTRL(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO161 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Register bit ser_cntr[0] (in view view:work.DPHY_TX_INST(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF794 |RAM data_dly\[9\]\.hold_data_CR31[7:0] required 14 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)

@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_wc[10] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_byte_data[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_byte_data_1[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":79:0:79:5|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_byte_data_2[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)

@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":203:4:203:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_fifo_rd_data_5[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":203:4:203:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_fifo_rd_data_4[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":203:4:203:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_fifo_rd_data_3[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":203:4:203:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_fifo_rd_data_2[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":203:4:203:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_fifo_rd_data_1[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\packetheader.v":224:4:224:9|Removing sequential instance mipi_dsi_tx_top.u_BYTE_PACKETIZER.u_packetheader.q_byte_data_fifo[0] (in view: work.upduino_top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 158MB peak: 170MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 170MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 170MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 170MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 170MB)

@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Removing sequential instance clk_gen[3] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Removing sequential instance clk_gen[2] (in view: work.upduino_top(verilog)) because it does not drive other instances.
@N: MF794 |RAM data_dly\[9\]\.hold_data_CR31[7:0] required 11 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 159MB peak: 170MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 235MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    15.71ns		2987 /      1297
@N: MF322 |Retiming summary: 0 registers retimed to 0 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

@W: FX689 :|Unbuffered I/O mipi_dsi_tx_top.u_LP_HS_DELAY_CNTRL.hs_clk_en_i which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":184:20:185:40|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.LP0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":41:4:41:7|Unbuffered I/O uart0.u_uart_rx.r_SM_Main_8_1_0_.m7_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_SM_Main_8_1_0_.N_12_i which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":57:14:57:49|Unbuffered I/O uart0.u_uart_rx.r_Clock_Count_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[7] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_tx.o_Tx_Serial which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_tx.o_Tx_Serial_e which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":163:6:163:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.DCK_N0 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":146:6:146:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.DCK_P0 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.q_byte_clk_flg which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Unbuffered I/O clk_gen[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Unbuffered I/O clk_gen[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":129:6:129:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.Data_N which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":111:6:111:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.Data_P which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O mipi_dsi_tx_top.u_LP_HS_DELAY_CNTRL.hs_clk_en_i which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":181:20:182:43|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.LPCLK[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":184:20:185:40|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.LP0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":184:20:185:40|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.LP0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":41:4:41:7|Unbuffered I/O uart0.u_uart_rx.r_SM_Main_8_1_0_.m7_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_SM_Main_8_1_0_.N_12_i which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":57:14:57:49|Unbuffered I/O uart0.u_uart_rx.r_Clock_Count_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_rx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_rx.r_RX_Byte_e[7] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_tx.o_Tx_Serial which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\uart\uart_tx.v":38:2:38:7|Unbuffered I/O uart0.u_uart_tx.o_Tx_Serial_e which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":163:6:163:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.DCK_N0 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":146:6:146:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.DCK_P0 which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.q_byte_clk_flg which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[2] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":200:4:200:9|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Unbuffered I/O clk_gen[0] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":89:2:89:7|Unbuffered I/O clk_gen[1] which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":129:6:129:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.Data_N which could cause problems in P&R 
@W: FX689 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\mipi\dphy_tx_inst.v":111:6:111:11|Unbuffered I/O mipi_dsi_tx_top.u_DPHY_TX_INST.Data_P which could cause problems in P&R 
Assigned 1492 out of 5673 signals to level zero using standard method
Re-levelizing using alternate method
Assigned 0 out of 5673 signals to level zero using alternate method
@N: FX1017 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":52:18:52:25|SB_GB inserted on the net byte_clk.
@N: FX1017 :|SB_GB inserted on the net clk_o0.
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":483:2:483:7|SB_GB inserted on the net cfg_ctrl0.ftri_en.
@N: FX1017 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":483:2:483:7|SB_GB inserted on the net cfg_ctrl0.drawline_en.
@N: FX1017 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\cfg_ctrl.v":483:2:483:7|SB_GB inserted on the net cfg_ctrl0.drawfont_en.
@N: FX1017 :|SB_GB inserted on the net un1_ini_done_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 171MB peak: 235MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 172MB peak: 235MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 1329 clock pin(s) of sequential element(s)
0 instances converted, 1329 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_SB_HFOSC          SB_HFOSC               15         reset_delay_cnt[10]                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_gen[1]          SB_DFFR                1295       q_de[0]                                   Need declared clock or clock from port to derive clock from ff                                                                
@K:CKID0003       divclk[0]           SB_DFF                 17         clk_gen[0]                                Need declared clock or clock from port to derive clock from ff                                                                
@K:CKID0004       divclkneg[0]        SB_DFFN                2          mipi_dsi_tx_top.u_DPHY_TX_INST.DCK_P0     No gated clock conversion method for cell cell:sb_ice.SB_IO                                                                   
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 136MB peak: 235MB)

Writing Analyst data base C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\synwork\project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 170MB peak: 235MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 171MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 235MB)

@W: MT246 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\dpram.v":212:16:212:23|Blackbox SB_SPRAM256KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\gpu\drawfont.v":154:29:154:41|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock upduino_top|clk_gen_derived_clock[1] with period 1000.00ns 
@N: MT615 |Found clock upduino_top|clk_o1_derived_clock with period 1000.00ns 
@N: MT615 |Found clock upduino_top|clk_o0_derived_clock with period 1000.00ns 
@W: MT420 |Found inferred clock upduino_top|int_osc_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:int_osc"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 17 14:41:50 2018
#


Top view:               upduino_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 12.350

                                         Requested     Estimated     Requested     Estimated                  Clock                                                 Clock                
Starting Clock                           Frequency     Frequency     Period        Period        Slack        Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
upduino_top|clk_gen_derived_clock[1]     1.0 MHz       2.5 MHz       1000.000      407.214       15.072       derived (from upduino_top|clk_o0_derived_clock)       Autoconstr_clkgroup_0
upduino_top|clk_o0_derived_clock         1.0 MHz       211.9 MHz     1000.000      4.718         1993.249     derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0
upduino_top|clk_o1_derived_clock         1.0 MHz       NA            1000.000      NA            NA           derived (from upduino_top|int_osc_inferred_clock)     Autoconstr_clkgroup_0
upduino_top|int_osc_inferred_clock       48.0 MHz      117.9 MHz     20.830        8.482         12.350       inferred                                              Autoconstr_clkgroup_0
System                                   1.0 MHz       235.2 MHz     1000.000      4.253         995.747      system                                                system_clkgroup      
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise      |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack     |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                upduino_top|clk_gen_derived_clock[1]  |  1000.000    995.747   |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|int_osc_inferred_clock    upduino_top|int_osc_inferred_clock    |  20.830      13.109    |  20.830      16.111  |  No paths    -      |  No paths    -    
upduino_top|int_osc_inferred_clock    upduino_top|clk_gen_derived_clock[1]  |  20.833      12.350    |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|clk_o0_derived_clock      upduino_top|clk_o0_derived_clock      |  1000.000    1993.249  |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|clk_gen_derived_clock[1]  System                                |  1000.000    995.940   |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|clk_gen_derived_clock[1]  upduino_top|int_osc_inferred_clock    |  20.833      15.072    |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|clk_gen_derived_clock[1]  upduino_top|clk_o0_derived_clock      |  1000.000    995.282   |  No paths    -       |  No paths    -      |  No paths    -    
upduino_top|clk_gen_derived_clock[1]  upduino_top|clk_gen_derived_clock[1]  |  1000.000    1972.668  |  No paths    -       |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: upduino_top|clk_gen_derived_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                      Arrival            
Instance                                           Reference                                Type             Pin           Net                   Time        Slack  
                                                   Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
reset_out_trigger                                  upduino_top|clk_gen_derived_clock[1]     SB_DFFR          Q             reset_out_trigger     0.796       15.072 
mipi_dsi_tx_top.u_LP_HS_DELAY_CNTRL.hs_data_en     upduino_top|clk_gen_derived_clock[1]     SB_DFFR          Q             hs_data_en            0.796       995.282
cfg_ctrl0.mem_x[0]                                 upduino_top|clk_gen_derived_clock[1]     SB_DFFER         Q             mem_x[0]              0.796       995.939
cfg_ctrl0.mem_x[1]                                 upduino_top|clk_gen_derived_clock[1]     SB_DFFER         Q             un6_0                 0.796       995.982
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[8]      fifo_out[8]           0.920       996.160
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[10]     fifo_out[10]          0.920       996.160
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[11]     fifo_out[11]          0.920       996.160
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[12]     fifo_out[12]          0.920       996.160
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[13]     fifo_out[13]          0.920       996.160
DPRAM0.wr_fifo.ram256x16_wrfifo0                   upduino_top|clk_gen_derived_clock[1]     SB_RAM256x16     RDATA[14]     fifo_out[14]          0.920       996.160
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                     Required           
Instance               Reference                                Type        Pin     Net             Time         Slack 
                       Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------
reset_delay_cnt[0]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[1]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[2]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[3]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[4]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[5]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[6]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[7]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[8]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
reset_delay_cnt[9]     upduino_top|clk_gen_derived_clock[1]     SB_DFFE     E       reset_n_i_g     20.833       15.072
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.833

    - Propagation time:                      5.761
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.072

    Number of logic level(s):                3
    Starting point:                          reset_out_trigger / Q
    Ending point:                            reset_delay_cnt[0] / E
    The start point is clocked by            upduino_top|clk_gen_derived_clock[1] [rising] on pin C
    The end   point is clocked by            upduino_top|int_osc_inferred_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                             Type        Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
reset_out_trigger                SB_DFFR     Q                                Out     0.796     0.796       -         
reset_out_trigger                Net         -                                -       1.599     -           1         
reset_out_trigger_RNI7FLC1       SB_LUT4     I3                               In      -         2.395       -         
reset_out_trigger_RNI7FLC1       SB_LUT4     O                                Out     0.424     2.819       -         
reset_n_7                        Net         -                                -       1.371     -           3         
reset_out_trigger_RNI9R545       SB_LUT4     I0                               In      -         4.190       -         
reset_out_trigger_RNI9R545       SB_LUT4     O                                Out     0.661     4.851       -         
reset_n_i                        Net         -                                -       0.000     -           1         
reset_out_trigger_RNI9R545_0     SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         4.851       -         
reset_out_trigger_RNI9R545_0     SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.910     5.761       -         
reset_n_i_g                      Net         -                                -       0.000     -           1191      
reset_delay_cnt[0]               SB_DFFE     E                                In      -         5.761       -         
======================================================================================================================
Total path delay (propagation time + setup) of 5.761 is 2.791(48.4%) logic and 2.970(51.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: upduino_top|clk_o0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                  Arrival             
Instance                                        Reference                            Type        Pin     Net              Time        Slack   
                                                Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[0]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[0]     0.796       1993.249
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[1]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[1]     0.796       1993.249
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[4]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[4]     0.796       1993.321
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[5]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[5]     0.796       1993.321
mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[1]      upduino_top|clk_o0_derived_clock     SB_DFFR     Q       ser_cntr[1]      0.796       1993.353
mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[2]      upduino_top|clk_o0_derived_clock     SB_DFFR     Q       ser_cntr[2]      0.796       1993.446
clk_gen[0]                                      upduino_top|clk_o0_derived_clock     SB_DFFR     Q       clk_gen[0]       0.796       1995.282
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[2]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[2]     0.796       1995.354
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[3]     upduino_top|clk_o0_derived_clock     SB_DFFR     Q       byte_reg2[3]     0.796       1995.354
clk_gen[1]                                      upduino_top|clk_o0_derived_clock     SB_DFFR     Q       clk_gen_i[1]     0.796       1995.354
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                     Required             
Instance                                       Reference                            Type        Pin     Net                 Time         Slack   
                                               Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[0]      upduino_top|clk_o0_derived_clock     SB_DFFR     D       bit_reg_2[0]        1999.845     1993.249
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[1]      upduino_top|clk_o0_derived_clock     SB_DFFR     D       bit_reg_2[1]        1999.845     1993.249
clk_gen[0]                                     upduino_top|clk_o0_derived_clock     SB_DFFR     D       clk_gen_i[0]        1999.845     1995.282
clk_gen[1]                                     upduino_top|clk_o0_derived_clock     SB_DFFR     D       N_4_0               1999.845     1995.282
mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[1]     upduino_top|clk_o0_derived_clock     SB_DFFR     D       ser_cntr_RNO[1]     1999.845     1995.354
mipi_dsi_tx_top.u_DPHY_TX_INST.ser_cntr[2]     upduino_top|clk_o0_derived_clock     SB_DFFR     D       ser_cntr_RNO[2]     1999.845     1995.354
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1999.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1993.249

    Number of logic level(s):                2
    Starting point:                          mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[0] / Q
    Ending point:                            mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[0] / D
    The start point is clocked by            upduino_top|clk_o0_derived_clock [rising] on pin C
    The end   point is clocked by            upduino_top|clk_o0_derived_clock [rising] on pin C
    -Timing constraint applied as multi cycle path with factor 2 (from c:upduino_top|clk_o0_derived_clock to c:upduino_top|clk_o0_derived_clock)

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
mipi_dsi_tx_top.u_DPHY_TX_INST.byte_reg2[0]         SB_DFFR     Q        Out     0.796     0.796       -         
byte_reg2[0]                                        Net         -        -       1.599     -           1         
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg_RNO_0[0]     SB_LUT4     I0       In      -         2.395       -         
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg_RNO_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
bit_reg_2_3_ns_1[0]                                 Net         -        -       1.371     -           1         
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg_RNO[0]       SB_LUT4     I0       In      -         4.427       -         
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg_RNO[0]       SB_LUT4     O        Out     0.661     5.089       -         
bit_reg_2[0]                                        Net         -        -       1.507     -           1         
mipi_dsi_tx_top.u_DPHY_TX_INST.bit_reg[0]           SB_DFFR     D        In      -         6.596       -         
=================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: upduino_top|int_osc_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                           Arrival           
Instance                Reference                              Type        Pin     Net                     Time        Slack 
                        Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------
reset_delay_cnt[3]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[3]      0.796       12.350
reset_delay_cnt[4]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[4]      0.796       12.422
reset_delay_cnt[7]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[7]      0.796       12.443
reset_delay_cnt[5]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[5]      0.796       12.453
reset_delay_cnt[8]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[8]      0.796       12.515
reset_delay_cnt[6]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[6]      0.796       12.546
reset_delay_cnt[9]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[9]      0.796       12.546
reset_delay_cnt[12]     upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[12]     0.796       12.639
reset_delay_cnt[0]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[0]      0.796       14.107
reset_delay_cnt[1]      upduino_top|int_osc_inferred_clock     SB_DFFE     Q       reset_delay_cnt[1]      0.796       14.258
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                   Required           
Instance                                       Reference                              Type        Pin     Net             Time         Slack 
                                               Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------
mipi_dsi_tx_top.u_BYTE_PACKETIZER.ini_done     upduino_top|int_osc_inferred_clock     SB_DFF      D       ini_done_0      20.678       12.350
reset_delay_cnt[0]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[1]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[2]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[3]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[4]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[5]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[6]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[7]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
reset_delay_cnt[8]                             upduino_top|int_osc_inferred_clock     SB_DFFE     E       reset_n_i_g     20.830       13.109
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.833
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.678

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     12.350

    Number of logic level(s):                3
    Starting point:                          reset_delay_cnt[3] / Q
    Ending point:                            mipi_dsi_tx_top.u_BYTE_PACKETIZER.ini_done / D
    The start point is clocked by            upduino_top|int_osc_inferred_clock [rising] on pin C
    The end   point is clocked by            upduino_top|clk_gen_derived_clock[1] [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
reset_delay_cnt[3]                                 SB_DFFE     Q        Out     0.796     0.796       -         
reset_delay_cnt[3]                                 Net         -        -       1.599     -           3         
reset_delay_cnt_RNI6Q7N1[3]                        SB_LUT4     I0       In      -         2.395       -         
reset_delay_cnt_RNI6Q7N1[3]                        SB_LUT4     O        Out     0.661     3.056       -         
reset_n_8                                          Net         -        -       1.371     -           1         
reset_delay_cnt_RNI2CGN3[10]                       SB_LUT4     I2       In      -         4.427       -         
reset_delay_cnt_RNI2CGN3[10]                       SB_LUT4     O        Out     0.558     4.986       -         
reset_n_11                                         Net         -        -       1.371     -           3         
mipi_dsi_tx_top.u_BYTE_PACKETIZER.ini_done_RNO     SB_LUT4     I3       In      -         6.356       -         
mipi_dsi_tx_top.u_BYTE_PACKETIZER.ini_done_RNO     SB_LUT4     O        Out     0.465     6.822       -         
ini_done_0                                         Net         -        -       1.507     -           1         
mipi_dsi_tx_top.u_BYTE_PACKETIZER.ini_done         SB_DFF      D        In      -         8.329       -         
================================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                         Arrival            
Instance            Reference     Type              Pin            Net               Time        Slack  
                    Clock                                                                               
--------------------------------------------------------------------------------------------------------
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[0]     ram_rdata0[0]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[1]     ram_rdata0[1]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[2]     ram_rdata0[2]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[3]     ram_rdata0[3]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[4]     ram_rdata0[4]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[5]     ram_rdata0[5]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[6]     ram_rdata0[6]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[7]     ram_rdata0[7]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[8]     ram_rdata0[8]     0.000       995.747
DPRAM0.u_spram0     System        SB_SPRAM256KA     DATAOUT[9]     ram_rdata0[9]     0.000       995.747
========================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                              Required            
Instance                Reference     Type         Pin     Net                Time         Slack  
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
DPRAM0.ram_rdata[0]     System        SB_DFFER     D       ram_rdata_6[0]     999.845      995.747
DPRAM0.ram_rdata[1]     System        SB_DFFER     D       ram_rdata_6[1]     999.845      995.747
DPRAM0.ram_rdata[2]     System        SB_DFFER     D       ram_rdata_6[2]     999.845      995.747
DPRAM0.ram_rdata[3]     System        SB_DFFER     D       ram_rdata_6[3]     999.845      995.747
DPRAM0.ram_rdata[4]     System        SB_DFFER     D       ram_rdata_6[4]     999.845      995.747
DPRAM0.ram_rdata[5]     System        SB_DFFER     D       ram_rdata_6[5]     999.845      995.747
DPRAM0.ram_rdata[6]     System        SB_DFFER     D       ram_rdata_6[6]     999.845      995.747
DPRAM0.ram_rdata[7]     System        SB_DFFER     D       ram_rdata_6[7]     999.845      995.747
DPRAM0.ram_rdata[8]     System        SB_DFFER     D       ram_rdata_6[8]     999.845      995.747
DPRAM0.ram_rdata[9]     System        SB_DFFER     D       ram_rdata_6[9]     999.845      995.747
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      4.098
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 995.747

    Number of logic level(s):                2
    Starting point:                          DPRAM0.u_spram0 / DATAOUT[0]
    Ending point:                            DPRAM0.ram_rdata[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            upduino_top|clk_gen_derived_clock[1] [rising] on pin C

Instance / Net                                  Pin            Pin               Arrival     No. of    
Name                          Type              Name           Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DPRAM0.u_spram0               SB_SPRAM256KA     DATAOUT[0]     Out     0.000     0.000       -         
ram_rdata0[0]                 Net               -              -       0.000     -           1         
DPRAM0.ram_rdata_RNO_0[0]     SB_LUT4           I0             In      -         0.000       -         
DPRAM0.ram_rdata_RNO_0[0]     SB_LUT4           O              Out     0.661     0.661       -         
N_52                          Net               -              -       1.371     -           1         
DPRAM0.ram_rdata_RNO[0]       SB_LUT4           I2             In      -         2.033       -         
DPRAM0.ram_rdata_RNO[0]       SB_LUT4           O              Out     0.558     2.591       -         
ram_rdata_6[0]                Net               -              -       1.507     -           1         
DPRAM0.ram_rdata[0]           SB_DFFER          D              In      -         4.098       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.253 is 1.375(32.3%) logic and 2.878(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 235MB)

---------------------------------------
Resource Usage Report for upduino_top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             21 uses
SB_CARRY        662 uses
SB_DFF          52 uses
SB_DFFE         21 uses
SB_DFFER        712 uses
SB_DFFES        17 uses
SB_DFFN         1 use
SB_DFFR         463 uses
SB_DFFS         6 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           7 uses
SB_HFOSC        1 use
SB_RAM256x16    3 uses
SB_RAM512x8     22 uses
SB_SPRAM256KA   3 uses
VCC             21 uses
SB_MAC16            4 uses
  MULTONLY  3 uses
  MULTADD  1 use
SB_LUT4         2860 uses

I/O ports: 15
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   1297 (24%)

RAM/ROM usage summary
Block Rams : 25 of 30 (83%)

Total load per clock:
   upduino_top|int_osc_inferred_clock: 15
   upduino_top|clk_o0_derived_clock: 1
   upduino_top|clk_o1_derived_clock: 3
   upduino_top|clk_gen_derived_clock[1]: 1

@S |Mapping Summary:
Total  LUTs: 2860 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2860 = 2860 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 35MB peak: 235MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Sun Jun 17 14:41:50 2018

###########################################################]
