
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.649050                       # Number of seconds simulated
sim_ticks                                649050257043                       # Number of ticks simulated
final_tick                               982778738832                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269206                       # Simulator instruction rate (inst/s)
host_op_rate                                   269206                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58242793                       # Simulator tick rate (ticks/s)
host_mem_usage                                2373264                       # Number of bytes of host memory used
host_seconds                                 11143.87                       # Real time elapsed on the host
sim_insts                                  3000000005                       # Number of instructions simulated
sim_ops                                    3000000005                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       341696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    412206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          412548480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       341696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        341696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82511552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82511552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      6440731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6446070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289243                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289243                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       526455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    635092244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             635618699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       526455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           526455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       127126599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127126599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       127126599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       526455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    635092244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            762745298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6446070                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    1289243                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   6446070                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  1289243                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  412548480                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                82511552                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            412548480                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             82511552                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    561                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              430814                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              386532                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              462869                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              402632                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              309825                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              459030                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              439311                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              371214                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              412330                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              426016                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             415369                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             432291                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             426994                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             428543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             416984                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             224755                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               84584                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               82316                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               84269                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               80762                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               74973                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               84416                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               82167                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               76466                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               82039                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               83089                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              82295                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              84205                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              86002                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              83508                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              83549                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              54603                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  649048833468                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               6446070                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              1289243                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 5072165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1070735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  222230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   56033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   56053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  56054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1595693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.223844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.595608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   728.305021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       817576     51.24%     51.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       263471     16.51%     67.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       123257      7.72%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        71860      4.50%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        45019      2.82%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        34059      2.13%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        25738      1.61%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        23175      1.45%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        17939      1.12%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        15066      0.94%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        11992      0.75%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        11600      0.73%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         9926      0.62%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         9310      0.58%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         8325      0.52%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         7691      0.48%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         7061      0.44%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         6392      0.40%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         5426      0.34%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         5016      0.31%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         4464      0.28%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         5123      0.32%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         3761      0.24%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         3800      0.24%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         3272      0.21%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         3200      0.20%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         2831      0.18%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         2717      0.17%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         2459      0.15%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         2175      0.14%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         2030      0.13%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         1929      0.12%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1650      0.10%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1394      0.09%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1241      0.08%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1164      0.07%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1044      0.07%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          970      0.06%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          897      0.06%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          843      0.05%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          818      0.05%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          775      0.05%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          740      0.05%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          784      0.05%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          689      0.04%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          578      0.04%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          669      0.04%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          561      0.04%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          584      0.04%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          514      0.03%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          540      0.03%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          588      0.04%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          529      0.03%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          541      0.03%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          495      0.03%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          501      0.03%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          518      0.03%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          499      0.03%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          484      0.03%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          467      0.03%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          369      0.02%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          499      0.03%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          454      0.03%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          624      0.04%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161         1090      0.07%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          775      0.05%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          580      0.04%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          527      0.03%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          414      0.03%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          362      0.02%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          331      0.02%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          326      0.02%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          249      0.02%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          216      0.01%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          222      0.01%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          264      0.02%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          181      0.01%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          168      0.01%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          180      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          175      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          132      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          157      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          155      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          153      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          138      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          122      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          131      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          143      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          151      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          163      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          159      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          136      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          117      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          144      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          111      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          138      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          116      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          131      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          131      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          144      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          115      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           87      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          123      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          116      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          128      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          100      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          102      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          127      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          115      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          116      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          143      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          162      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          192      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          182      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          195      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          203      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          189      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          151      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          540      0.03%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          555      0.03%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          455      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          430      0.03%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          341      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          194      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           89      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           53      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           33      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          875      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8513            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8641            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8704-8705            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8769            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8897            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8960-8961            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9152-9153            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9408-9409            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9472-9473            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9536-9537            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9600-9601            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9664-9665            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9728-9729            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9792-9793            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9856-9857            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10048-10049            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10368-10369            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10496-10497            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10944-10945            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11200-11201            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11456-11457            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11520-11521            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11648-11649            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11712-11713            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11840-11841            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11904-11905            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12160-12161            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12416-12417            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12480-12481            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12608-12609            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::13568-13569            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::13888-13889            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::14208-14209            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1595693                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  51620296041                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            186554744791                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                32227545000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              102706903750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      8008.72                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15934.65                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                28943.37                       # Average memory access latency
system.mem_ctrls.avgRdBW                       635.62                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       127.13                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               635.62                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               127.13                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         5.96                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.29                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.61                       # Average write queue length over time
system.mem_ctrls.readRowHits                  5648053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  491005                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83907.25                       # Average gap between requests
system.membus.throughput                    762745298                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             5675784                       # Transaction distribution
system.membus.trans_dist::ReadResp            5675784                       # Transaction distribution
system.membus.trans_dist::Writeback           1289243                       # Transaction distribution
system.membus.trans_dist::ReadExReq            770286                       # Transaction distribution
system.membus.trans_dist::ReadExResp           770286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14181383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14181383                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    495060032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           495060032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              495060032                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          6010402581                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20523954993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       523104321                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    451019734                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     10775718                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    297472701                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       268321055                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.200228                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22517810                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       205888                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            487780633                       # DTB read hits
system.switch_cpus.dtb.read_misses            2891452                       # DTB read misses
system.switch_cpus.dtb.read_acv                  4005                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        490672085                       # DTB read accesses
system.switch_cpus.dtb.write_hits           165058992                       # DTB write hits
system.switch_cpus.dtb.write_misses           1169437                       # DTB write misses
system.switch_cpus.dtb.write_acv                   13                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       166228429                       # DTB write accesses
system.switch_cpus.dtb.data_hits            652839625                       # DTB hits
system.switch_cpus.dtb.data_misses            4060889                       # DTB misses
system.switch_cpus.dtb.data_acv                  4018                       # DTB access violations
system.switch_cpus.dtb.data_accesses        656900514                       # DTB accesses
system.switch_cpus.itb.fetch_hits           242415456                       # ITB hits
system.switch_cpus.itb.fetch_misses            782662                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       243198118                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  106                       # Number of system calls
system.switch_cpus.numCycles               1949099871                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    487772343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2476629583                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           523104321                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    290838865                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             438686878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        64339346                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      509139969                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       151967                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     20449645                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          356                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         242415456                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       7475348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1506194419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.644296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.901972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1067507541     70.87%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         30409570      2.02%     72.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         58153992      3.86%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24828395      1.65%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40393992      2.68%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22027241      1.46%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19189534      1.27%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         80895765      5.37%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        162788389     10.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1506194419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268383                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.270653                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        543888863                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     478367929                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         406665782                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27945907                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49325937                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     41068227                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        684185                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2451609084                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1918760                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49325937                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        583680357                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       149999063                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    232836146                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         394739558                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      95613357                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2414659529                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        133061                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4598567                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      56902590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1698622313                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3087986698                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3049981928                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     38004770                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1432210184                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        266412094                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8629857                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       335365                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         301353307                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    515972855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    177151629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10885316                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6525596                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2337475087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       653717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2229564658                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2682656                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    318479939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    168230101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        32055                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1506194419                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.480264                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889384                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    765470671     50.82%     50.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    181922269     12.08%     62.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    162342204     10.78%     73.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     66302835      4.40%     78.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    182466109     12.11%     90.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    101828306      6.76%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     38275270      2.54%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5302150      0.35%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2284605      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1506194419                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2141123      8.62%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13450591     54.12%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9260628     37.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      3917938      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1543390712     69.22%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       776630      0.03%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      9789948      0.44%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5873985      0.26%     70.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     70.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1957989      0.09%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    495806475     22.24%     92.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    168050979      7.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2229564658                       # Type of FU issued
system.switch_cpus.iq.rate                   1.143895                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            24852342                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011147                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5933369629                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2626537025                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2163289120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     59489098                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     30108456                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29716187                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2220754492                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        29744570                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     28997253                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     93060136                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       282603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        45088                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     36930856                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        11476                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2493384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49325937                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       104991253                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       4952994                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2377680897                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3564274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     515972855                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    177151629                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       334559                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2392098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        658358                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        45088                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7136235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3927312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11063547                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2214879673                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     491304666                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14684979                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              39552093                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            657534782                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        473252009                       # Number of branches executed
system.switch_cpus.iew.exec_stores          166230116                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.136360                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2199617566                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2193005307                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1236463205                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1633039875                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.125137                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.757154                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    330509041                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       621662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10108394                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1456868482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.393671                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.298013                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    889394505     61.05%     61.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    179269322     12.31%     73.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     60907698      4.18%     77.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37270514      2.56%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    126683993      8.70%     88.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23186695      1.59%     90.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     42282739      2.90%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     41851494      2.87%     96.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     56021522      3.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1456868482                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030394775                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030394775                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              563133487                       # Number of memory references committed
system.switch_cpus.commit.loads             422912714                       # Number of loads committed
system.switch_cpus.commit.membars              310778                       # Number of memory barriers committed
system.switch_cpus.commit.branches          439677549                       # Number of branches committed
system.switch_cpus.commit.fp_insts           29375871                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1971857062                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16328100                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      56021522                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3744206912                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4771276191                       # The number of ROB writes
system.switch_cpus.timesIdled                 3763172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               442905452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.974550                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.974550                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.026115                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.026115                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2865112306                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1552827905                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          19927752                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19579916                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4617123                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2579545                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1110                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1110                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008469                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008469                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1257647729                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  621934954                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         10731220.907673                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         3357352.320171                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          14088573.227844                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 562                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 562                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 2237807.346975                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1106645.825623                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.669110                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.330890                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6015.932478                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       623820                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       623820                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     73038644                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     73038644                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   6381055                       # number of replacements
system.l2.tags.tagsinuse                 129283.484158                       # Cycle average of tags in use
system.l2.tags.total_refs                    22080851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6509146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.392281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    26909.980496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   162.517889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 101615.865900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.965957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        582.153918                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.205307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.775268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986355                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        16151                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4686233                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4702384                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         17963371                       # number of Writeback hits
system.l2.Writeback_hits::total              17963371                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     13890295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13890295                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         16151                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      18576528                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18592679                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        16151                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     18576528                       # number of overall hits
system.l2.overall_hits::total                18592679                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      5670445                       # number of ReadReq misses
system.l2.ReadReq_misses::total               5675784                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       770286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              770286                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      6440731                       # number of demand (read+write) misses
system.l2.demand_misses::total                6446070                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5339                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      6440731                       # number of overall misses
system.l2.overall_misses::total               6446070                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    421390116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 333199127885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    333620518001                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  48677181445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48677181445                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    421390116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 381876309330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     382297699446                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    421390116                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 381876309330                       # number of overall miss cycles
system.l2.overall_miss_latency::total    382297699446                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        21490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10356678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            10378168                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     17963371                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          17963371                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     14660581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14660581                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        21490                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     25017259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25038749                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        21490                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     25017259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25038749                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.248441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.547516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.546897                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.052541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.052541                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.248441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.257452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257444                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.248441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.257452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257444                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78926.787039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58760.666559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58779.636082                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 63193.646834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63193.646834                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78926.787039                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59290.833499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59307.097107                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78926.787039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59290.833499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59307.097107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289243                       # number of writebacks
system.l2.writebacks::total                   1289243                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      5670445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          5675784                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       770286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         770286                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      6440731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6446070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      6440731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6446070                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    380892798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 289529532103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 289910424901                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  42753199319                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42753199319                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    380892798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 332282731422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 332663624220                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    380892798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 332282731422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 332663624220                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.248441                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.547516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.546897                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.052541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.052541                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.248441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.257452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.248441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.257452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257444                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71341.599176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51059.402234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51078.480947                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 55503.020072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55503.020072                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71341.599176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51590.841385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51607.200080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71341.599176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51590.841385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51607.200080                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  4240250505                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           10378168                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10378168                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         17963371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14660581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14660581                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        42980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     67997889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68040869                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1375360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2750760320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2752135680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2752135680                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        26283311046                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22554640                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25931012812                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2951283587                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 14772797.107199                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  14772797.107199                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             21490                       # number of replacements
system.cpu.icache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           841415543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32885.779059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  2259.559272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1836.440728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.551650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.448350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    242391312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       242391312                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    242391312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        242391312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    242391312                       # number of overall hits
system.cpu.icache.overall_hits::total       242391312                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        24132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24132                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        24132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        24132                       # number of overall misses
system.cpu.icache.overall_misses::total         24132                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    648843029                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    648843029                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    648843029                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    648843029                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    648843029                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    648843029                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    242415444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    242415444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    242415444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    242415444                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    242415444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    242415444                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 26887.246353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26887.246353                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 26887.246353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26887.246353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 26887.246353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26887.246353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11135                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   222.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2642                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2642                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2642                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2642                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2642                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2642                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        21490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21490                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        21490                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21490                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        21490                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21490                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    485946471                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    485946471                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    485946471                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    485946471                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    485946471                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    485946471                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22612.678967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22612.678967                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22612.678967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22612.678967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22612.678967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22612.678967                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1246                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.304199                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1635747834                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          313494768                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 28052474.020661                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2902909.999709                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  30955384.020370                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          337                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          337                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 4853851.139466                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 930251.537092                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.839171                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.160829                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     236.869671                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        12469                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        12469                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       101150                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       306283                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       407433                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       960450                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       960450                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   300.148368                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          24782507                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3013.112095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           556432942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24785357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.450068                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3005.486294                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     7.625801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.733761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.735623                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    430766585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       430766585                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    120563935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      120563935                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       314558                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       314558                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       310778                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       310778                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    551330520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        551330520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    551330520                       # number of overall hits
system.cpu.dcache.overall_hits::total       551330520                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     25324312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25324312                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     19346060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19346060                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     44670372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44670372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     44670372                       # number of overall misses
system.cpu.dcache.overall_misses::total      44670372                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 981030037741                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 981030037741                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 339627490195                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 339627490195                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1622437                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1622437                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1320657527936                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1320657527936                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1320657527936                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1320657527936                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    456090897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    456090897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       314645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       314645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    596000892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    596000892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    596000892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    596000892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.055525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055525                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.138275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.138275                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.074950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.074950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074950                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 38738.664953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38738.664953                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 17555.382863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17555.382863                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 18648.701149                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18648.701149                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29564.507050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29564.507050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29564.507050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29564.507050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26230814                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3168120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.279615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     17963371                       # number of writebacks
system.cpu.dcache.writebacks::total          17963371                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     14967319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14967319                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4685881                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4685881                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     19653200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19653200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     19653200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19653200                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10356993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10356993                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     14660179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     14660179                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           87                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     25017172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     25017172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     25017172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     25017172                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 356939469081                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 356939469081                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 109231344046                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 109231344046                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1496441                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1496441                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 466170813127                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 466170813127                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 466170813127                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 466170813127                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.104783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041975                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34463.619806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34463.619806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7450.887472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7450.887472                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17200.471264                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17200.471264                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18634.033180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18634.033180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18634.033180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18634.033180                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
