// Seed: 3146209783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic   id_6 = id_3;
  supply1 id_7;
  type_11 id_8 (
      id_4,
      id_7[1]
  );
endmodule
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
