// Seed: 3622966061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
endmodule
module module_1;
  wire [1 'b0 &  -1 : 1] id_1;
  logic [1 : 1] id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output wor id_6
);
  timeunit 1ps;
  wand id_8 = {id_5{-1 | id_4}};
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
