// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FusionDecoder(
  input         clock,
  input         reset,
  input         io_in_0_valid,
  input  [31:0] io_in_0_bits,
  input         io_in_1_valid,
  input  [31:0] io_in_1_bits,
  input         io_in_2_valid,
  input  [31:0] io_in_2_bits,
  input         io_in_3_valid,
  input  [31:0] io_in_3_bits,
  input         io_in_4_valid,
  input  [31:0] io_in_4_bits,
  input         io_in_5_valid,
  input  [31:0] io_in_5_bits,
  input         io_inReady_0,
  input         io_inReady_1,
  input         io_inReady_2,
  input         io_inReady_3,
  input         io_inReady_4,
  input  [8:0]  io_dec_0_fuOpType,
  input  [8:0]  io_dec_1_fuOpType,
  input  [8:0]  io_dec_2_fuOpType,
  input  [8:0]  io_dec_3_fuOpType,
  input  [8:0]  io_dec_4_fuOpType,
  output        io_out_0_valid,
  output        io_out_0_bits_fuType_valid,
  output        io_out_0_bits_fuOpType_valid,
  output [8:0]  io_out_0_bits_fuOpType_bits,
  output        io_out_0_bits_lsrc2_valid,
  output [5:0]  io_out_0_bits_lsrc2_bits,
  output        io_out_0_bits_src2Type_valid,
  output        io_out_0_bits_selImm_valid,
  output [3:0]  io_out_0_bits_selImm_bits,
  output        io_out_1_valid,
  output        io_out_1_bits_fuType_valid,
  output        io_out_1_bits_fuOpType_valid,
  output [8:0]  io_out_1_bits_fuOpType_bits,
  output        io_out_1_bits_lsrc2_valid,
  output [5:0]  io_out_1_bits_lsrc2_bits,
  output        io_out_1_bits_src2Type_valid,
  output        io_out_1_bits_selImm_valid,
  output [3:0]  io_out_1_bits_selImm_bits,
  output        io_out_2_valid,
  output        io_out_2_bits_fuType_valid,
  output        io_out_2_bits_fuOpType_valid,
  output [8:0]  io_out_2_bits_fuOpType_bits,
  output        io_out_2_bits_lsrc2_valid,
  output [5:0]  io_out_2_bits_lsrc2_bits,
  output        io_out_2_bits_src2Type_valid,
  output        io_out_2_bits_selImm_valid,
  output [3:0]  io_out_2_bits_selImm_bits,
  output        io_out_3_valid,
  output        io_out_3_bits_fuType_valid,
  output        io_out_3_bits_fuOpType_valid,
  output [8:0]  io_out_3_bits_fuOpType_bits,
  output        io_out_3_bits_lsrc2_valid,
  output [5:0]  io_out_3_bits_lsrc2_bits,
  output        io_out_3_bits_src2Type_valid,
  output        io_out_3_bits_selImm_valid,
  output [3:0]  io_out_3_bits_selImm_bits,
  output        io_out_4_valid,
  output        io_out_4_bits_fuType_valid,
  output        io_out_4_bits_fuOpType_valid,
  output [8:0]  io_out_4_bits_fuOpType_bits,
  output        io_out_4_bits_lsrc2_valid,
  output [5:0]  io_out_4_bits_lsrc2_bits,
  output        io_out_4_bits_src2Type_valid,
  output        io_out_4_bits_selImm_valid,
  output [3:0]  io_out_4_bits_selImm_bits,
  output        io_info_0_rs2FromRs1,
  output        io_info_0_rs2FromRs2,
  output        io_info_0_rs2FromZero,
  output        io_info_1_rs2FromRs1,
  output        io_info_1_rs2FromRs2,
  output        io_info_1_rs2FromZero,
  output        io_info_2_rs2FromRs1,
  output        io_info_2_rs2FromRs2,
  output        io_info_2_rs2FromZero,
  output        io_info_3_rs2FromRs1,
  output        io_info_3_rs2FromRs2,
  output        io_info_3_rs2FromZero,
  output        io_info_4_rs2FromRs1,
  output        io_info_4_rs2FromRs2,
  output        io_info_4_rs2FromZero,
  output        io_clear_1,
  output        io_clear_2,
  output        io_clear_3,
  output        io_clear_4,
  output        io_clear_5
);

  reg         instrPairValid;
  reg         fusionVec_0;
  reg         fusionVec_1;
  reg         fusionVec_2;
  reg         fusionVec_3;
  reg         fusionVec_4;
  reg         fusionVec_5;
  reg         fusionVec_6;
  reg         fusionVec_7;
  reg         fusionVec_8;
  reg         fusionVec_9;
  reg         fusionVec_10;
  reg         fusionVec_11;
  reg         fusionVec_12;
  reg         fusionVec_13;
  reg         fusionVec_14;
  reg         fusionVec_15;
  reg         fusionVec_16;
  reg         fusionVec_17;
  reg         fusionVec_18;
  reg         fusionVec_19;
  reg         fusionVec_20;
  reg         fusionVec_21;
  reg         fusionVec_22;
  reg         fusionVec_23;
  reg         fusionVec_24;
  reg         fusionVec_25;
  reg         fusionVec_26;
  reg         fusionVec_27;
  reg         notHint;
  wire        io_clear_1_0 =
    instrPairValid
    & (|{fusionVec_27,
         fusionVec_26,
         fusionVec_25,
         fusionVec_24,
         fusionVec_23,
         fusionVec_22,
         fusionVec_21,
         fusionVec_20,
         fusionVec_19,
         fusionVec_18,
         fusionVec_17,
         fusionVec_16,
         fusionVec_15,
         fusionVec_14,
         fusionVec_13,
         fusionVec_12,
         fusionVec_11,
         fusionVec_10,
         fusionVec_9,
         fusionVec_8,
         fusionVec_7,
         fusionVec_6,
         fusionVec_5,
         fusionVec_4,
         fusionVec_3,
         fusionVec_2,
         fusionVec_1,
         fusionVec_0}) & notHint;
  wire [6:0]  _constReplResult_T_26 =
    {1'h0, fusionVec_0, 5'h0} | ((|{fusionVec_2, fusionVec_1}) ? 7'h4B : 7'h0)
    | (fusionVec_3 ? 7'h4A : 7'h0);
  wire [6:0]  _constReplResult_T_33 =
    {_constReplResult_T_26[6],
     _constReplResult_T_26[5:0] | (fusionVec_4 ? 6'h29 : 6'h0)
       | (fusionVec_5 ? 6'h2B : 6'h0) | (fusionVec_6 ? 6'h2D : 6'h0)}
    | (fusionVec_7 ? 7'h58 : 7'h0) | (fusionVec_8 ? 7'h59 : 7'h0)
    | (fusionVec_9 ? 7'h5A : 7'h0) | (fusionVec_10 ? 7'h5B : 7'h0);
  wire [5:0]  _GEN =
    _constReplResult_T_33[5:0] | (fusionVec_11 ? 6'h2F : 6'h0)
    | (fusionVec_12 ? 6'h24 : 6'h0) | (fusionVec_13 ? 6'h25 : 6'h0)
    | (fusionVec_14 ? 6'h26 : 6'h0) | (fusionVec_15 ? 6'h27 : 6'h0)
    | (fusionVec_16 ? 6'h22 : 6'h0);
  wire [6:0]  _constReplResult_T_41 =
    {_constReplResult_T_33[6], _GEN[5], _GEN[4:0] | (fusionVec_17 ? 5'h11 : 5'h0)}
    | (fusionVec_18 ? 7'h53 : 7'h0);
  wire [5:0]  _GEN_0 =
    {_constReplResult_T_41[5],
     {_constReplResult_T_41[4], _constReplResult_T_41[3:0] | (fusionVec_19 ? 4'hC : 4'h0)}
       | (fusionVec_20 ? 5'h15 : 5'h0) | (fusionVec_21 ? 5'h14 : 5'h0)
       | (fusionVec_22 ? 5'h16 : 5'h0) | (fusionVec_23 ? 5'h17 : 5'h0)}
    | (fusionVec_26 ? 6'h23 : 6'h0);
  wire [3:0]  _src2WithZero_T = {fusionVec_3, fusionVec_2, fusionVec_1, fusionVec_0};
  wire [11:0] _src2WithMux_T =
    {fusionVec_19,
     fusionVec_18,
     fusionVec_17,
     fusionVec_16,
     fusionVec_15,
     fusionVec_14,
     fusionVec_13,
     fusionVec_12,
     fusionVec_11,
     fusionVec_6,
     fusionVec_5,
     fusionVec_4};
  reg         io_info_0_rs2FromRs1_r;
  reg         io_info_0_rs2FromRs2_r;
  reg  [4:0]  io_out_0_bits_lsrc2_bits_r;
  reg         instrPairValid_1;
  reg         fusionVec_1_0;
  reg         fusionVec_1_1;
  reg         fusionVec_1_2;
  reg         fusionVec_1_3;
  reg         fusionVec_1_4;
  reg         fusionVec_1_5;
  reg         fusionVec_1_6;
  reg         fusionVec_1_7;
  reg         fusionVec_1_8;
  reg         fusionVec_1_9;
  reg         fusionVec_1_10;
  reg         fusionVec_1_11;
  reg         fusionVec_1_12;
  reg         fusionVec_1_13;
  reg         fusionVec_1_14;
  reg         fusionVec_1_15;
  reg         fusionVec_1_16;
  reg         fusionVec_1_17;
  reg         fusionVec_1_18;
  reg         fusionVec_1_19;
  reg         fusionVec_1_20;
  reg         fusionVec_1_21;
  reg         fusionVec_1_22;
  reg         fusionVec_1_23;
  reg         fusionVec_1_24;
  reg         fusionVec_1_25;
  reg         fusionVec_1_26;
  reg         fusionVec_1_27;
  reg         notHint_1;
  wire        io_clear_2_0 =
    instrPairValid_1 & ~io_clear_1_0
    & (|{fusionVec_1_27,
         fusionVec_1_26,
         fusionVec_1_25,
         fusionVec_1_24,
         fusionVec_1_23,
         fusionVec_1_22,
         fusionVec_1_21,
         fusionVec_1_20,
         fusionVec_1_19,
         fusionVec_1_18,
         fusionVec_1_17,
         fusionVec_1_16,
         fusionVec_1_15,
         fusionVec_1_14,
         fusionVec_1_13,
         fusionVec_1_12,
         fusionVec_1_11,
         fusionVec_1_10,
         fusionVec_1_9,
         fusionVec_1_8,
         fusionVec_1_7,
         fusionVec_1_6,
         fusionVec_1_5,
         fusionVec_1_4,
         fusionVec_1_3,
         fusionVec_1_2,
         fusionVec_1_1,
         fusionVec_1_0}) & notHint_1;
  wire [6:0]  _constReplResult_T_75 =
    {1'h0, fusionVec_1_0, 5'h0} | ((|{fusionVec_1_2, fusionVec_1_1}) ? 7'h4B : 7'h0)
    | (fusionVec_1_3 ? 7'h4A : 7'h0);
  wire [6:0]  _constReplResult_T_82 =
    {_constReplResult_T_75[6],
     _constReplResult_T_75[5:0] | (fusionVec_1_4 ? 6'h29 : 6'h0)
       | (fusionVec_1_5 ? 6'h2B : 6'h0) | (fusionVec_1_6 ? 6'h2D : 6'h0)}
    | (fusionVec_1_7 ? 7'h58 : 7'h0) | (fusionVec_1_8 ? 7'h59 : 7'h0)
    | (fusionVec_1_9 ? 7'h5A : 7'h0) | (fusionVec_1_10 ? 7'h5B : 7'h0);
  wire [5:0]  _GEN_1 =
    _constReplResult_T_82[5:0] | (fusionVec_1_11 ? 6'h2F : 6'h0)
    | (fusionVec_1_12 ? 6'h24 : 6'h0) | (fusionVec_1_13 ? 6'h25 : 6'h0)
    | (fusionVec_1_14 ? 6'h26 : 6'h0) | (fusionVec_1_15 ? 6'h27 : 6'h0)
    | (fusionVec_1_16 ? 6'h22 : 6'h0);
  wire [6:0]  _constReplResult_T_90 =
    {_constReplResult_T_82[6], _GEN_1[5], _GEN_1[4:0] | (fusionVec_1_17 ? 5'h11 : 5'h0)}
    | (fusionVec_1_18 ? 7'h53 : 7'h0);
  wire [5:0]  _GEN_2 =
    {_constReplResult_T_90[5],
     {_constReplResult_T_90[4],
      _constReplResult_T_90[3:0] | (fusionVec_1_19 ? 4'hC : 4'h0)}
       | (fusionVec_1_20 ? 5'h15 : 5'h0) | (fusionVec_1_21 ? 5'h14 : 5'h0)
       | (fusionVec_1_22 ? 5'h16 : 5'h0) | (fusionVec_1_23 ? 5'h17 : 5'h0)}
    | (fusionVec_1_26 ? 6'h23 : 6'h0);
  wire [3:0]  _src2WithZero_T_1 =
    {fusionVec_1_3, fusionVec_1_2, fusionVec_1_1, fusionVec_1_0};
  wire [11:0] _src2WithMux_T_1 =
    {fusionVec_1_19,
     fusionVec_1_18,
     fusionVec_1_17,
     fusionVec_1_16,
     fusionVec_1_15,
     fusionVec_1_14,
     fusionVec_1_13,
     fusionVec_1_12,
     fusionVec_1_11,
     fusionVec_1_6,
     fusionVec_1_5,
     fusionVec_1_4};
  reg         io_info_1_rs2FromRs1_r;
  reg         io_info_1_rs2FromRs2_r;
  reg  [4:0]  io_out_1_bits_lsrc2_bits_r;
  reg         instrPairValid_2;
  reg         fusionVec_2_0;
  reg         fusionVec_2_1;
  reg         fusionVec_2_2;
  reg         fusionVec_2_3;
  reg         fusionVec_2_4;
  reg         fusionVec_2_5;
  reg         fusionVec_2_6;
  reg         fusionVec_2_7;
  reg         fusionVec_2_8;
  reg         fusionVec_2_9;
  reg         fusionVec_2_10;
  reg         fusionVec_2_11;
  reg         fusionVec_2_12;
  reg         fusionVec_2_13;
  reg         fusionVec_2_14;
  reg         fusionVec_2_15;
  reg         fusionVec_2_16;
  reg         fusionVec_2_17;
  reg         fusionVec_2_18;
  reg         fusionVec_2_19;
  reg         fusionVec_2_20;
  reg         fusionVec_2_21;
  reg         fusionVec_2_22;
  reg         fusionVec_2_23;
  reg         fusionVec_2_24;
  reg         fusionVec_2_25;
  reg         fusionVec_2_26;
  reg         fusionVec_2_27;
  reg         notHint_2;
  wire        io_clear_3_0 =
    instrPairValid_2 & ~io_clear_2_0
    & (|{fusionVec_2_27,
         fusionVec_2_26,
         fusionVec_2_25,
         fusionVec_2_24,
         fusionVec_2_23,
         fusionVec_2_22,
         fusionVec_2_21,
         fusionVec_2_20,
         fusionVec_2_19,
         fusionVec_2_18,
         fusionVec_2_17,
         fusionVec_2_16,
         fusionVec_2_15,
         fusionVec_2_14,
         fusionVec_2_13,
         fusionVec_2_12,
         fusionVec_2_11,
         fusionVec_2_10,
         fusionVec_2_9,
         fusionVec_2_8,
         fusionVec_2_7,
         fusionVec_2_6,
         fusionVec_2_5,
         fusionVec_2_4,
         fusionVec_2_3,
         fusionVec_2_2,
         fusionVec_2_1,
         fusionVec_2_0}) & notHint_2;
  wire [6:0]  _constReplResult_T_124 =
    {1'h0, fusionVec_2_0, 5'h0} | ((|{fusionVec_2_2, fusionVec_2_1}) ? 7'h4B : 7'h0)
    | (fusionVec_2_3 ? 7'h4A : 7'h0);
  wire [6:0]  _constReplResult_T_131 =
    {_constReplResult_T_124[6],
     _constReplResult_T_124[5:0] | (fusionVec_2_4 ? 6'h29 : 6'h0)
       | (fusionVec_2_5 ? 6'h2B : 6'h0) | (fusionVec_2_6 ? 6'h2D : 6'h0)}
    | (fusionVec_2_7 ? 7'h58 : 7'h0) | (fusionVec_2_8 ? 7'h59 : 7'h0)
    | (fusionVec_2_9 ? 7'h5A : 7'h0) | (fusionVec_2_10 ? 7'h5B : 7'h0);
  wire [5:0]  _GEN_3 =
    _constReplResult_T_131[5:0] | (fusionVec_2_11 ? 6'h2F : 6'h0)
    | (fusionVec_2_12 ? 6'h24 : 6'h0) | (fusionVec_2_13 ? 6'h25 : 6'h0)
    | (fusionVec_2_14 ? 6'h26 : 6'h0) | (fusionVec_2_15 ? 6'h27 : 6'h0)
    | (fusionVec_2_16 ? 6'h22 : 6'h0);
  wire [6:0]  _constReplResult_T_139 =
    {_constReplResult_T_131[6], _GEN_3[5], _GEN_3[4:0] | (fusionVec_2_17 ? 5'h11 : 5'h0)}
    | (fusionVec_2_18 ? 7'h53 : 7'h0);
  wire [5:0]  _GEN_4 =
    {_constReplResult_T_139[5],
     {_constReplResult_T_139[4],
      _constReplResult_T_139[3:0] | (fusionVec_2_19 ? 4'hC : 4'h0)}
       | (fusionVec_2_20 ? 5'h15 : 5'h0) | (fusionVec_2_21 ? 5'h14 : 5'h0)
       | (fusionVec_2_22 ? 5'h16 : 5'h0) | (fusionVec_2_23 ? 5'h17 : 5'h0)}
    | (fusionVec_2_26 ? 6'h23 : 6'h0);
  wire [3:0]  _src2WithZero_T_2 =
    {fusionVec_2_3, fusionVec_2_2, fusionVec_2_1, fusionVec_2_0};
  wire [11:0] _src2WithMux_T_2 =
    {fusionVec_2_19,
     fusionVec_2_18,
     fusionVec_2_17,
     fusionVec_2_16,
     fusionVec_2_15,
     fusionVec_2_14,
     fusionVec_2_13,
     fusionVec_2_12,
     fusionVec_2_11,
     fusionVec_2_6,
     fusionVec_2_5,
     fusionVec_2_4};
  reg         io_info_2_rs2FromRs1_r;
  reg         io_info_2_rs2FromRs2_r;
  reg  [4:0]  io_out_2_bits_lsrc2_bits_r;
  reg         instrPairValid_3;
  reg         fusionVec_3_0;
  reg         fusionVec_3_1;
  reg         fusionVec_3_2;
  reg         fusionVec_3_3;
  reg         fusionVec_3_4;
  reg         fusionVec_3_5;
  reg         fusionVec_3_6;
  reg         fusionVec_3_7;
  reg         fusionVec_3_8;
  reg         fusionVec_3_9;
  reg         fusionVec_3_10;
  reg         fusionVec_3_11;
  reg         fusionVec_3_12;
  reg         fusionVec_3_13;
  reg         fusionVec_3_14;
  reg         fusionVec_3_15;
  reg         fusionVec_3_16;
  reg         fusionVec_3_17;
  reg         fusionVec_3_18;
  reg         fusionVec_3_19;
  reg         fusionVec_3_20;
  reg         fusionVec_3_21;
  reg         fusionVec_3_22;
  reg         fusionVec_3_23;
  reg         fusionVec_3_24;
  reg         fusionVec_3_25;
  reg         fusionVec_3_26;
  reg         fusionVec_3_27;
  reg         notHint_3;
  wire        io_clear_4_0 =
    instrPairValid_3 & ~io_clear_3_0
    & (|{fusionVec_3_27,
         fusionVec_3_26,
         fusionVec_3_25,
         fusionVec_3_24,
         fusionVec_3_23,
         fusionVec_3_22,
         fusionVec_3_21,
         fusionVec_3_20,
         fusionVec_3_19,
         fusionVec_3_18,
         fusionVec_3_17,
         fusionVec_3_16,
         fusionVec_3_15,
         fusionVec_3_14,
         fusionVec_3_13,
         fusionVec_3_12,
         fusionVec_3_11,
         fusionVec_3_10,
         fusionVec_3_9,
         fusionVec_3_8,
         fusionVec_3_7,
         fusionVec_3_6,
         fusionVec_3_5,
         fusionVec_3_4,
         fusionVec_3_3,
         fusionVec_3_2,
         fusionVec_3_1,
         fusionVec_3_0}) & notHint_3;
  wire [6:0]  _constReplResult_T_173 =
    {1'h0, fusionVec_3_0, 5'h0} | ((|{fusionVec_3_2, fusionVec_3_1}) ? 7'h4B : 7'h0)
    | (fusionVec_3_3 ? 7'h4A : 7'h0);
  wire [6:0]  _constReplResult_T_180 =
    {_constReplResult_T_173[6],
     _constReplResult_T_173[5:0] | (fusionVec_3_4 ? 6'h29 : 6'h0)
       | (fusionVec_3_5 ? 6'h2B : 6'h0) | (fusionVec_3_6 ? 6'h2D : 6'h0)}
    | (fusionVec_3_7 ? 7'h58 : 7'h0) | (fusionVec_3_8 ? 7'h59 : 7'h0)
    | (fusionVec_3_9 ? 7'h5A : 7'h0) | (fusionVec_3_10 ? 7'h5B : 7'h0);
  wire [5:0]  _GEN_5 =
    _constReplResult_T_180[5:0] | (fusionVec_3_11 ? 6'h2F : 6'h0)
    | (fusionVec_3_12 ? 6'h24 : 6'h0) | (fusionVec_3_13 ? 6'h25 : 6'h0)
    | (fusionVec_3_14 ? 6'h26 : 6'h0) | (fusionVec_3_15 ? 6'h27 : 6'h0)
    | (fusionVec_3_16 ? 6'h22 : 6'h0);
  wire [6:0]  _constReplResult_T_188 =
    {_constReplResult_T_180[6], _GEN_5[5], _GEN_5[4:0] | (fusionVec_3_17 ? 5'h11 : 5'h0)}
    | (fusionVec_3_18 ? 7'h53 : 7'h0);
  wire [5:0]  _GEN_6 =
    {_constReplResult_T_188[5],
     {_constReplResult_T_188[4],
      _constReplResult_T_188[3:0] | (fusionVec_3_19 ? 4'hC : 4'h0)}
       | (fusionVec_3_20 ? 5'h15 : 5'h0) | (fusionVec_3_21 ? 5'h14 : 5'h0)
       | (fusionVec_3_22 ? 5'h16 : 5'h0) | (fusionVec_3_23 ? 5'h17 : 5'h0)}
    | (fusionVec_3_26 ? 6'h23 : 6'h0);
  wire [3:0]  _src2WithZero_T_3 =
    {fusionVec_3_3, fusionVec_3_2, fusionVec_3_1, fusionVec_3_0};
  wire [11:0] _src2WithMux_T_3 =
    {fusionVec_3_19,
     fusionVec_3_18,
     fusionVec_3_17,
     fusionVec_3_16,
     fusionVec_3_15,
     fusionVec_3_14,
     fusionVec_3_13,
     fusionVec_3_12,
     fusionVec_3_11,
     fusionVec_3_6,
     fusionVec_3_5,
     fusionVec_3_4};
  reg         io_info_3_rs2FromRs1_r;
  reg         io_info_3_rs2FromRs2_r;
  reg  [4:0]  io_out_3_bits_lsrc2_bits_r;
  reg         instrPairValid_4;
  reg         fusionVec_4_0;
  reg         fusionVec_4_1;
  reg         fusionVec_4_2;
  reg         fusionVec_4_3;
  reg         fusionVec_4_4;
  reg         fusionVec_4_5;
  reg         fusionVec_4_6;
  reg         fusionVec_4_7;
  reg         fusionVec_4_8;
  reg         fusionVec_4_9;
  reg         fusionVec_4_10;
  reg         fusionVec_4_11;
  reg         fusionVec_4_12;
  reg         fusionVec_4_13;
  reg         fusionVec_4_14;
  reg         fusionVec_4_15;
  reg         fusionVec_4_16;
  reg         fusionVec_4_17;
  reg         fusionVec_4_18;
  reg         fusionVec_4_19;
  reg         fusionVec_4_20;
  reg         fusionVec_4_21;
  reg         fusionVec_4_22;
  reg         fusionVec_4_23;
  reg         fusionVec_4_24;
  reg         fusionVec_4_25;
  reg         fusionVec_4_26;
  reg         fusionVec_4_27;
  reg         notHint_4;
  wire        io_clear_5_0 =
    instrPairValid_4 & ~io_clear_4_0
    & (|{fusionVec_4_27,
         fusionVec_4_26,
         fusionVec_4_25,
         fusionVec_4_24,
         fusionVec_4_23,
         fusionVec_4_22,
         fusionVec_4_21,
         fusionVec_4_20,
         fusionVec_4_19,
         fusionVec_4_18,
         fusionVec_4_17,
         fusionVec_4_16,
         fusionVec_4_15,
         fusionVec_4_14,
         fusionVec_4_13,
         fusionVec_4_12,
         fusionVec_4_11,
         fusionVec_4_10,
         fusionVec_4_9,
         fusionVec_4_8,
         fusionVec_4_7,
         fusionVec_4_6,
         fusionVec_4_5,
         fusionVec_4_4,
         fusionVec_4_3,
         fusionVec_4_2,
         fusionVec_4_1,
         fusionVec_4_0}) & notHint_4;
  wire [6:0]  _constReplResult_T_222 =
    {1'h0, fusionVec_4_0, 5'h0} | ((|{fusionVec_4_2, fusionVec_4_1}) ? 7'h4B : 7'h0)
    | (fusionVec_4_3 ? 7'h4A : 7'h0);
  wire [6:0]  _constReplResult_T_229 =
    {_constReplResult_T_222[6],
     _constReplResult_T_222[5:0] | (fusionVec_4_4 ? 6'h29 : 6'h0)
       | (fusionVec_4_5 ? 6'h2B : 6'h0) | (fusionVec_4_6 ? 6'h2D : 6'h0)}
    | (fusionVec_4_7 ? 7'h58 : 7'h0) | (fusionVec_4_8 ? 7'h59 : 7'h0)
    | (fusionVec_4_9 ? 7'h5A : 7'h0) | (fusionVec_4_10 ? 7'h5B : 7'h0);
  wire [5:0]  _GEN_7 =
    _constReplResult_T_229[5:0] | (fusionVec_4_11 ? 6'h2F : 6'h0)
    | (fusionVec_4_12 ? 6'h24 : 6'h0) | (fusionVec_4_13 ? 6'h25 : 6'h0)
    | (fusionVec_4_14 ? 6'h26 : 6'h0) | (fusionVec_4_15 ? 6'h27 : 6'h0)
    | (fusionVec_4_16 ? 6'h22 : 6'h0);
  wire [6:0]  _constReplResult_T_237 =
    {_constReplResult_T_229[6], _GEN_7[5], _GEN_7[4:0] | (fusionVec_4_17 ? 5'h11 : 5'h0)}
    | (fusionVec_4_18 ? 7'h53 : 7'h0);
  wire [5:0]  _GEN_8 =
    {_constReplResult_T_237[5],
     {_constReplResult_T_237[4],
      _constReplResult_T_237[3:0] | (fusionVec_4_19 ? 4'hC : 4'h0)}
       | (fusionVec_4_20 ? 5'h15 : 5'h0) | (fusionVec_4_21 ? 5'h14 : 5'h0)
       | (fusionVec_4_22 ? 5'h16 : 5'h0) | (fusionVec_4_23 ? 5'h17 : 5'h0)}
    | (fusionVec_4_26 ? 6'h23 : 6'h0);
  wire [3:0]  _src2WithZero_T_4 =
    {fusionVec_4_3, fusionVec_4_2, fusionVec_4_1, fusionVec_4_0};
  wire [11:0] _src2WithMux_T_4 =
    {fusionVec_4_19,
     fusionVec_4_18,
     fusionVec_4_17,
     fusionVec_4_16,
     fusionVec_4_15,
     fusionVec_4_14,
     fusionVec_4_13,
     fusionVec_4_12,
     fusionVec_4_11,
     fusionVec_4_6,
     fusionVec_4_5,
     fusionVec_4_4};
  reg         io_info_4_rs2FromRs1_r;
  reg         io_info_4_rs2FromRs2_r;
  reg  [4:0]  io_out_4_bits_lsrc2_bits_r;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      instrPairValid <= 1'h0;
      instrPairValid_1 <= 1'h0;
      instrPairValid_2 <= 1'h0;
      instrPairValid_3 <= 1'h0;
      instrPairValid_4 <= 1'h0;
    end
    else begin
      if (io_inReady_0)
        instrPairValid <= &{io_in_1_valid, io_in_0_valid};
      if (io_inReady_1)
        instrPairValid_1 <= &{io_in_2_valid, io_in_1_valid};
      if (io_inReady_2)
        instrPairValid_2 <= &{io_in_3_valid, io_in_2_valid};
      if (io_inReady_3)
        instrPairValid_3 <= &{io_in_4_valid, io_in_3_valid};
      if (io_inReady_4)
        instrPairValid_4 <= &{io_in_5_valid, io_in_4_valid};
    end
  end // always @(posedge, posedge)
  wire [15:0] _GEN_9 = {io_in_0_bits[31:26], io_in_0_bits[14:12], io_in_0_bits[6:0]};
  wire [16:0] _GEN_10 = {io_in_0_bits[31:25], io_in_0_bits[14:12], io_in_0_bits[6:0]};
  wire [9:0]  _GEN_11 = {io_in_0_bits[14:12], io_in_0_bits[6:0]};
  wire [21:0] _GEN_12 = {io_in_0_bits[31:20], io_in_0_bits[14:12], io_in_0_bits[6:0]};
  wire [15:0] _GEN_13 = {io_in_5_bits[31:26], io_in_5_bits[14:12], io_in_5_bits[6:0]};
  wire [16:0] _GEN_14 = {io_in_5_bits[31:25], io_in_5_bits[14:12], io_in_5_bits[6:0]};
  wire [9:0]  _GEN_15 = {io_in_5_bits[14:12], io_in_5_bits[6:0]};
  wire [21:0] _GEN_16 = {io_in_5_bits[31:20], io_in_5_bits[14:12], io_in_5_bits[6:0]};
  wire [15:0] _GEN_17 = {io_in_1_bits[31:26], io_in_1_bits[14:12], io_in_1_bits[6:0]};
  wire [16:0] _GEN_18 = {io_in_1_bits[31:25], io_in_1_bits[14:12], io_in_1_bits[6:0]};
  wire [9:0]  _GEN_19 = {io_in_1_bits[14:12], io_in_1_bits[6:0]};
  wire [21:0] _GEN_20 = {io_in_1_bits[31:20], io_in_1_bits[14:12], io_in_1_bits[6:0]};
  wire [15:0] _GEN_21 = {io_in_2_bits[31:26], io_in_2_bits[14:12], io_in_2_bits[6:0]};
  wire [16:0] _GEN_22 = {io_in_2_bits[31:25], io_in_2_bits[14:12], io_in_2_bits[6:0]};
  wire [9:0]  _GEN_23 = {io_in_2_bits[14:12], io_in_2_bits[6:0]};
  wire [21:0] _GEN_24 = {io_in_2_bits[31:20], io_in_2_bits[14:12], io_in_2_bits[6:0]};
  wire [15:0] _GEN_25 = {io_in_3_bits[31:26], io_in_3_bits[14:12], io_in_3_bits[6:0]};
  wire [16:0] _GEN_26 = {io_in_3_bits[31:25], io_in_3_bits[14:12], io_in_3_bits[6:0]};
  wire [9:0]  _GEN_27 = {io_in_3_bits[14:12], io_in_3_bits[6:0]};
  wire [21:0] _GEN_28 = {io_in_3_bits[31:20], io_in_3_bits[14:12], io_in_3_bits[6:0]};
  wire [15:0] _GEN_29 = {io_in_4_bits[31:26], io_in_4_bits[14:12], io_in_4_bits[6:0]};
  wire [16:0] _GEN_30 = {io_in_4_bits[31:25], io_in_4_bits[14:12], io_in_4_bits[6:0]};
  wire [9:0]  _GEN_31 = {io_in_4_bits[14:12], io_in_4_bits[6:0]};
  wire [21:0] _GEN_32 = {io_in_4_bits[31:20], io_in_4_bits[14:12], io_in_4_bits[6:0]};
  always @(posedge clock) begin
    if (io_in_0_valid & io_inReady_0) begin
      fusionVec_0 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h20 & _GEN_17 == 16'h293
        & io_in_1_bits[25:20] == 6'h20 & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_1 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h30 & _GEN_17 == 16'h293
        & io_in_1_bits[25:20] == 6'h30 & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_2 <=
        _GEN_10 == 17'h9B & io_in_0_bits[24:20] == 5'h10 & _GEN_18 == 17'h29B
        & io_in_1_bits[24:20] == 5'h10 & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_3 <=
        _GEN_10 == 17'h9B & io_in_0_bits[24:20] == 5'h10 & _GEN_18 == 17'h829B
        & io_in_1_bits[24:20] == 5'h10 & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_4 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h1 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_5 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h2 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_6 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h3 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_7 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h20 & _GEN_17 == 16'h293
        & io_in_1_bits[25:20] == 6'h1F & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_8 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h20 & _GEN_17 == 16'h293
        & io_in_1_bits[25:20] == 6'h1E & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_9 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h20 & _GEN_17 == 16'h293
        & io_in_1_bits[25:20] == 6'h1D & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_10 <=
        _GEN_9 == 16'h293 & io_in_0_bits[25:20] == 6'h8 & _GEN_19 == 10'h393
        & io_in_1_bits[31:20] == 12'hFF & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_11 <=
        _GEN_9 == 16'h93 & io_in_0_bits[25:20] == 6'h4 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_12 <=
        _GEN_9 == 16'h293 & io_in_0_bits[25:20] == 6'h1D & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_13 <=
        _GEN_9 == 16'h293 & io_in_0_bits[25:20] == 6'h1E & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_14 <=
        _GEN_9 == 16'h293 & io_in_0_bits[25:20] == 6'h1F & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_15 <=
        _GEN_9 == 16'h293 & io_in_0_bits[25:20] == 6'h20 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_16 <=
        _GEN_11 == 10'h393 & io_in_0_bits[31:20] == 12'h1 & _GEN_18 == 17'h33
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_17 <=
        _GEN_11 == 10'h393 & io_in_0_bits[31:20] == 12'h1 & _GEN_18 == 17'h3B
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_18 <=
        _GEN_11 == 10'h393 & io_in_0_bits[31:20] == 12'hF00 & _GEN_18 == 17'h333
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_19 <=
        _GEN_11 == 10'h393 & io_in_0_bits[31:20] == 12'h7F & _GEN_18 == 17'h43B
        & io_in_1_bits[19:15] != io_in_1_bits[24:20]
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & (io_in_0_bits[11:7] == io_in_1_bits[19:15]
           | io_in_0_bits[11:7] == io_in_1_bits[24:20]);
      fusionVec_20 <=
        (_GEN_11 == 10'h1B | _GEN_10 == 17'h3B) & _GEN_19 == 10'h393
        & io_in_1_bits[31:20] == 12'hFF & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_21 <=
        (_GEN_11 == 10'h1B | _GEN_10 == 17'h3B) & _GEN_19 == 10'h393
        & io_in_1_bits[31:20] == 12'h1 & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_22 <=
        (_GEN_11 == 10'h1B | _GEN_10 == 17'h3B) & _GEN_20 == 22'h2023B
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_23 <=
        (_GEN_11 == 10'h1B | _GEN_10 == 17'h3B) & _GEN_20 == 22'h181493
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_24 <=
        (|{_GEN_12 == 22'hA1E93,
           _GEN_10 == 17'h233,
           _GEN_11 == 10'h213,
           _GEN_10 == 17'h333,
           _GEN_11 == 10'h313,
           _GEN_10 == 17'h3B3,
           _GEN_11 == 10'h393}) & _GEN_19 == 10'h393 & io_in_1_bits[31:20] == 12'h1
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_25 <=
        (|{_GEN_12 == 22'hA1E93,
           _GEN_10 == 17'h233,
           _GEN_11 == 10'h213,
           _GEN_10 == 17'h333,
           _GEN_11 == 10'h313,
           _GEN_10 == 17'h3B3,
           _GEN_11 == 10'h393}) & _GEN_20 == 22'h2023B
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_26 <=
        io_in_0_bits[6:0] == 7'h37 & _GEN_19 == 10'h13
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      fusionVec_27 <=
        io_in_0_bits[6:0] == 7'h37 & _GEN_19 == 10'h1B
        & io_in_0_bits[11:7] == io_in_1_bits[11:7]
        & io_in_0_bits[11:7] == io_in_1_bits[19:15];
      notHint <= &{|(io_in_1_bits[11:7]), |(io_in_0_bits[11:7])};
      io_info_0_rs2FromRs1_r <= io_in_0_bits[11:7] == io_in_1_bits[19:15];
      io_info_0_rs2FromRs2_r <= io_in_0_bits[11:7] == io_in_1_bits[19:15];
      io_out_0_bits_lsrc2_bits_r <=
        io_in_0_bits[11:7] == io_in_1_bits[19:15]
          ? io_in_1_bits[24:20]
          : io_in_1_bits[19:15];
    end
    if (io_in_1_valid & io_inReady_1) begin
      fusionVec_1_0 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h20 & _GEN_21 == 16'h293
        & io_in_2_bits[25:20] == 6'h20 & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_1 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h30 & _GEN_21 == 16'h293
        & io_in_2_bits[25:20] == 6'h30 & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_2 <=
        _GEN_18 == 17'h9B & io_in_1_bits[24:20] == 5'h10 & _GEN_22 == 17'h29B
        & io_in_2_bits[24:20] == 5'h10 & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_3 <=
        _GEN_18 == 17'h9B & io_in_1_bits[24:20] == 5'h10 & _GEN_22 == 17'h829B
        & io_in_2_bits[24:20] == 5'h10 & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_4 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h1 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_5 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h2 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_6 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h3 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_7 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h20 & _GEN_21 == 16'h293
        & io_in_2_bits[25:20] == 6'h1F & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_8 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h20 & _GEN_21 == 16'h293
        & io_in_2_bits[25:20] == 6'h1E & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_9 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h20 & _GEN_21 == 16'h293
        & io_in_2_bits[25:20] == 6'h1D & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_10 <=
        _GEN_17 == 16'h293 & io_in_1_bits[25:20] == 6'h8 & _GEN_23 == 10'h393
        & io_in_2_bits[31:20] == 12'hFF & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_11 <=
        _GEN_17 == 16'h93 & io_in_1_bits[25:20] == 6'h4 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_12 <=
        _GEN_17 == 16'h293 & io_in_1_bits[25:20] == 6'h1D & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_13 <=
        _GEN_17 == 16'h293 & io_in_1_bits[25:20] == 6'h1E & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_14 <=
        _GEN_17 == 16'h293 & io_in_1_bits[25:20] == 6'h1F & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_15 <=
        _GEN_17 == 16'h293 & io_in_1_bits[25:20] == 6'h20 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_16 <=
        _GEN_19 == 10'h393 & io_in_1_bits[31:20] == 12'h1 & _GEN_22 == 17'h33
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_17 <=
        _GEN_19 == 10'h393 & io_in_1_bits[31:20] == 12'h1 & _GEN_22 == 17'h3B
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_18 <=
        _GEN_19 == 10'h393 & io_in_1_bits[31:20] == 12'hF00 & _GEN_22 == 17'h333
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_19 <=
        _GEN_19 == 10'h393 & io_in_1_bits[31:20] == 12'h7F & _GEN_22 == 17'h43B
        & io_in_2_bits[19:15] != io_in_2_bits[24:20]
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & (io_in_1_bits[11:7] == io_in_2_bits[19:15]
           | io_in_1_bits[11:7] == io_in_2_bits[24:20]);
      fusionVec_1_20 <=
        (_GEN_19 == 10'h1B | _GEN_18 == 17'h3B) & _GEN_23 == 10'h393
        & io_in_2_bits[31:20] == 12'hFF & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_21 <=
        (_GEN_19 == 10'h1B | _GEN_18 == 17'h3B) & _GEN_23 == 10'h393
        & io_in_2_bits[31:20] == 12'h1 & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_22 <=
        (_GEN_19 == 10'h1B | _GEN_18 == 17'h3B) & _GEN_24 == 22'h2023B
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_23 <=
        (_GEN_19 == 10'h1B | _GEN_18 == 17'h3B) & _GEN_24 == 22'h181493
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_24 <=
        (|{_GEN_20 == 22'hA1E93,
           _GEN_18 == 17'h233,
           _GEN_19 == 10'h213,
           _GEN_18 == 17'h333,
           _GEN_19 == 10'h313,
           _GEN_18 == 17'h3B3,
           _GEN_19 == 10'h393}) & _GEN_23 == 10'h393 & io_in_2_bits[31:20] == 12'h1
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_25 <=
        (|{_GEN_20 == 22'hA1E93,
           _GEN_18 == 17'h233,
           _GEN_19 == 10'h213,
           _GEN_18 == 17'h333,
           _GEN_19 == 10'h313,
           _GEN_18 == 17'h3B3,
           _GEN_19 == 10'h393}) & _GEN_24 == 22'h2023B
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_26 <=
        io_in_1_bits[6:0] == 7'h37 & _GEN_23 == 10'h13
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      fusionVec_1_27 <=
        io_in_1_bits[6:0] == 7'h37 & _GEN_23 == 10'h1B
        & io_in_1_bits[11:7] == io_in_2_bits[11:7]
        & io_in_1_bits[11:7] == io_in_2_bits[19:15];
      notHint_1 <= &{|(io_in_2_bits[11:7]), |(io_in_1_bits[11:7])};
      io_info_1_rs2FromRs1_r <= io_in_1_bits[11:7] == io_in_2_bits[19:15];
      io_info_1_rs2FromRs2_r <= io_in_1_bits[11:7] == io_in_2_bits[19:15];
      io_out_1_bits_lsrc2_bits_r <=
        io_in_1_bits[11:7] == io_in_2_bits[19:15]
          ? io_in_2_bits[24:20]
          : io_in_2_bits[19:15];
    end
    if (io_in_2_valid & io_inReady_2) begin
      fusionVec_2_0 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h20 & _GEN_25 == 16'h293
        & io_in_3_bits[25:20] == 6'h20 & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_1 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h30 & _GEN_25 == 16'h293
        & io_in_3_bits[25:20] == 6'h30 & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_2 <=
        _GEN_22 == 17'h9B & io_in_2_bits[24:20] == 5'h10 & _GEN_26 == 17'h29B
        & io_in_3_bits[24:20] == 5'h10 & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_3 <=
        _GEN_22 == 17'h9B & io_in_2_bits[24:20] == 5'h10 & _GEN_26 == 17'h829B
        & io_in_3_bits[24:20] == 5'h10 & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_4 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h1 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_5 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h2 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_6 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h3 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_7 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h20 & _GEN_25 == 16'h293
        & io_in_3_bits[25:20] == 6'h1F & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_8 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h20 & _GEN_25 == 16'h293
        & io_in_3_bits[25:20] == 6'h1E & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_9 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h20 & _GEN_25 == 16'h293
        & io_in_3_bits[25:20] == 6'h1D & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_10 <=
        _GEN_21 == 16'h293 & io_in_2_bits[25:20] == 6'h8 & _GEN_27 == 10'h393
        & io_in_3_bits[31:20] == 12'hFF & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_11 <=
        _GEN_21 == 16'h93 & io_in_2_bits[25:20] == 6'h4 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_12 <=
        _GEN_21 == 16'h293 & io_in_2_bits[25:20] == 6'h1D & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_13 <=
        _GEN_21 == 16'h293 & io_in_2_bits[25:20] == 6'h1E & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_14 <=
        _GEN_21 == 16'h293 & io_in_2_bits[25:20] == 6'h1F & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_15 <=
        _GEN_21 == 16'h293 & io_in_2_bits[25:20] == 6'h20 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_16 <=
        _GEN_23 == 10'h393 & io_in_2_bits[31:20] == 12'h1 & _GEN_26 == 17'h33
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_17 <=
        _GEN_23 == 10'h393 & io_in_2_bits[31:20] == 12'h1 & _GEN_26 == 17'h3B
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_18 <=
        _GEN_23 == 10'h393 & io_in_2_bits[31:20] == 12'hF00 & _GEN_26 == 17'h333
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_19 <=
        _GEN_23 == 10'h393 & io_in_2_bits[31:20] == 12'h7F & _GEN_26 == 17'h43B
        & io_in_3_bits[19:15] != io_in_3_bits[24:20]
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & (io_in_2_bits[11:7] == io_in_3_bits[19:15]
           | io_in_2_bits[11:7] == io_in_3_bits[24:20]);
      fusionVec_2_20 <=
        (_GEN_23 == 10'h1B | _GEN_22 == 17'h3B) & _GEN_27 == 10'h393
        & io_in_3_bits[31:20] == 12'hFF & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_21 <=
        (_GEN_23 == 10'h1B | _GEN_22 == 17'h3B) & _GEN_27 == 10'h393
        & io_in_3_bits[31:20] == 12'h1 & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_22 <=
        (_GEN_23 == 10'h1B | _GEN_22 == 17'h3B) & _GEN_28 == 22'h2023B
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_23 <=
        (_GEN_23 == 10'h1B | _GEN_22 == 17'h3B) & _GEN_28 == 22'h181493
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_24 <=
        (|{_GEN_24 == 22'hA1E93,
           _GEN_22 == 17'h233,
           _GEN_23 == 10'h213,
           _GEN_22 == 17'h333,
           _GEN_23 == 10'h313,
           _GEN_22 == 17'h3B3,
           _GEN_23 == 10'h393}) & _GEN_27 == 10'h393 & io_in_3_bits[31:20] == 12'h1
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_25 <=
        (|{_GEN_24 == 22'hA1E93,
           _GEN_22 == 17'h233,
           _GEN_23 == 10'h213,
           _GEN_22 == 17'h333,
           _GEN_23 == 10'h313,
           _GEN_22 == 17'h3B3,
           _GEN_23 == 10'h393}) & _GEN_28 == 22'h2023B
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_26 <=
        io_in_2_bits[6:0] == 7'h37 & _GEN_27 == 10'h13
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      fusionVec_2_27 <=
        io_in_2_bits[6:0] == 7'h37 & _GEN_27 == 10'h1B
        & io_in_2_bits[11:7] == io_in_3_bits[11:7]
        & io_in_2_bits[11:7] == io_in_3_bits[19:15];
      notHint_2 <= &{|(io_in_3_bits[11:7]), |(io_in_2_bits[11:7])};
      io_info_2_rs2FromRs1_r <= io_in_2_bits[11:7] == io_in_3_bits[19:15];
      io_info_2_rs2FromRs2_r <= io_in_2_bits[11:7] == io_in_3_bits[19:15];
      io_out_2_bits_lsrc2_bits_r <=
        io_in_2_bits[11:7] == io_in_3_bits[19:15]
          ? io_in_3_bits[24:20]
          : io_in_3_bits[19:15];
    end
    if (io_in_3_valid & io_inReady_3) begin
      fusionVec_3_0 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h20 & _GEN_29 == 16'h293
        & io_in_4_bits[25:20] == 6'h20 & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_1 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h30 & _GEN_29 == 16'h293
        & io_in_4_bits[25:20] == 6'h30 & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_2 <=
        _GEN_26 == 17'h9B & io_in_3_bits[24:20] == 5'h10 & _GEN_30 == 17'h29B
        & io_in_4_bits[24:20] == 5'h10 & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_3 <=
        _GEN_26 == 17'h9B & io_in_3_bits[24:20] == 5'h10 & _GEN_30 == 17'h829B
        & io_in_4_bits[24:20] == 5'h10 & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_4 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h1 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_5 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h2 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_6 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h3 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_7 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h20 & _GEN_29 == 16'h293
        & io_in_4_bits[25:20] == 6'h1F & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_8 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h20 & _GEN_29 == 16'h293
        & io_in_4_bits[25:20] == 6'h1E & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_9 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h20 & _GEN_29 == 16'h293
        & io_in_4_bits[25:20] == 6'h1D & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_10 <=
        _GEN_25 == 16'h293 & io_in_3_bits[25:20] == 6'h8 & _GEN_31 == 10'h393
        & io_in_4_bits[31:20] == 12'hFF & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_11 <=
        _GEN_25 == 16'h93 & io_in_3_bits[25:20] == 6'h4 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_12 <=
        _GEN_25 == 16'h293 & io_in_3_bits[25:20] == 6'h1D & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_13 <=
        _GEN_25 == 16'h293 & io_in_3_bits[25:20] == 6'h1E & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_14 <=
        _GEN_25 == 16'h293 & io_in_3_bits[25:20] == 6'h1F & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_15 <=
        _GEN_25 == 16'h293 & io_in_3_bits[25:20] == 6'h20 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_16 <=
        _GEN_27 == 10'h393 & io_in_3_bits[31:20] == 12'h1 & _GEN_30 == 17'h33
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_17 <=
        _GEN_27 == 10'h393 & io_in_3_bits[31:20] == 12'h1 & _GEN_30 == 17'h3B
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_18 <=
        _GEN_27 == 10'h393 & io_in_3_bits[31:20] == 12'hF00 & _GEN_30 == 17'h333
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_19 <=
        _GEN_27 == 10'h393 & io_in_3_bits[31:20] == 12'h7F & _GEN_30 == 17'h43B
        & io_in_4_bits[19:15] != io_in_4_bits[24:20]
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & (io_in_3_bits[11:7] == io_in_4_bits[19:15]
           | io_in_3_bits[11:7] == io_in_4_bits[24:20]);
      fusionVec_3_20 <=
        (_GEN_27 == 10'h1B | _GEN_26 == 17'h3B) & _GEN_31 == 10'h393
        & io_in_4_bits[31:20] == 12'hFF & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_21 <=
        (_GEN_27 == 10'h1B | _GEN_26 == 17'h3B) & _GEN_31 == 10'h393
        & io_in_4_bits[31:20] == 12'h1 & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_22 <=
        (_GEN_27 == 10'h1B | _GEN_26 == 17'h3B) & _GEN_32 == 22'h2023B
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_23 <=
        (_GEN_27 == 10'h1B | _GEN_26 == 17'h3B) & _GEN_32 == 22'h181493
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_24 <=
        (|{_GEN_28 == 22'hA1E93,
           _GEN_26 == 17'h233,
           _GEN_27 == 10'h213,
           _GEN_26 == 17'h333,
           _GEN_27 == 10'h313,
           _GEN_26 == 17'h3B3,
           _GEN_27 == 10'h393}) & _GEN_31 == 10'h393 & io_in_4_bits[31:20] == 12'h1
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_25 <=
        (|{_GEN_28 == 22'hA1E93,
           _GEN_26 == 17'h233,
           _GEN_27 == 10'h213,
           _GEN_26 == 17'h333,
           _GEN_27 == 10'h313,
           _GEN_26 == 17'h3B3,
           _GEN_27 == 10'h393}) & _GEN_32 == 22'h2023B
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_26 <=
        io_in_3_bits[6:0] == 7'h37 & _GEN_31 == 10'h13
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      fusionVec_3_27 <=
        io_in_3_bits[6:0] == 7'h37 & _GEN_31 == 10'h1B
        & io_in_3_bits[11:7] == io_in_4_bits[11:7]
        & io_in_3_bits[11:7] == io_in_4_bits[19:15];
      notHint_3 <= &{|(io_in_4_bits[11:7]), |(io_in_3_bits[11:7])};
      io_info_3_rs2FromRs1_r <= io_in_3_bits[11:7] == io_in_4_bits[19:15];
      io_info_3_rs2FromRs2_r <= io_in_3_bits[11:7] == io_in_4_bits[19:15];
      io_out_3_bits_lsrc2_bits_r <=
        io_in_3_bits[11:7] == io_in_4_bits[19:15]
          ? io_in_4_bits[24:20]
          : io_in_4_bits[19:15];
    end
    if (io_in_4_valid & io_inReady_4) begin
      fusionVec_4_0 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h20 & _GEN_13 == 16'h293
        & io_in_5_bits[25:20] == 6'h20 & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_1 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h30 & _GEN_13 == 16'h293
        & io_in_5_bits[25:20] == 6'h30 & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_2 <=
        _GEN_30 == 17'h9B & io_in_4_bits[24:20] == 5'h10 & _GEN_14 == 17'h29B
        & io_in_5_bits[24:20] == 5'h10 & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_3 <=
        _GEN_30 == 17'h9B & io_in_4_bits[24:20] == 5'h10 & _GEN_14 == 17'h829B
        & io_in_5_bits[24:20] == 5'h10 & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_4 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h1 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_5 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h2 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_6 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h3 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_7 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h20 & _GEN_13 == 16'h293
        & io_in_5_bits[25:20] == 6'h1F & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_8 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h20 & _GEN_13 == 16'h293
        & io_in_5_bits[25:20] == 6'h1E & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_9 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h20 & _GEN_13 == 16'h293
        & io_in_5_bits[25:20] == 6'h1D & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_10 <=
        _GEN_29 == 16'h293 & io_in_4_bits[25:20] == 6'h8 & _GEN_15 == 10'h393
        & io_in_5_bits[31:20] == 12'hFF & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_11 <=
        _GEN_29 == 16'h93 & io_in_4_bits[25:20] == 6'h4 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_12 <=
        _GEN_29 == 16'h293 & io_in_4_bits[25:20] == 6'h1D & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_13 <=
        _GEN_29 == 16'h293 & io_in_4_bits[25:20] == 6'h1E & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_14 <=
        _GEN_29 == 16'h293 & io_in_4_bits[25:20] == 6'h1F & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_15 <=
        _GEN_29 == 16'h293 & io_in_4_bits[25:20] == 6'h20 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_16 <=
        _GEN_31 == 10'h393 & io_in_4_bits[31:20] == 12'h1 & _GEN_14 == 17'h33
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_17 <=
        _GEN_31 == 10'h393 & io_in_4_bits[31:20] == 12'h1 & _GEN_14 == 17'h3B
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_18 <=
        _GEN_31 == 10'h393 & io_in_4_bits[31:20] == 12'hF00 & _GEN_14 == 17'h333
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_19 <=
        _GEN_31 == 10'h393 & io_in_4_bits[31:20] == 12'h7F & _GEN_14 == 17'h43B
        & io_in_5_bits[19:15] != io_in_5_bits[24:20]
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & (io_in_4_bits[11:7] == io_in_5_bits[19:15]
           | io_in_4_bits[11:7] == io_in_5_bits[24:20]);
      fusionVec_4_20 <=
        (_GEN_31 == 10'h1B | _GEN_30 == 17'h3B) & _GEN_15 == 10'h393
        & io_in_5_bits[31:20] == 12'hFF & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_21 <=
        (_GEN_31 == 10'h1B | _GEN_30 == 17'h3B) & _GEN_15 == 10'h393
        & io_in_5_bits[31:20] == 12'h1 & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_22 <=
        (_GEN_31 == 10'h1B | _GEN_30 == 17'h3B) & _GEN_16 == 22'h2023B
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_23 <=
        (_GEN_31 == 10'h1B | _GEN_30 == 17'h3B) & _GEN_16 == 22'h181493
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_24 <=
        (|{_GEN_32 == 22'hA1E93,
           _GEN_30 == 17'h233,
           _GEN_31 == 10'h213,
           _GEN_30 == 17'h333,
           _GEN_31 == 10'h313,
           _GEN_30 == 17'h3B3,
           _GEN_31 == 10'h393}) & _GEN_15 == 10'h393 & io_in_5_bits[31:20] == 12'h1
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_25 <=
        (|{_GEN_32 == 22'hA1E93,
           _GEN_30 == 17'h233,
           _GEN_31 == 10'h213,
           _GEN_30 == 17'h333,
           _GEN_31 == 10'h313,
           _GEN_30 == 17'h3B3,
           _GEN_31 == 10'h393}) & _GEN_16 == 22'h2023B
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_26 <=
        io_in_4_bits[6:0] == 7'h37 & _GEN_15 == 10'h13
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      fusionVec_4_27 <=
        io_in_4_bits[6:0] == 7'h37 & _GEN_15 == 10'h1B
        & io_in_4_bits[11:7] == io_in_5_bits[11:7]
        & io_in_4_bits[11:7] == io_in_5_bits[19:15];
      notHint_4 <= &{|(io_in_5_bits[11:7]), |(io_in_4_bits[11:7])};
      io_info_4_rs2FromRs1_r <= io_in_4_bits[11:7] == io_in_5_bits[19:15];
      io_info_4_rs2FromRs2_r <= io_in_4_bits[11:7] == io_in_5_bits[19:15];
      io_out_4_bits_lsrc2_bits_r <=
        io_in_4_bits[11:7] == io_in_5_bits[19:15]
          ? io_in_5_bits[24:20]
          : io_in_5_bits[19:15];
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:5];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        instrPairValid = _RANDOM[3'h0][0];
        fusionVec_0 = _RANDOM[3'h0][1];
        fusionVec_1 = _RANDOM[3'h0][2];
        fusionVec_2 = _RANDOM[3'h0][3];
        fusionVec_3 = _RANDOM[3'h0][4];
        fusionVec_4 = _RANDOM[3'h0][5];
        fusionVec_5 = _RANDOM[3'h0][6];
        fusionVec_6 = _RANDOM[3'h0][7];
        fusionVec_7 = _RANDOM[3'h0][8];
        fusionVec_8 = _RANDOM[3'h0][9];
        fusionVec_9 = _RANDOM[3'h0][10];
        fusionVec_10 = _RANDOM[3'h0][11];
        fusionVec_11 = _RANDOM[3'h0][12];
        fusionVec_12 = _RANDOM[3'h0][13];
        fusionVec_13 = _RANDOM[3'h0][14];
        fusionVec_14 = _RANDOM[3'h0][15];
        fusionVec_15 = _RANDOM[3'h0][16];
        fusionVec_16 = _RANDOM[3'h0][17];
        fusionVec_17 = _RANDOM[3'h0][18];
        fusionVec_18 = _RANDOM[3'h0][19];
        fusionVec_19 = _RANDOM[3'h0][20];
        fusionVec_20 = _RANDOM[3'h0][21];
        fusionVec_21 = _RANDOM[3'h0][22];
        fusionVec_22 = _RANDOM[3'h0][23];
        fusionVec_23 = _RANDOM[3'h0][24];
        fusionVec_24 = _RANDOM[3'h0][25];
        fusionVec_25 = _RANDOM[3'h0][26];
        fusionVec_26 = _RANDOM[3'h0][27];
        fusionVec_27 = _RANDOM[3'h0][28];
        notHint = _RANDOM[3'h0][29];
        io_info_0_rs2FromRs1_r = _RANDOM[3'h0][30];
        io_info_0_rs2FromRs2_r = _RANDOM[3'h0][31];
        io_out_0_bits_lsrc2_bits_r = _RANDOM[3'h1][4:0];
        instrPairValid_1 = _RANDOM[3'h1][6];
        fusionVec_1_0 = _RANDOM[3'h1][7];
        fusionVec_1_1 = _RANDOM[3'h1][8];
        fusionVec_1_2 = _RANDOM[3'h1][9];
        fusionVec_1_3 = _RANDOM[3'h1][10];
        fusionVec_1_4 = _RANDOM[3'h1][11];
        fusionVec_1_5 = _RANDOM[3'h1][12];
        fusionVec_1_6 = _RANDOM[3'h1][13];
        fusionVec_1_7 = _RANDOM[3'h1][14];
        fusionVec_1_8 = _RANDOM[3'h1][15];
        fusionVec_1_9 = _RANDOM[3'h1][16];
        fusionVec_1_10 = _RANDOM[3'h1][17];
        fusionVec_1_11 = _RANDOM[3'h1][18];
        fusionVec_1_12 = _RANDOM[3'h1][19];
        fusionVec_1_13 = _RANDOM[3'h1][20];
        fusionVec_1_14 = _RANDOM[3'h1][21];
        fusionVec_1_15 = _RANDOM[3'h1][22];
        fusionVec_1_16 = _RANDOM[3'h1][23];
        fusionVec_1_17 = _RANDOM[3'h1][24];
        fusionVec_1_18 = _RANDOM[3'h1][25];
        fusionVec_1_19 = _RANDOM[3'h1][26];
        fusionVec_1_20 = _RANDOM[3'h1][27];
        fusionVec_1_21 = _RANDOM[3'h1][28];
        fusionVec_1_22 = _RANDOM[3'h1][29];
        fusionVec_1_23 = _RANDOM[3'h1][30];
        fusionVec_1_24 = _RANDOM[3'h1][31];
        fusionVec_1_25 = _RANDOM[3'h2][0];
        fusionVec_1_26 = _RANDOM[3'h2][1];
        fusionVec_1_27 = _RANDOM[3'h2][2];
        notHint_1 = _RANDOM[3'h2][3];
        io_info_1_rs2FromRs1_r = _RANDOM[3'h2][4];
        io_info_1_rs2FromRs2_r = _RANDOM[3'h2][5];
        io_out_1_bits_lsrc2_bits_r = _RANDOM[3'h2][10:6];
        instrPairValid_2 = _RANDOM[3'h2][12];
        fusionVec_2_0 = _RANDOM[3'h2][13];
        fusionVec_2_1 = _RANDOM[3'h2][14];
        fusionVec_2_2 = _RANDOM[3'h2][15];
        fusionVec_2_3 = _RANDOM[3'h2][16];
        fusionVec_2_4 = _RANDOM[3'h2][17];
        fusionVec_2_5 = _RANDOM[3'h2][18];
        fusionVec_2_6 = _RANDOM[3'h2][19];
        fusionVec_2_7 = _RANDOM[3'h2][20];
        fusionVec_2_8 = _RANDOM[3'h2][21];
        fusionVec_2_9 = _RANDOM[3'h2][22];
        fusionVec_2_10 = _RANDOM[3'h2][23];
        fusionVec_2_11 = _RANDOM[3'h2][24];
        fusionVec_2_12 = _RANDOM[3'h2][25];
        fusionVec_2_13 = _RANDOM[3'h2][26];
        fusionVec_2_14 = _RANDOM[3'h2][27];
        fusionVec_2_15 = _RANDOM[3'h2][28];
        fusionVec_2_16 = _RANDOM[3'h2][29];
        fusionVec_2_17 = _RANDOM[3'h2][30];
        fusionVec_2_18 = _RANDOM[3'h2][31];
        fusionVec_2_19 = _RANDOM[3'h3][0];
        fusionVec_2_20 = _RANDOM[3'h3][1];
        fusionVec_2_21 = _RANDOM[3'h3][2];
        fusionVec_2_22 = _RANDOM[3'h3][3];
        fusionVec_2_23 = _RANDOM[3'h3][4];
        fusionVec_2_24 = _RANDOM[3'h3][5];
        fusionVec_2_25 = _RANDOM[3'h3][6];
        fusionVec_2_26 = _RANDOM[3'h3][7];
        fusionVec_2_27 = _RANDOM[3'h3][8];
        notHint_2 = _RANDOM[3'h3][9];
        io_info_2_rs2FromRs1_r = _RANDOM[3'h3][10];
        io_info_2_rs2FromRs2_r = _RANDOM[3'h3][11];
        io_out_2_bits_lsrc2_bits_r = _RANDOM[3'h3][16:12];
        instrPairValid_3 = _RANDOM[3'h3][18];
        fusionVec_3_0 = _RANDOM[3'h3][19];
        fusionVec_3_1 = _RANDOM[3'h3][20];
        fusionVec_3_2 = _RANDOM[3'h3][21];
        fusionVec_3_3 = _RANDOM[3'h3][22];
        fusionVec_3_4 = _RANDOM[3'h3][23];
        fusionVec_3_5 = _RANDOM[3'h3][24];
        fusionVec_3_6 = _RANDOM[3'h3][25];
        fusionVec_3_7 = _RANDOM[3'h3][26];
        fusionVec_3_8 = _RANDOM[3'h3][27];
        fusionVec_3_9 = _RANDOM[3'h3][28];
        fusionVec_3_10 = _RANDOM[3'h3][29];
        fusionVec_3_11 = _RANDOM[3'h3][30];
        fusionVec_3_12 = _RANDOM[3'h3][31];
        fusionVec_3_13 = _RANDOM[3'h4][0];
        fusionVec_3_14 = _RANDOM[3'h4][1];
        fusionVec_3_15 = _RANDOM[3'h4][2];
        fusionVec_3_16 = _RANDOM[3'h4][3];
        fusionVec_3_17 = _RANDOM[3'h4][4];
        fusionVec_3_18 = _RANDOM[3'h4][5];
        fusionVec_3_19 = _RANDOM[3'h4][6];
        fusionVec_3_20 = _RANDOM[3'h4][7];
        fusionVec_3_21 = _RANDOM[3'h4][8];
        fusionVec_3_22 = _RANDOM[3'h4][9];
        fusionVec_3_23 = _RANDOM[3'h4][10];
        fusionVec_3_24 = _RANDOM[3'h4][11];
        fusionVec_3_25 = _RANDOM[3'h4][12];
        fusionVec_3_26 = _RANDOM[3'h4][13];
        fusionVec_3_27 = _RANDOM[3'h4][14];
        notHint_3 = _RANDOM[3'h4][15];
        io_info_3_rs2FromRs1_r = _RANDOM[3'h4][16];
        io_info_3_rs2FromRs2_r = _RANDOM[3'h4][17];
        io_out_3_bits_lsrc2_bits_r = _RANDOM[3'h4][22:18];
        instrPairValid_4 = _RANDOM[3'h4][24];
        fusionVec_4_0 = _RANDOM[3'h4][25];
        fusionVec_4_1 = _RANDOM[3'h4][26];
        fusionVec_4_2 = _RANDOM[3'h4][27];
        fusionVec_4_3 = _RANDOM[3'h4][28];
        fusionVec_4_4 = _RANDOM[3'h4][29];
        fusionVec_4_5 = _RANDOM[3'h4][30];
        fusionVec_4_6 = _RANDOM[3'h4][31];
        fusionVec_4_7 = _RANDOM[3'h5][0];
        fusionVec_4_8 = _RANDOM[3'h5][1];
        fusionVec_4_9 = _RANDOM[3'h5][2];
        fusionVec_4_10 = _RANDOM[3'h5][3];
        fusionVec_4_11 = _RANDOM[3'h5][4];
        fusionVec_4_12 = _RANDOM[3'h5][5];
        fusionVec_4_13 = _RANDOM[3'h5][6];
        fusionVec_4_14 = _RANDOM[3'h5][7];
        fusionVec_4_15 = _RANDOM[3'h5][8];
        fusionVec_4_16 = _RANDOM[3'h5][9];
        fusionVec_4_17 = _RANDOM[3'h5][10];
        fusionVec_4_18 = _RANDOM[3'h5][11];
        fusionVec_4_19 = _RANDOM[3'h5][12];
        fusionVec_4_20 = _RANDOM[3'h5][13];
        fusionVec_4_21 = _RANDOM[3'h5][14];
        fusionVec_4_22 = _RANDOM[3'h5][15];
        fusionVec_4_23 = _RANDOM[3'h5][16];
        fusionVec_4_24 = _RANDOM[3'h5][17];
        fusionVec_4_25 = _RANDOM[3'h5][18];
        fusionVec_4_26 = _RANDOM[3'h5][19];
        fusionVec_4_27 = _RANDOM[3'h5][20];
        notHint_4 = _RANDOM[3'h5][21];
        io_info_4_rs2FromRs1_r = _RANDOM[3'h5][22];
        io_info_4_rs2FromRs2_r = _RANDOM[3'h5][23];
        io_out_4_bits_lsrc2_bits_r = _RANDOM[3'h5][28:24];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        instrPairValid = 1'h0;
        instrPairValid_1 = 1'h0;
        instrPairValid_2 = 1'h0;
        instrPairValid_3 = 1'h0;
        instrPairValid_4 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_0_valid = io_clear_1_0;
  assign io_out_0_bits_fuType_valid = fusionVec_19;
  assign io_out_0_bits_fuOpType_valid =
    |{fusionVec_27,
      fusionVec_26,
      fusionVec_25,
      fusionVec_24,
      fusionVec_23,
      fusionVec_22,
      fusionVec_21,
      fusionVec_20,
      fusionVec_19,
      fusionVec_18,
      fusionVec_17,
      fusionVec_16,
      fusionVec_15,
      fusionVec_14,
      fusionVec_13,
      fusionVec_12,
      fusionVec_11,
      fusionVec_10,
      fusionVec_9,
      fusionVec_8,
      fusionVec_7,
      fusionVec_6,
      fusionVec_5,
      fusionVec_4,
      fusionVec_3,
      fusionVec_2,
      fusionVec_1,
      fusionVec_0};
  assign io_out_0_bits_fuOpType_bits =
    {2'h0,
     (|{fusionVec_25, fusionVec_24})
       ? (fusionVec_24 ? {3'h6, io_dec_0_fuOpType[3:1], 1'h0} : 7'h0)
         | (fusionVec_25 ? {3'h6, io_dec_0_fuOpType[3:1], 1'h1} : 7'h0)
       : {_constReplResult_T_41[6],
          _GEN_0[5],
          _GEN_0[4:0] | (fusionVec_27 ? 5'h13 : 5'h0)}};
  assign io_out_0_bits_lsrc2_valid = (|_src2WithMux_T) | (|_src2WithZero_T);
  assign io_out_0_bits_lsrc2_bits =
    (|_src2WithMux_T) ? {1'h0, io_out_0_bits_lsrc2_bits_r} : 6'h0;
  assign io_out_0_bits_src2Type_valid =
    |{fusionVec_19,
      fusionVec_18,
      fusionVec_17,
      fusionVec_16,
      fusionVec_15,
      fusionVec_14,
      fusionVec_13,
      fusionVec_12,
      fusionVec_11,
      fusionVec_6,
      fusionVec_5,
      fusionVec_4,
      fusionVec_2,
      fusionVec_1,
      fusionVec_0};
  assign io_out_0_bits_selImm_valid = |{fusionVec_27, fusionVec_26};
  assign io_out_0_bits_selImm_bits = fusionVec_26 | fusionVec_27 ? 4'hB : 4'h0;
  assign io_out_1_valid = io_clear_2_0;
  assign io_out_1_bits_fuType_valid = fusionVec_1_19;
  assign io_out_1_bits_fuOpType_valid =
    |{fusionVec_1_27,
      fusionVec_1_26,
      fusionVec_1_25,
      fusionVec_1_24,
      fusionVec_1_23,
      fusionVec_1_22,
      fusionVec_1_21,
      fusionVec_1_20,
      fusionVec_1_19,
      fusionVec_1_18,
      fusionVec_1_17,
      fusionVec_1_16,
      fusionVec_1_15,
      fusionVec_1_14,
      fusionVec_1_13,
      fusionVec_1_12,
      fusionVec_1_11,
      fusionVec_1_10,
      fusionVec_1_9,
      fusionVec_1_8,
      fusionVec_1_7,
      fusionVec_1_6,
      fusionVec_1_5,
      fusionVec_1_4,
      fusionVec_1_3,
      fusionVec_1_2,
      fusionVec_1_1,
      fusionVec_1_0};
  assign io_out_1_bits_fuOpType_bits =
    {2'h0,
     (|{fusionVec_1_25, fusionVec_1_24})
       ? (fusionVec_1_24 ? {3'h6, io_dec_1_fuOpType[3:1], 1'h0} : 7'h0)
         | (fusionVec_1_25 ? {3'h6, io_dec_1_fuOpType[3:1], 1'h1} : 7'h0)
       : {_constReplResult_T_90[6],
          _GEN_2[5],
          _GEN_2[4:0] | (fusionVec_1_27 ? 5'h13 : 5'h0)}};
  assign io_out_1_bits_lsrc2_valid = (|_src2WithMux_T_1) | (|_src2WithZero_T_1);
  assign io_out_1_bits_lsrc2_bits =
    (|_src2WithMux_T_1) ? {1'h0, io_out_1_bits_lsrc2_bits_r} : 6'h0;
  assign io_out_1_bits_src2Type_valid =
    |{fusionVec_1_19,
      fusionVec_1_18,
      fusionVec_1_17,
      fusionVec_1_16,
      fusionVec_1_15,
      fusionVec_1_14,
      fusionVec_1_13,
      fusionVec_1_12,
      fusionVec_1_11,
      fusionVec_1_6,
      fusionVec_1_5,
      fusionVec_1_4,
      fusionVec_1_2,
      fusionVec_1_1,
      fusionVec_1_0};
  assign io_out_1_bits_selImm_valid = |{fusionVec_1_27, fusionVec_1_26};
  assign io_out_1_bits_selImm_bits = fusionVec_1_26 | fusionVec_1_27 ? 4'hB : 4'h0;
  assign io_out_2_valid = io_clear_3_0;
  assign io_out_2_bits_fuType_valid = fusionVec_2_19;
  assign io_out_2_bits_fuOpType_valid =
    |{fusionVec_2_27,
      fusionVec_2_26,
      fusionVec_2_25,
      fusionVec_2_24,
      fusionVec_2_23,
      fusionVec_2_22,
      fusionVec_2_21,
      fusionVec_2_20,
      fusionVec_2_19,
      fusionVec_2_18,
      fusionVec_2_17,
      fusionVec_2_16,
      fusionVec_2_15,
      fusionVec_2_14,
      fusionVec_2_13,
      fusionVec_2_12,
      fusionVec_2_11,
      fusionVec_2_10,
      fusionVec_2_9,
      fusionVec_2_8,
      fusionVec_2_7,
      fusionVec_2_6,
      fusionVec_2_5,
      fusionVec_2_4,
      fusionVec_2_3,
      fusionVec_2_2,
      fusionVec_2_1,
      fusionVec_2_0};
  assign io_out_2_bits_fuOpType_bits =
    {2'h0,
     (|{fusionVec_2_25, fusionVec_2_24})
       ? (fusionVec_2_24 ? {3'h6, io_dec_2_fuOpType[3:1], 1'h0} : 7'h0)
         | (fusionVec_2_25 ? {3'h6, io_dec_2_fuOpType[3:1], 1'h1} : 7'h0)
       : {_constReplResult_T_139[6],
          _GEN_4[5],
          _GEN_4[4:0] | (fusionVec_2_27 ? 5'h13 : 5'h0)}};
  assign io_out_2_bits_lsrc2_valid = (|_src2WithMux_T_2) | (|_src2WithZero_T_2);
  assign io_out_2_bits_lsrc2_bits =
    (|_src2WithMux_T_2) ? {1'h0, io_out_2_bits_lsrc2_bits_r} : 6'h0;
  assign io_out_2_bits_src2Type_valid =
    |{fusionVec_2_19,
      fusionVec_2_18,
      fusionVec_2_17,
      fusionVec_2_16,
      fusionVec_2_15,
      fusionVec_2_14,
      fusionVec_2_13,
      fusionVec_2_12,
      fusionVec_2_11,
      fusionVec_2_6,
      fusionVec_2_5,
      fusionVec_2_4,
      fusionVec_2_2,
      fusionVec_2_1,
      fusionVec_2_0};
  assign io_out_2_bits_selImm_valid = |{fusionVec_2_27, fusionVec_2_26};
  assign io_out_2_bits_selImm_bits = fusionVec_2_26 | fusionVec_2_27 ? 4'hB : 4'h0;
  assign io_out_3_valid = io_clear_4_0;
  assign io_out_3_bits_fuType_valid = fusionVec_3_19;
  assign io_out_3_bits_fuOpType_valid =
    |{fusionVec_3_27,
      fusionVec_3_26,
      fusionVec_3_25,
      fusionVec_3_24,
      fusionVec_3_23,
      fusionVec_3_22,
      fusionVec_3_21,
      fusionVec_3_20,
      fusionVec_3_19,
      fusionVec_3_18,
      fusionVec_3_17,
      fusionVec_3_16,
      fusionVec_3_15,
      fusionVec_3_14,
      fusionVec_3_13,
      fusionVec_3_12,
      fusionVec_3_11,
      fusionVec_3_10,
      fusionVec_3_9,
      fusionVec_3_8,
      fusionVec_3_7,
      fusionVec_3_6,
      fusionVec_3_5,
      fusionVec_3_4,
      fusionVec_3_3,
      fusionVec_3_2,
      fusionVec_3_1,
      fusionVec_3_0};
  assign io_out_3_bits_fuOpType_bits =
    {2'h0,
     (|{fusionVec_3_25, fusionVec_3_24})
       ? (fusionVec_3_24 ? {3'h6, io_dec_3_fuOpType[3:1], 1'h0} : 7'h0)
         | (fusionVec_3_25 ? {3'h6, io_dec_3_fuOpType[3:1], 1'h1} : 7'h0)
       : {_constReplResult_T_188[6],
          _GEN_6[5],
          _GEN_6[4:0] | (fusionVec_3_27 ? 5'h13 : 5'h0)}};
  assign io_out_3_bits_lsrc2_valid = (|_src2WithMux_T_3) | (|_src2WithZero_T_3);
  assign io_out_3_bits_lsrc2_bits =
    (|_src2WithMux_T_3) ? {1'h0, io_out_3_bits_lsrc2_bits_r} : 6'h0;
  assign io_out_3_bits_src2Type_valid =
    |{fusionVec_3_19,
      fusionVec_3_18,
      fusionVec_3_17,
      fusionVec_3_16,
      fusionVec_3_15,
      fusionVec_3_14,
      fusionVec_3_13,
      fusionVec_3_12,
      fusionVec_3_11,
      fusionVec_3_6,
      fusionVec_3_5,
      fusionVec_3_4,
      fusionVec_3_2,
      fusionVec_3_1,
      fusionVec_3_0};
  assign io_out_3_bits_selImm_valid = |{fusionVec_3_27, fusionVec_3_26};
  assign io_out_3_bits_selImm_bits = fusionVec_3_26 | fusionVec_3_27 ? 4'hB : 4'h0;
  assign io_out_4_valid = io_clear_5_0;
  assign io_out_4_bits_fuType_valid = fusionVec_4_19;
  assign io_out_4_bits_fuOpType_valid =
    |{fusionVec_4_27,
      fusionVec_4_26,
      fusionVec_4_25,
      fusionVec_4_24,
      fusionVec_4_23,
      fusionVec_4_22,
      fusionVec_4_21,
      fusionVec_4_20,
      fusionVec_4_19,
      fusionVec_4_18,
      fusionVec_4_17,
      fusionVec_4_16,
      fusionVec_4_15,
      fusionVec_4_14,
      fusionVec_4_13,
      fusionVec_4_12,
      fusionVec_4_11,
      fusionVec_4_10,
      fusionVec_4_9,
      fusionVec_4_8,
      fusionVec_4_7,
      fusionVec_4_6,
      fusionVec_4_5,
      fusionVec_4_4,
      fusionVec_4_3,
      fusionVec_4_2,
      fusionVec_4_1,
      fusionVec_4_0};
  assign io_out_4_bits_fuOpType_bits =
    {2'h0,
     (|{fusionVec_4_25, fusionVec_4_24})
       ? (fusionVec_4_24 ? {3'h6, io_dec_4_fuOpType[3:1], 1'h0} : 7'h0)
         | (fusionVec_4_25 ? {3'h6, io_dec_4_fuOpType[3:1], 1'h1} : 7'h0)
       : {_constReplResult_T_237[6],
          _GEN_8[5],
          _GEN_8[4:0] | (fusionVec_4_27 ? 5'h13 : 5'h0)}};
  assign io_out_4_bits_lsrc2_valid = (|_src2WithMux_T_4) | (|_src2WithZero_T_4);
  assign io_out_4_bits_lsrc2_bits =
    (|_src2WithMux_T_4) ? {1'h0, io_out_4_bits_lsrc2_bits_r} : 6'h0;
  assign io_out_4_bits_src2Type_valid =
    |{fusionVec_4_19,
      fusionVec_4_18,
      fusionVec_4_17,
      fusionVec_4_16,
      fusionVec_4_15,
      fusionVec_4_14,
      fusionVec_4_13,
      fusionVec_4_12,
      fusionVec_4_11,
      fusionVec_4_6,
      fusionVec_4_5,
      fusionVec_4_4,
      fusionVec_4_2,
      fusionVec_4_1,
      fusionVec_4_0};
  assign io_out_4_bits_selImm_valid = |{fusionVec_4_27, fusionVec_4_26};
  assign io_out_4_bits_selImm_bits = fusionVec_4_26 | fusionVec_4_27 ? 4'hB : 4'h0;
  assign io_info_0_rs2FromRs1 = (|_src2WithMux_T) & ~io_info_0_rs2FromRs1_r;
  assign io_info_0_rs2FromRs2 = (|_src2WithMux_T) & io_info_0_rs2FromRs2_r;
  assign io_info_0_rs2FromZero = |_src2WithZero_T;
  assign io_info_1_rs2FromRs1 = (|_src2WithMux_T_1) & ~io_info_1_rs2FromRs1_r;
  assign io_info_1_rs2FromRs2 = (|_src2WithMux_T_1) & io_info_1_rs2FromRs2_r;
  assign io_info_1_rs2FromZero = |_src2WithZero_T_1;
  assign io_info_2_rs2FromRs1 = (|_src2WithMux_T_2) & ~io_info_2_rs2FromRs1_r;
  assign io_info_2_rs2FromRs2 = (|_src2WithMux_T_2) & io_info_2_rs2FromRs2_r;
  assign io_info_2_rs2FromZero = |_src2WithZero_T_2;
  assign io_info_3_rs2FromRs1 = (|_src2WithMux_T_3) & ~io_info_3_rs2FromRs1_r;
  assign io_info_3_rs2FromRs2 = (|_src2WithMux_T_3) & io_info_3_rs2FromRs2_r;
  assign io_info_3_rs2FromZero = |_src2WithZero_T_3;
  assign io_info_4_rs2FromRs1 = (|_src2WithMux_T_4) & ~io_info_4_rs2FromRs1_r;
  assign io_info_4_rs2FromRs2 = (|_src2WithMux_T_4) & io_info_4_rs2FromRs2_r;
  assign io_info_4_rs2FromZero = |_src2WithZero_T_4;
  assign io_clear_1 = io_clear_1_0;
  assign io_clear_2 = io_clear_2_0;
  assign io_clear_3 = io_clear_3_0;
  assign io_clear_4 = io_clear_4_0;
  assign io_clear_5 = io_clear_5_0;
endmodule

