// Seed: 3785275721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  output wire id_3;
  inout tri id_2;
  input wire id_1;
  localparam id_5 = (-1);
  initial begin : LABEL_0
    id_4 = id_1;
  end
  assign module_1.id_0 = 0;
  wire id_6;
  assign id_2 = 1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd94
) (
    output tri1 id_0,
    input tri0 _id_1,
    input supply0 id_2
);
  logic id_4;
  reg [id_1 : 1] id_5, id_6;
  final id_5 <= id_1;
  logic id_7;
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_5
  );
  wire id_9;
endmodule
