# RISC-V_RV32SOC
try to make a soc for practicing  

# Spec  
* Five stage pipeline single core  
* RV32IM inst arch  
* CSR for Mode  
* CLINT for timer interrupt  

![](https://hackmd.io/_uploads/B1JGPCyY3.png)

# Env
* Ubuntu 20.04
* Risc-V GNU toolchain
* Verilator
* GTKwave


The core folder contain RTL sourcecode,and the testbench folder include testbench related files.
