strict digraph "" {
	node [label="\N"];
	"1754:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0402d0>",
		fillcolor=firebrick,
		label="1754:NS
irq_txb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0402d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1751:AL"	 [def_var="['irq_txb']",
		label="Leaf_1751:AL"];
	"1754:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
	"1759:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee040410>",
		fillcolor=springgreen,
		label="1759:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1760:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040450>",
		fillcolor=firebrick,
		label="1760:NS
irq_txb <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1759:IF" -> "1760:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[0])",
		lineno=1759];
	"1753:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee040950>",
		fillcolor=springgreen,
		label="1753:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1753:IF" -> "1754:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1753];
	"1756:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee040990>",
		fillcolor=springgreen,
		label="1756:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1753:IF" -> "1756:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1753];
	"1756:IF" -> "1759:IF"	 [cond="['TxB_IRQ']",
		label="!(TxB_IRQ)",
		lineno=1756];
	"1757:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0409d0>",
		fillcolor=firebrick,
		label="1757:NS
irq_txb <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0409d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1756:IF" -> "1757:NS"	 [cond="['TxB_IRQ']",
		label=TxB_IRQ,
		lineno=1756];
	"1752:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee040910>",
		fillcolor=turquoise,
		label="1752:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1752:BL" -> "1753:IF"	 [cond="[]",
		lineno=None];
	"1757:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
	"1751:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee040790>",
		clk_sens=True,
		fillcolor=gold,
		label="1751:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'INT_SOURCE_Wr', 'DataIn', 'TxB_IRQ']"];
	"1751:AL" -> "1752:BL"	 [cond="[]",
		lineno=None];
	"1760:NS" -> "Leaf_1751:AL"	 [cond="[]",
		lineno=None];
}
