[
{"id":2,"name":"manualPM","address":0,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Select Manual PowerMode control","dest":1,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":3,"name":"PM_man","address":0,"position":4,"size":2,"reset":3,"reset_fpga":3,"type":1,"description":"Manual selected power mode","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":4,"name":"PM_max","address":0,"position":2,"size":2,"reset":3,"reset_fpga":3,"type":1,"description":"Highest Powermode in Auto power mode","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":5,"name":"PM_min","address":0,"position":0,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"Lowest Powermode in Auto power mode","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":6,"name":"Mthr_2to1","address":2,"position":0,"size":8,"reset":50,"reset_fpga":50,"type":1,"description":"Mod. index threshold value for PM2=>PM1 change.","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":7,"name":"Mthr_2to3","address":3,"position":0,"size":8,"reset":90,"reset_fpga":90,"type":1,"description":"Mod. index threshold value for PM2=>PM3 change.","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":8,"name":"Mthr_3to2","address":4,"position":0,"size":8,"reset":80,"reset_fpga":80,"type":1,"description":"Mod. index threshold value for PM3=>PM2 change.","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":9,"name":"DPsteps","address":5,"position":0,"size":3,"reset":3,"reset_fpga":3,"type":1,"description":"Gate drive signaling length","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":295,"name":"pps_short_precharge","address":55,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to shorten PPS Vcfly precharge time (for test/debug)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":115,"name":"dcu1_dis","address":7,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Disable DCU 1","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":116,"name":"enableBal","address":11,"position":7,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"Enable Cfly balancing","dest":1,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":15,"name":"remote_nset","address":7,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"Remote nset control","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":250,"name":"cmrr_trim_ext","address":58,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank CMRR trim settings","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":17,"name":"pwmClkDiv_nom","address":8,"position":0,"size":8,"reset":38,"reset_fpga":38,"type":1,"description":"PWM default clock divider value","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":18,"name":"dpwm_Nhigh","address":9,"position":0,"size":8,"reset":21,"reset_fpga":21,"type":1,"description":"Number of high clock cycles in PWM cycle","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":19,"name":"useDPWM","address":10,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use dpwm, low to use internel test pwm","dest":1,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":117,"name":"modMode","address":11,"position":5,"size":2,"reset":2,"reset_fpga":0,"type":1,"description":"Modulation mode (0 peak-mode, single-edge 1:un-latched dual egde  2:latched dual-edge )","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":222,"name":"ocp_flag_mon","address":118,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"All OCP flags","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":223,"name":"vcfly_flag_mon","address":119,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Vcfly protection flags","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":373,"name":"PM3_man","address":30,"position":4,"size":2,"reset":2,"reset_fpga":2,"type":1,"description":"Custom profile PM3 contents. 0=>A, 1=>B, 2=>C, 3=>D","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":372,"name":"PM2_man","address":30,"position":2,"size":2,"reset":3,"reset_fpga":3,"type":1,"description":"Custom profile PM2 contents. 0=>A, 1=>B, 2=>C, 3=>D","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":371,"name":"PM1_man","address":30,"position":0,"size":2,"reset":3,"reset_fpga":3,"type":1,"description":"Custom profile PM1 contents. 0=>A, 1=>B, 2=>C, 3=>D","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":370,"name":"useSpread_PM3","address":28,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"PM3 PWM spread-spectrum mode on/off.","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":277,"name":"vol_lsb_ch0","address":70,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"volume channel 1 - 1/4 steps","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":275,"name":"vol_db_ch2","address":68,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Volume channel 2","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":276,"name":"vol_db_ch3","address":69,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Volume channel 3","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":274,"name":"vol_db_ch1","address":67,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Volume channel 1","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":369,"name":"useSpread_PM2","address":27,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"PM2 PWM spread-spectrum mode on/off.","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":368,"name":"useSpread_PM1","address":26,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"PM1 PWM spread-spectrum mode on/off.","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":367,"name":"PMprofile","address":29,"position":0,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"PM profile select. Valid presets: 0-1-2-3-4. 5=> custom profile.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":366,"name":"DTsteps_PM3","address":28,"position":3,"size":3,"reset":1,"reset_fpga":1,"type":1,"description":"PM3 dead time setting [10ns steps].","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":365,"name":"DTsteps_PM2","address":27,"position":3,"size":3,"reset":3,"reset_fpga":3,"type":1,"description":"PM2 dead time setting [10ns steps].","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":273,"name":"vol_db_ch0","address":66,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Volume channel 0","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":272,"name":"vol_lsb_master","address":65,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Master volume lsb 1/4 steps","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":271,"name":"vol_db_master","address":64,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Master volume db","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":364,"name":"DTsteps_PM1","address":26,"position":3,"size":3,"reset":4,"reset_fpga":4,"type":1,"description":"PM1 dead time setting [10ns steps].","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":363,"name":"balType_PM3","address":28,"position":0,"size":3,"reset":3,"reset_fpga":3,"type":1,"description":"PM3 balancing sensor scheme.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":362,"name":"balType_PM2","address":27,"position":0,"size":3,"reset":1,"reset_fpga":1,"type":1,"description":"PM2 balancing sensor scheme.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":361,"name":"balType_PM1","address":26,"position":0,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"PM1 balancing sensor scheme.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":360,"name":"balWaitCount_PM3","address":25,"position":0,"size":8,"reset":26,"reset_fpga":26,"type":1,"description":"PM3 balancing period.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":269,"name":"audio_proc_limiter_mon","address":126,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"b7-b4: Channel 3-0 limiter active ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":268,"name":"audio_proc_limiterEnable","address":54,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"1: enable limiter, 0: disable limiter","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":267,"name":"audio_proc_mute","address":54,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"1: mute, 0: unmute","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":359,"name":"balWaitCount_PM2","address":24,"position":0,"size":8,"reset":20,"reset_fpga":20,"type":1,"description":"PM2 balancing period.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":354,"name":"PMcfg_SE_A.modType","address":21,"position":3,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":353,"name":"PMcfg_SE_A.freqDiv","address":21,"position":1,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":352,"name":"PMcfg_SE_A.lf_gain_ol","address":21,"position":0,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":351,"name":"PMcfg_BTL_D.modType","address":20,"position":3,"size":2,"reset":2,"reset_fpga":2,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":350,"name":"PMcfg_BTL_D.freqDiv","address":20,"position":1,"size":2,"reset":2,"reset_fpga":2,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":266,"name":"audio_proc_enable","address":53,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Enable Audio proc, bypass if not enabled","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":265,"name":"audio_proc_release","address":53,"position":4,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"00:slow, 01:normal, 10:fast","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":349,"name":"PMcfg_BTL_D.lf_gain_ol","address":20,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":347,"name":"PMcfg_BTL_C.freqDiv","address":19,"position":1,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":348,"name":"PMcfg_BTL_C.modType","address":19,"position":3,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":346,"name":"PMcfg_BTL_C.lf_gain_ol","address":19,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":345,"name":"PMcfg_BTL_B.modType","address":18,"position":3,"size":2,"reset":2,"reset_fpga":2,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":344,"name":"PMcfg_BTL_B.freqDiv","address":18,"position":1,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":343,"name":"PMcfg_BTL_B.lf_gain_ol","address":18,"position":0,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":263,"name":"bg_itrim_ext","address":61,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank trim setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":262,"name":"bg_itrim_reg","address":61,"position":0,"size":5,"reset":15,"reset_fpga":0,"type":1,"description":"Reg bank LN BG itrim setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":261,"name":"hvb_uvp_trim_ext","address":50,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg. bank hvb UVP setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":340,"name":"PMcfg_BTL_A.lf_gain_ol","address":17,"position":0,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"BTL PM cfg A loop gain setting. 0=low, 1=high","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":135,"name":"ctrim_ext","address":32,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force ctrim_reg to drive system ctrim bus","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":134,"name":"ftrim_reg","address":33,"position":0,"size":4,"reset":7,"reset_fpga":7,"type":1,"description":"Register bank 100MHz VCO trim setting (for debug.)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":72,"name":"dcu_mon0.PM_mon","address":96,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":0,"description":"Power mode monitor channel 0","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":258,"name":"pwr_en","address":10,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Manual power stage enable, if applicable.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":74,"name":"dcu_mon0.freqMode_mon","address":96,"position":4,"size":3,"reset":0,"reset_fpga":0,"type":0,"description":"Frequence mode monitor channel 0","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":75,"name":"dcu_mon0.OCP_mon","address":97,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"OCP Monitor channel 0","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":76,"name":"dcu_mon0.Vcfly1_ok","address":97,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Cfly1 protection monitor channel 0.","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":77,"name":"dcu_mon0.Vcfly2_ok","address":97,"position":2,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Cfly2 protection monitor channel 0.","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":78,"name":"dcu_mon0.M_mon","address":98,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"M sense monitor channel 0","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":79,"name":"dcu_mon1.PM_mon","address":100,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":0,"description":"Power mode monitor channel 1","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":81,"name":"dcu_mon1.freqMode_mon","address":100,"position":4,"size":3,"reset":0,"reset_fpga":0,"type":0,"description":"Frequence mode monitor channel 1","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":82,"name":"dcu_mon1.OCP_mon","address":101,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"OCP Monitor channel 1","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":83,"name":"dcu_mon1.Vcfly1_ok","address":101,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Cfly1 protcetion monitor channel 1","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":84,"name":"dcu_mon1.Vcfly2_ok","address":101,"position":2,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Cfly2 protection monitor channel 1","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":85,"name":"dcu_mon1.M_mon","address":102,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"M sense monitor channel 1","dest":3,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":87,"name":"pvdd_uvlo_dis","address":7,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to disable/override Pvdd UVLO","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":89,"name":"use_smart_unmute","address":10,"position":5,"size":1,"reset":0,"reset_fpga":1,"type":1,"description":"Use smart unmute if 1, controlled by external pin nmute","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":90,"name":"dcu_mon0.pvdd_ok","address":97,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU0 PVDD monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":91,"name":"dcu_mon0.vdd_ok","address":97,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU0 VDD monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":92,"name":"dcu_mon0.mute","address":97,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU0 mute monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":93,"name":"dcu_mon1.pvdd_ok","address":101,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU1 PVDD monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":94,"name":"dcu_mon1.vdd_ok","address":101,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU1 VDD monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":95,"name":"dcu_mon1.mute","address":101,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU1 mute monitor","dest":3,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":221,"name":"msel_mon","address":117,"position":0,"size":3,"reset":0,"reset_fpga":0,"type":0,"description":"MSEL[2:0] monitor register","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":97,"name":"Mthr_1to2","address":1,"position":0,"size":8,"reset":60,"reset_fpga":60,"type":1,"description":"Mod. index threshold value for PM1=>PM2 change.","dest":1,"conv_type":1,"typedef":"Dcu","reg_hidden":0},
{"id":118,"name":"doStretch","address":11,"position":4,"size":1,"reset":0,"reset_fpga":1,"type":1,"description":"1 Enable PWM stretch algorithme, 0 disable","dest":1,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":331,"name":"oc_use_lvl2","address":57,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"When high: Use OC level 0 low signals as OC level 2 protection signals","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":138,"name":"pll_div_ext","address":34,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use register PLL divider settings","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":136,"name":"ctrim_reg","address":32,"position":0,"size":6,"reset":31,"reset_fpga":31,"type":1,"description":"Register bank ctrim setting (for debug.)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":264,"name":"audio_proc_attack","address":53,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"00:slow, 01:normal, 10:fast ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":110,"name":"calib_start","address":13,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Restart calib algorithm","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":119,"name":"ctrim","address":114,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":0,"description":"Ctrim vector - Routed to all Ctrim on chip (LF, OSC, VCO) ","dest":2,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":114,"name":"dcu0_dis","address":7,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Disable DCU 0","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":120,"name":"ftrim","address":105,"position":0,"size":5,"reset":0,"reset_fpga":0,"type":0,"description":"100MHz VCO trim vector","dest":2,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":142,"name":"fb_data_in0","address":35,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Data for fuse bank 0 programming","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":140,"name":"pll_div_fb_reg","address":34,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Register bank PLL FB div setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":126,"name":"debug_sub","address":15,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Debug analog mode : 3 bit sub function.  Digital mode debug_out0 (x1_clip) mux select","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":127,"name":"debug_add","address":14,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Debug analog mode : 3 bit block address. Digital mode debug_out1 (x2_err) mux select ","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":128,"name":"debug_gpo","address":6,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"General porpuse outputs from dig core","dest":1,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":214,"name":"i2s_data_rate","address":116,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":0,"description":"Detected i2s data rate: 00/01/10 = x1/x2/x4","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":249,"name":"cmrr_trim1_reg","address":60,"position":0,"size":5,"reset":20,"reset_fpga":20,"type":1,"description":"LF1 register CMRR trim setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":145,"name":"fb_write","address":36,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to start fuse bank write","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":150,"name":"bg_vtrim_reg","address":39,"position":0,"size":5,"reset":8,"reset_fpga":0,"type":1,"description":"bg_vtrim from reg bank","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":176,"name":"fb_dm","address":36,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Fuse bank detection mode set","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":177,"name":"fb_pgm_mode","address":36,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Fuse bank pgoramming mode set","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":146,"name":"fb_read","address":36,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to start fuse bank read","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":144,"name":"fb_reg_ctrl","address":36,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Register take-over bit for fuse bank (1=reg bank controls)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":149,"name":"itrim_reg","address":37,"position":0,"size":5,"reset":16,"reset_fpga":0,"type":1,"description":"itrim from reg bank","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":137,"name":"ftrim_ext","address":33,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force resiter ftrim vector to system ftrim (100MHz VCO trim) bus","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":147,"name":"fb_data_out0","address":106,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Data read from fuse bank 0","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":139,"name":"pll_div_ref_reg","address":34,"position":1,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"Register bank PLL ref div setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":179,"name":"eh_clear","address":45,"position":2,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Flip to clear error registers","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":178,"name":"eh_mode","address":45,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Error/debug pin function conf. 0=>std,1=>dig,2=>pow,3=>anl","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":1},
{"id":202,"name":"audio_in_mode","address":37,"position":5,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"Audio input mode; 0-1-2-3-4-5","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":152,"name":"ldo_vtrim_reg","address":38,"position":0,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"ldo_vtrim from reg bank","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":153,"name":"oc_thr_reg","address":51,"position":4,"size":4,"reset":7,"reset_fpga":7,"type":1,"description":"OCP threshold from register bank","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":154,"name":"oc_blnk_reg","address":51,"position":0,"size":4,"reset":7,"reset_fpga":7,"type":1,"description":"OCP blanking delay from register bank","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":155,"name":"bg_vtrim_ext","address":40,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":156,"name":"itrim_ext","address":40,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":157,"name":"ldo_vtrim_ext","address":40,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":332,"name":"inp_afir_test_en","address":5,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Enable inp afir prbs gerator and checker ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":159,"name":"oc_thr_ext","address":39,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":160,"name":"oc_blnk_ext","address":39,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":161,"name":"mode_calib","address":13,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to let calib block control ctrim and ftrim (for automatic trimming)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":162,"name":"calib_done","address":104,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Calib block ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":333,"name":"ilm_invalid_delay","address":77,"position":5,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"Parameter for OC level 0 balancing scheme. Sets the delay in 40ns steps from powerstage transitions to the OC signal becomes invalid.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":164,"name":"oc_lvl1_maxCount","address":41,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"OC level 1 => 2 count threshold","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":165,"name":"oc_lvl1_decCountRatio","address":41,"position":4,"size":4,"reset":1,"reset_fpga":1,"type":1,"description":"Level-1 OC counter decrement ratio","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":166,"name":"sw_en_force","address":0,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force switchContorllers to drive switches","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":167,"name":"dcu_mon0.sw_enable","address":104,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU0 Switch enable monitor","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":168,"name":"dcu_mon1.sw_enable","address":104,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU1 Switch enable monitor","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":0},
{"id":334,"name":"ilm_valid_delay","address":78,"position":5,"size":3,"reset":7,"reset_fpga":7,"type":1,"description":"Parameter for OC level 0 balancing scheme. Sets the delay in 40ns steps from powerstage transitions to the OC signal becomes valid.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":170,"name":"pll_enbits_reg","address":42,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":1,"description":"PLL sub-block enable bits for debugging","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":171,"name":"pll_enbits_ext","address":43,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use register bits for PLL sub-block enable (debug)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":172,"name":"pwmClkHigh","address":16,"position":2,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"PWM set-reset pulse length","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":173,"name":"pwmLockCount","address":16,"position":4,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"PWM minimum high-low pulse duration","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":174,"name":"limitD","address":13,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"-- High to force PWM transitions in every cycle, low to allow D=0 and 1","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":175,"name":"startup_stepThr","address":44,"position":0,"size":8,"reset":255,"reset_fpga":255,"type":1,"description":"Number of clk_quart ticks (/256) to advance in startup D limiting sequence ","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":180,"name":"eh_clear_fb","address":105,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"Current value of eh_clear register","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":181,"name":"eh_triggerShdn","address":45,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Allow EH trigger to shutdown power stages?","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":182,"name":"eh_otpShdn","address":45,"position":4,"size":1,"reset":1,"reset_fpga":0,"type":1,"description":"High to enable overtemperature protection shutdown on OTE.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":183,"name":"thermal_compr_en","address":45,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Enable otw-contr.  input compression?","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":185,"name":"thermal_compr_max_db","address":46,"position":0,"size":3,"reset":4,"reset_fpga":4,"type":1,"description":"Audio limiter max thermal reduction","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":0},
{"id":187,"name":"error_trig","address":108,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Captured error flag(s) on trigger","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":188,"name":"error_acc","address":109,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Accumulated errors, at and after triggering","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":189,"name":"error_trig_mask","address":47,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":1,"description":"Error trigger mask","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":190,"name":"error_trig_oc","address":110,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"oc flags, if causing error triggering","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":191,"name":"error_trig_vc","address":111,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"vcfly flags, if causing error triggering","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":193,"name":"error_acc_vc","address":113,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Accumulated vcfly flags","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":194,"name":"ocp_lvl1_reaction","address":43,"position":1,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"High-level OCP-lvl1 reaction other than lvl-2 promotion","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":195,"name":"ocp_rel_count","address":43,"position":3,"size":3,"reset":7,"reset_fpga":7,"type":1,"description":"Level-1 ocp reaction duration","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":200,"name":"pll_debug_adr","address":34,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"PLL int. debug address","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":197,"name":"gd_disable","address":49,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"Individual HS driver disables for debug","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":198,"name":"oc_bias_high","address":46,"position":7,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"Set OCP circuit bias level","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":199,"name":"gd_bg_vtrim","address":50,"position":0,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"Set HSdriver bandgap voltage level","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":203,"name":"pll_lock_force","address":33,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force pll_lock high","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":204,"name":"hw_version","address":127,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Hardware version ID number","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":205,"name":"ocp_latch_en","address":10,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use permanently latching level-2 OCP","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":206,"name":"ocp_latch_clear","address":32,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Low-high clears current OCP latched condition.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":207,"name":"dp_cont","address":45,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force continuous drivePulser signaling","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":208,"name":"pwm_gain_reg","address":40,"position":0,"size":3,"reset":2,"reset_fpga":2,"type":1,"description":"PWM gen v2 gain control vector","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":209,"name":"pwm_gain_ext","address":46,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use register value of pwm_gain","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":210,"name":"mode_itrim","address":12,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"enable debug output0 equal 10x trimmed ibias output","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":211,"name":"vddf_test_en","address":52,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Vdd_float HVmux enable","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":212,"name":"vddf_test_turnon","address":52,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Vdd_float HVmux CP high/low ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":213,"name":"vddf_test_add","address":52,"position":2,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"Vdd_float HVmux address","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":215,"name":"i2s_format","address":53,"position":0,"size":3,"reset":1,"reset_fpga":1,"type":1,"description":"i2s basic data format, 000 = std. i2s, 001 = left justified (default)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":216,"name":"i2s_sck_pol","address":54,"position":0,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"i2s sck polarity cfg. 0 = rising edge data change","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":217,"name":"i2s_framesize","address":54,"position":3,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"i2s word length. 00 = 32bit, 01 = 24bit","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":218,"name":"i2s_ws_pol","address":54,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"i2s ws polarity. 0 = low first","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":219,"name":"i2s_order","address":54,"position":2,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"i2s word bit order. 0 = MSB first","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":220,"name":"i2s_rightfirst","address":54,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"i2s L/R word order; 0 = left first","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":224,"name":"audio_in_mode_mon","address":116,"position":2,"size":3,"reset":0,"reset_fpga":0,"type":0,"description":"Audio input mode monitor","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":225,"name":"pps_fixthr","address":55,"position":0,"size":4,"reset":3,"reset_fpga":3,"type":1,"description":"PPS/Vcfly machine UV/OV threshold setting","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":226,"name":"pps_adcmode","address":55,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Enable PPS/ machine Vcfly ADC","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":227,"name":"pps_disable","address":55,"position":5,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"High to disable PPS system in ASIC mode","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":228,"name":"dbsw_nFrame","address":56,"position":0,"size":3,"reset":7,"reset_fpga":7,"type":1,"description":"Debug serial bus \"low\" framing duration","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":1},
{"id":229,"name":"dbsw_addr","address":56,"position":3,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Serial debug bus writer address","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":1},
{"id":230,"name":"dbsw_en","address":56,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to enable serial debug writer","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":231,"name":"dcu_mon0.pps_adc_code_a","address":120,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"ADC word for bridge 0a Vcfly","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":232,"name":"dcu_mon0.pps_adc_code_b","address":120,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"ADC word for bridge 0b Vcfly","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":233,"name":"dcu_mon1.pps_adc_code_a","address":121,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"ADC word for bridge 1a Vcfly","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":234,"name":"dcu_mon1.pps_adc_code_b","address":121,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"ADC word for bridge 1b Vcfly","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":235,"name":"enableCMctrl","address":10,"position":3,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"High to enable BTL-mode CM control system","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":260,"name":"hvb_uvp_trim_reg","address":50,"position":2,"size":2,"reset":2,"reset_fpga":2,"type":1,"description":"Register bank hvb UPV setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":270,"name":"audio_proc_clip_mon","address":126,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"b3-b0: Channel 3-0 clipping monitor","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":257,"name":"rssMethod","address":10,"position":2,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"RSS algorithm setting; 0=single-cycle, 1=phase-swap","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":245,"name":"error_acc_oc","address":112,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Accumulated OC error flags","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":311,"name":"sdm_debug_en","address":56,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Take sdm data from i2s data input pins","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":296,"name":"dac_mode_rz","address":58,"position":5,"size":1,"reset":1,"reset_fpga":0,"type":1,"description":"High to use RZ SDM output encoding ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":309,"name":"fb_adr","address":35,"position":2,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Fuse bank address for programming","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":290,"name":"dt_min_reg","address":50,"position":5,"size":3,"reset":2,"reset_fpga":1,"type":1,"description":"Reg. bank min DT setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":241,"name":"clkDiv_sw_cp","address":58,"position":0,"size":5,"reset":0,"reset_fpga":0,"type":1,"description":"Audio source mux CP clk freq setting. Zero setting gives pwm tracking mode","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":1},
{"id":259,"name":"hvb_uvp_dis","address":7,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to disable gate driver supply (\"hvboot) UVP","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":248,"name":"cmrr_trim0_reg","address":59,"position":0,"size":5,"reset":20,"reset_fpga":20,"type":1,"description":"LF0 register CMRR trim setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":294,"name":"pps_retrigger","address":55,"position":6,"size":1,"reset":1,"reset_fpga":0,"type":1,"description":"High to allow PPS to re-trigger after protection events","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":240,"name":"CMctrl_deadband","address":57,"position":0,"size":4,"reset":4,"reset_fpga":4,"type":1,"description":"CM controller dead band. ","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":239,"name":"dcu_mon1.CMbal_stretch_b","address":123,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"CM balancing 1B-side reset stretch","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":238,"name":"dcu_mon1.CMbal_stretch_a","address":123,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"CM balancing 1A-side reset stretch","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":237,"name":"dcu_mon0.CMbal_stretch_b","address":122,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"CM balancing 0B-side reset stretch","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":236,"name":"dcu_mon0.CMbal_stretch_a","address":122,"position":0,"size":4,"reset":0,"reset_fpga":0,"type":0,"description":"CM balancing 0A-side reset stretch","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":1},
{"id":293,"name":"ftrim_offset","address":33,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Extra backup trim for VCO","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":242,"name":"audio_in_mode_ext","address":39,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"If set, audio_in_mode is controlled from audio_in_mode register. If not set  audio_in_mode is set from fuse bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":243,"name":"error","address":124,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Current error flag monitor reg - for app. ctrl.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":246,"name":"dcu_mon0.pps_passed","address":96,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU0 PPS completion indicator","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":247,"name":"dcu_mon1.pps_passed","address":100,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"DCU1 PPS completion indicator","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":355,"name":"PMcfg_SE_B.lf_gain_ol","address":22,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":356,"name":"PMcfg_SE_B.freqDiv","address":22,"position":1,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":357,"name":"PMcfg_SE_B.modType","address":22,"position":3,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":null},
{"id":358,"name":"balWaitCount_PM1","address":23,"position":0,"size":8,"reset":20,"reset_fpga":20,"type":1,"description":"PM1 balancing period.","dest":0,"conv_type":1,"typedef":"Dcu","reg_hidden":null},
{"id":341,"name":"PMcfg_BTL_A.freqDiv","address":17,"position":1,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"BTL PM cfg A PWM freq setting. 0=1/1, 1=1/2, 2=1/4","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":342,"name":"PMcfg_BTL_A.modType","address":17,"position":3,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"BTL PM cfg A modulation type. ","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":278,"name":"vol_lsb_ch1","address":70,"position":2,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"volume channel 3 - 1/4 steps","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":279,"name":"vol_lsb_ch2","address":70,"position":4,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"volume channel 2 - 1/4 steps","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":280,"name":"vol_lsb_ch3","address":70,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"volume channel 3 - 1/4 steps","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":281,"name":"thr_db_ch0","address":71,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"thr_db channel 0","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":282,"name":"thr_db_ch1","address":72,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Thr db ch1","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":283,"name":"thr_db_ch2","address":73,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"thr db ch2","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":284,"name":"thr_db_ch3","address":74,"position":0,"size":8,"reset":24,"reset_fpga":24,"type":1,"description":"Threshold db ch3  ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":285,"name":"thr_lsb_ch0","address":75,"position":0,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Thr lsb ch0","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":286,"name":"thr_lsb_ch1","address":75,"position":2,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"thr lsb ch1","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":287,"name":"thr_lsb_ch2","address":75,"position":4,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"thr lsb ch2 1/4 db step","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":288,"name":"thr_lsb_ch3","address":75,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"threshold lsb ch3","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":289,"name":"dp_safe","address":38,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to enable DP safe mode (extra pulses)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":291,"name":"dt_min_ext","address":52,"position":6,"size":1,"reset":0,"reset_fpga":1,"type":1,"description":"High to use reg. bank min. DT setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":292,"name":"gd_pd_strong_reg","address":52,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to for strong PD in gate driver. ORed with fuse setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":297,"name":"ilm_offCountThr_reg","address":76,"position":0,"size":3,"reset":5,"reset_fpga":7,"type":1,"description":"Iout pol. meas. alg. ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":298,"name":"ilm_offCountThr_ext","address":76,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":299,"name":"ilm_measDelayCountThr_reg","address":76,"position":4,"size":3,"reset":7,"reset_fpga":7,"type":1,"description":"Iout pol. meas. alg. delay cycles","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":300,"name":"ilm_measDelayCountThr_ext","address":76,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg. bank setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":302,"name":"prot_btl_highz_reg","address":43,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use high-Z prot. response for BTL","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":303,"name":"use_int_dac_clk_reg","address":58,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use internal clocks for DAC. ORed with fuse setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":304,"name":"system_mute","address":45,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"1 = mute system, 0 = normal operation","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":305,"name":"gd_pu_seq_dis","address":43,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to disable GD PU sequencer","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":306,"name":"cmrr_ctrim0_reg","address":77,"position":0,"size":5,"reset":16,"reset_fpga":0,"type":1,"description":"LF0 HF CMRR trim handle","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":307,"name":"cmrr_ctrim1_reg","address":78,"position":0,"size":5,"reset":16,"reset_fpga":0,"type":1,"description":"LF01 HF CMRR trim handle","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":308,"name":"fb_data_in1","address":35,"position":1,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Data for fuse bank 1 programming","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":310,"name":"fb_data_out1","address":107,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":0,"description":"Data read from fuse bank 1","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":312,"name":"sif_mode_i2c_ext","address":61,"position":7,"size":1,"reset":1,"reset_fpga":0,"type":1,"description":"High to take setting from register bank, low to take setting from fuse bank. ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":313,"name":"sif_mode_i2c_reg","address":61,"position":6,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"Select serial interface mode. High for I2C, low for SPI.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":314,"name":"vcf_prot_dis","address":10,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"0: use prot. 1: disable vcf prot in DCUs","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":315,"name":"pmc_fast","address":56,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"0 for normal PMC, 1 for very fast auto-PMC","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":316,"name":"lf_bias_scale_ext","address":59,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg. bank LF bias scale setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":317,"name":"lf_bias_scale_reg","address":59,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"LF/PWM bias setting. 00=x1, 11=x2","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":318,"name":"sdm_sck_sel_ext","address":60,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to use reg SDM sck setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":319,"name":"sdm_sck_sel_reg","address":60,"position":6,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Reg bank SDM sck mux setting","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":320,"name":"hvb_cp_period","address":79,"position":0,"size":8,"reset":0,"reset_fpga":0,"type":1,"description":"Power supply charge pump frequency control. The cycle frequency becomes 3*hvb_cp_period in vco clk cycles. Setting 0 gives a frequency of 4/3 of the pwm base frequency.","dest":0,"conv_type":1,"typedef":"Sys","reg_hidden":1},
{"id":321,"name":"sync_dcus","address":16,"position":1,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"High to synchronize dcu0 and dcu1 pwm phases. When low the two dcus are free-running. In spread spectrum mode (set by freqMode) the dcus are always free-running.","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":322,"name":"inp_afir_test_ctrl","address":5,"position":4,"size":2,"reset":0,"reset_fpga":0,"type":1,"description":"Control afir bist. \"00\" > disable, \"01\" => JKJ mode.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":323,"name":"eh_dcShdn","address":38,"position":2,"size":1,"reset":1,"reset_fpga":1,"type":1,"description":"High to enable DC protection","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":324,"name":"lf_clamp_en","address":10,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High (default) to enable LF int2+3 clamping on clip","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":0},
{"id":325,"name":"dc_prot_debug_mode","address":57,"position":4,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"When high: Use ultra fast timeout in DC protection monitor","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":326,"name":"crg_bypass","address":16,"position":0,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Loop filter clip recovery gater bypass","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":327,"name":"highZbal_dis","address":57,"position":5,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to disable balTypes2+3 (for MA12040)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":328,"name":"out_spare","address":6,"position":4,"size":4,"reset":0,"reset_fpga":0,"type":1,"description":"Spare output ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":329,"name":"oc_deglitch_dis","address":57,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"When high: Do not deglitch OC trig signals.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":330,"name":"lf_disable_dac","address":11,"position":3,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to disable loopfilter unmute dac","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":335,"name":"ilm_valid_delay_ext","address":40,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"When high take OC level 0 parameter settings from register, else use fuse setting.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":336,"name":"vcf_prechg_force","address":40,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to force Vcf precharge (for debug)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":337,"name":"fet_testPattern_a_reg","address":80,"position":0,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"2s-complement A bridge switch state (test mode)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":338,"name":"fet_testPattern_b_reg","address":80,"position":3,"size":3,"reset":0,"reset_fpga":0,"type":1,"description":"2s-complement B bridge switch state (test mode)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":339,"name":"fet_testMode_reg","address":80,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to enter FET testMode (static FET cfg)","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":374,"name":"bal_force_lvl0_scheme","address":16,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to swap balTypes 2+3 with 4+5.","dest":0,"conv_type":0,"typedef":"Dcu","reg_hidden":1},
{"id":375,"name":"hvboot0_ok_mon","address":105,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"HVboot0_ok for test/debug","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":376,"name":"hvboot1_ok_mon","address":105,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":0,"description":"HVboot1_ok for test/debug","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":null},
{"id":377,"name":"gd_goi_test_en","address":49,"position":7,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"High to for extra-high vdd_float in gate drivers for GOI test.","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":378,"name":"dc_offset_0l_reg","address":81,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Signed DC offset for channel 0L (BTL configuration)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":379,"name":"dc_offset_0r_reg","address":82,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Signed DC offset for channel 0R (BTL configuration)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":380,"name":"dc_offset_1l_reg","address":83,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Signed DC offset for channel 1L (SE configuration)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":381,"name":"dc_offset_1r_reg","address":84,"position":0,"size":6,"reset":0,"reset_fpga":0,"type":1,"description":"Signed DC offset for channel 1R (SE configuration)","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":382,"name":"dc_offset_ext","address":81,"position":6,"size":1,"reset":0,"reset_fpga":0,"type":1,"description":"Use register DC offsets instead of fused","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1},
{"id":383,"name":"dc_offset_1sh_reg","address":82,"position":6,"size":2,"reset":1,"reset_fpga":1,"type":1,"description":"Multiplier of SE DC offset values (1L and 1R); 3: 4x, 2: 2x, 1: 1x, 0: x/2 ","dest":0,"conv_type":0,"typedef":"Sys","reg_hidden":1}
]
