$date
	Mon Jul 28 13:11:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module register_file_tb $end
$var wire 32 ! rs2_data_o [31:0] $end
$var wire 32 " rs1_data_o [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr_i [4:0] $end
$var reg 32 % rd_data_i [31:0] $end
$var reg 1 & reg_write_en_i $end
$var reg 5 ' rs1_addr_i [4:0] $end
$var reg 5 ( rs2_addr_i [4:0] $end
$var reg 1 ) rst_n $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 5 * rd_addr_i [4:0] $end
$var wire 32 + rd_data_i [31:0] $end
$var wire 1 & reg_write_en_i $end
$var wire 5 , rs1_addr_i [4:0] $end
$var wire 5 - rs2_addr_i [4:0] $end
$var wire 1 ) rst_n $end
$var wire 32 . rs2_data_o [31:0] $end
$var wire 32 / rs1_data_o [31:0] $end
$var reg 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
0&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
b100000 0
1#
#10
0#
1&
b11011110101011011011111011101111 %
b11011110101011011011111011101111 +
b1 $
b1 *
1)
#15
1#
#20
0#
b10010001101000101011001111000 %
b10010001101000101011001111000 +
b10 $
b10 *
#25
1#
#30
0#
b11111111111111111111111111111111 %
b11111111111111111111111111111111 +
b0 $
b0 *
#35
1#
#40
b10010001101000101011001111000 !
b10010001101000101011001111000 .
b11011110101011011011111011101111 "
b11011110101011011011111011101111 /
0#
b10 (
b10 -
b1 '
b1 ,
0&
#45
b11011110101011011011111011101111 !
b11011110101011011011111011101111 .
b0 "
b0 /
1#
b1 (
b1 -
b0 '
b0 ,
#50
b0 !
b0 .
b11011110101011011011111011101111 "
b11011110101011011011111011101111 /
0#
b11 (
b11 -
b1 '
b1 ,
1&
b11001010111111101111000000001101 %
b11001010111111101111000000001101 +
b11 $
b11 *
#55
b11001010111111101111000000001101 !
b11001010111111101111000000001101 .
1#
#60
b10010001101000101011001111000 !
b10010001101000101011001111000 .
b11001010111111101111000000001101 "
b11001010111111101111000000001101 /
0#
b10 (
b10 -
b11 '
b11 ,
0&
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
