// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_ctx_H__
#define __predict_ensemble_ctx_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_ctx_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_ctx_ram) {
        ram[0] = "0b00111111011011101111101110100000";
        ram[1] = "0b00111111011000011100000110110101";
        ram[2] = "0b00111110010001111111101110101101";
        ram[3] = "0b00111111010111110000100100001111";
        ram[4] = "0b10111001111101111111110011111100";
        ram[5] = "0b00111010100000101000110000110111";
        ram[6] = "0b10111000111011001111101001101010";
        ram[7] = "0b00111111010100111101000011100001";
        ram[8] = "0b00111001110101011110100011010101";
        ram[9] = "0b00111111011110010011001100001001";
        ram[10] = "0b00111111000101101001011010010010";
        ram[11] = "0b00111101010000101001111000001010";
        ram[12] = "0b00111001101110110010101110111011";
        ram[13] = "0b10111010001111110001101001011101";
        ram[14] = "0b10111000110000001111000000100000";
        ram[15] = "0b10111001110110101010000011001011";
        ram[16] = "0b00111101011011010101010010010111";
        ram[17] = "0b10111001010000011111110010001111";
        ram[18] = "0b00111111010010100001001011010111";
        ram[19] = "0b00111101010110111111111100000100";
        ram[20] = "0b00111001001111011100101011010001";
        ram[21] = "0b00111001010100001010101010101000";
        ram[22] = "0b00111110001011000010111101000000";
        ram[23] = "0b00111110000001001111010001000001";
        ram[24] = "0b00111110010010001001000011010110";
        ram[25] = "0b00111110100111010111011100110010";
        ram[26] = "0b00111101111110001001001001101000";
        ram[27] = "0b00111110101010001000111100100001";
        ram[28] = "0b00111111011100010101000010101001";
        ram[29] = "0b00111101101111110000110111000111";
        ram[30] = "0b10111000110000110000100011111111";
        ram[31] = "0b00111000101110101010010110000011";
        ram[32] = "0b00111001101011010000001111011010";
        ram[33] = "0b10111001111000100111111000001111";
        ram[34] = "0b10111000110001010010000111011110";
        ram[35] = "0b00111101110111001100001000001101";
        ram[36] = "0b00111001111011001111101001101010";
        ram[37] = "0b10110111000101101111111010110101";
        ram[38] = "0b00110111110110100001101010010011";
        ram[39] = "0b00111110101010100100111100000001";
        ram[40] = "0b00111110011100001100011100111011";
        ram[41] = "0b10111001100010001101011011010100";
        ram[42] = "0b00111110110011111110100110111000";
        ram[43] = "0b00111110100001111111001001011110";
        ram[44] = "0b00111101110001011101000110000001";
        ram[45] = "0b00111001000011001000001001011010";
        ram[46] = "0b00111111000010100100101101010101";
        ram[47] = "0b00111110111011110011000100001010";
        ram[48] = "0b00111001011111011100000101100001";
        ram[49] = "0b10111001001110111011000111110010";
        ram[50] = "0b00111111011000110100001101100011";
        ram[51] = "0b00111000010101011110100011010101";
        ram[52] = "0b00111110111010101011011110011001";
        ram[53] = "0b00110110111010101110000110001011";
        ram[54] = "0b10110111000001100011011110111101";
        ram[55] = "0b00111111011110010101000110000011";
        ram[56] = "0b10111000100010100110100101111011";
        ram[57] = "0b10111001000010000101000010011100";
        ram[58] = "0b00111111001000001110100010100111";
        ram[59] = "0b00111111011001001101000101000010";
        ram[60] = "0b00111000101000111001001111101110";
        ram[61] = "0b00110110101001111100010110101100";
        ram[62] = "0b10111000100000100000010111111111";
        ram[63] = "0b00111101111001000101000000100111";
        ram[64] = "0b10111000100001100011011110111101";
        ram[65] = "0b00111000011001101010111111001101";
        ram[66] = "0b00111111010000110001111010001110";
        ram[67] = "0b00111110001011011101101000000110";
        ram[68] = "0b00111000010101011110100011010101";
        ram[69] = "0b00111111000110110100101100011111";
        ram[70] = "0b00111111010011101000101110100000";
        ram[71] = "0b00111110100110010101101010101111";
        ram[72] = "0b00111111000010011101111100110011";
        ram[73] = "0b00111111011010001011010111001100";
        ram[74] = "0b00111000010001010010000111011110";
        ram[75] = "0b10111000011010101110000110001011";
        ram[76] = "0b00111111000100001000000110100001";
        ram[77] = "0b10111000101111101101011101000001";
        ram[78] = "0b10110111011110111010100010000010";
        ram[79] = "0b00111110100100000001001001111011";
        ram[80] = "0b10111000010001010010000111011110";
        ram[81] = "0b00111110000000010101111111001100";
        ram[82] = "0b00110111111000100111111000001111";
        ram[83] = "0b00111110110100101010011011010010";
        ram[84] = "0b00111110101000001011101100101100";
        ram[85] = "0b00111110110010001100011110011111";
        ram[86] = "0b00111111000001000011010001001100";
        ram[87] = "0b10111001000000001111100110010000";
        ram[88] = "0b00111111000100100011011101011000";
        ram[89] = "0b00111000010101011110100011010101";
        ram[90] = "0b00111111001111111011000111110010";
        ram[91] = "0b10110110100001100011011110111101";
        ram[92] = "0b00110111100011101001101100111001";
        ram[93] = "0b00111110000010000011000000011010";
        ram[94] = "0b00111110000010100101001100110011";
        ram[95] = "0b00111110101111010111111001000110";
        ram[96] = "0b00111000011000100111111000001111";
        ram[97] = "0b00111111011010010001011000000001";
        ram[98] = "0b10111000001100000010100100101000";
        ram[99] = "0b10111000001010111111011101101010";
        ram[100] = "0b10110111011010101110000110001011";
        ram[101] = "0b00110111101100000010100100101000";
        ram[102] = "0b10110111010010010101001110011100";
        ram[103] = "0b00111110001100011111001111101001";
        ram[104] = "0b10111000001000111001001111101110";
        ram[105] = "0b00111110100000110000101100111001";
        ram[106] = "0b00111110111111110100100101001001";
        ram[107] = "0b00111110011101010011000101010101";
        ram[108] = "0b00111110100011100001110101100101";
        ram[109] = "0b10110111110010010101001110011100";
        ram[110] = "0b00111110100001100001101100101010";
        ram[111] = "0b10110110000001100011011110111101";
        ram[112] = "0b00111000011010101110000110001011";
        ram[113] = "0b10110110000001100011011110111101";
        ram[114] = "0b10110111110100011011011100010111";
        ram[115] = "0b00110111110110100001101010010011";
        ram[116] = "0b00110101100001100011011110111101";
        ram[117] = "0b00111111001101010011000100010010";
        ram[118] = "0b00111110100010101111001010010101";
        ram[119] = "0b00111000010111100100110001010001";
        ram[120] = "0b00111111010000011100100111000101";
        ram[121] = "0b10110111110010010101001110011100";
        ram[122] = "0b00111111010101110011010010110101";
        ram[123] = "0b00111110011110011111010001001101";
        ram[124] = "0b10110111100101101111111010110101";
        ram[125] = "0b00111111010000001101000011101110";
        ram[126] = "0b00111111000001001101101100100111";
        ram[127] = "0b00110111110000001111000000100000";
        ram[128] = "0b00111111011001001000110111010010";
        ram[129] = "0b00111111010111101101011001000101";
        ram[130] = "0b00111111000000010001100100110111";
        ram[131] = "0b00110111100101101111111010110101";
        ram[132] = "0b00110110100001100011011110111101";
        ram[133] = "0b00111110101100110010110100001010";
        ram[134] = "0b00110111011110111010100010000010";
        ram[135] = "0b00111111010100110000100101010011";
        ram[136] = "0b00110111100111110110001000110000";
        ram[137] = "0b10111000000000100000010111111111";
        ram[138] = "0b10110110101001111100010110101100";
        ram[139] = "0b10110111001001111100010110101100";
        ram[140] = "0b00111111000000011101110101101110";
        ram[141] = "0b00111111001110000101110010011010";
        ram[142] = "0b10110111100001100011011110111101";
        ram[143] = "0b00111111000100000000000000000000";
        ram[144] = "0b00111111001101110010000001000011";
        ram[145] = "0b00111110101100010111010001100000";
        ram[146] = "0b00110111011110111010100010000010";
        ram[147] = "0b00111110011001010110110000001101";
        ram[148] = "0b00110111010110100001101010010011";
        ram[149] = "0b00111111001111110110100100100011";
        ram[150] = "0b00110111000001100011011110111101";
        ram[151] = "0b00110111001110001000110010100100";
        ram[152] = "0b00111110101110011111111110110101";
        ram[153] = "0b10110101100001100011011110111101";
        ram[154] = "0b00110110110010010101001110011100";
        ram[155] = "0b10000000000000000000000000000000";
        ram[156] = "0b10110111001001111100010110101100";
        ram[157] = "0b10110111001110001000110010100100";
        ram[158] = "0b00111110110111111100000010010000";
        ram[159] = "0b00111111000001001111011011110001";
        ram[160] = "0b00111110111011001001011100110001";
        ram[161] = "0b00111110111000101100000001100010";
        ram[162] = "0b00110111010110100001101010010011";
        ram[163] = "0b00111110111101011111111110000010";
        ram[164] = "0b00111111000110101101110001011101";
        ram[165] = "0b00111111000011000110111011010010";
        ram[166] = "0b00111110110010110010011110101010";
        ram[167] = "0b10110111010010010101001110011100";
        ram[168] = "0b10110101100001100011011110111101";
        ram[169] = "0b00111110110101000101110100100000";
        ram[170] = "0b00111111001110011010101100001000";
        ram[171] = "0b00110111000101101111111010110101";
        ram[172] = "0b10000000000000000000000000000000";
        ram[173] = "0b10110110110010010101001110011100";
        ram[174] = "0b00110110000001100011011110111101";
        ram[175] = "0b00111110110001000100000000101001";
        ram[176] = "0b00111111001100111011101111111001";
        ram[177] = "0b00111110110111001001100100000111";
        ram[178] = "0b10110111001110001000110010100100";
        ram[179] = "0b00110110000001100011011110111101";
        ram[180] = "0b00110111000001100011011110111101";
        ram[181] = "0b00111110101011110000110001010110";
        ram[182] = "0b00110110100001100011011110111101";
        ram[183] = "0b00110110111010101110000110001011";
        ram[184] = "0b00111111000100101110100011000000";
        ram[185] = "0b00110110000001100011011110111101";
        ram[186] = "0b00111111000010010111001010101100";
        ram[187] = "0b10110111000101101111111010110101";
        ram[188] = "0b10110101100001100011011110111101";
        ram[189] = "0b10110110000001100011011110111101";
        ram[190] = "0b10110111000001100011011110111101";
        ram[191] = "0b00000000000000000000000000000000";
        ram[192] = "0b00000000000000000000000000000000";
        ram[193] = "0b00000000000000000000000000000000";
        ram[194] = "0b00000000000000000000000000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_ctx) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_ctx_ram* meminst;


SC_CTOR(predict_ensemble_ctx) {
meminst = new predict_ensemble_ctx_ram("predict_ensemble_ctx_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_ctx() {
    delete meminst;
}


};//endmodule
#endif
