# Assignment
#           f1       f2     h1  b1 b2
packet 0 00000000 00000000 0000 00 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
expect 0 01ABCDEF 00000000 0000 00 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
wait

# If (simple comparison)
#           f1       f2     h1  b1 b2
packet 0 00007FFF 00000000 0000 01 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
expect 0 00007FFF 00000000 0000 01 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
wait
check_register ingress.reg1(0) lo = 32767

# If (complex comparison)
#           f1       f2     h1  b1 b2
packet 0 0001FFFF 00000000 0000 02 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
expect 0 0001FFFF 00000000 0000 02 00 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
wait
check_register ingress.reg1(0) lo = 131071
