#ifndef MAP_KERNEL_H
#define MAP_KERNEL_H

#define TCR_CONFIG_REGION_48bit (((64 - 48) << 0) | ((64 - 48) << 16))  //translation table walk begin with level_1 lookup
#define TCR_CONFIG_4KB ((0b00 << 14) |  (0b10 << 30))                   //translation table base register = 4KB
#define TCR_CONFIG_DEFAULT (TCR_CONFIG_REGION_48bit | TCR_CONFIG_4KB)

#define MAIR_DEVICE_nGnRnE (0b00000000)
#define MAIR_NORMAL_NOCACHE (0b01000100)      //inner , outer non-cacheable
#define MAIR_IDX_DEVICE_nGnRnE (0)
#define MAIR_IDX_NORMAL_NOCACHE (1)

#define PD_TABLE (0b11)
#define PD_BLOCK (0b01)
#define PD_ACCESS (1 << 10)
#define BOOT_PGD_ATTR PD_TABLE
#define BOOT_PUD_ATTR (PD_ACCESS | (MAIR_IDX_DEVICE_nGnRnE << 2) | PD_BLOCK)
#define RAM_PMD_ATTR (PD_ACCESS | (MAIR_IDX_NORMAL_NOCACHE << 2) | PD_BLOCK)
#define MMIO_PMD_ATTR (PD_ACCESS | (MAIR_IDX_DEVICE_nGnRnE << 2) | PD_BLOCK)

#endif
