============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 24 2022  01:31:23 pm
  Module:                 mux_b_t_s
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7447 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (R) y_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_135_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[0]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[0]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[0]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (7447 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (R) y_reg[1]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_134_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[1]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[1]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[1]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (7447 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (R) y_reg[2]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_133_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[2]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[2]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[2]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (7447 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (R) y_reg[3]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_132_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[3]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[3]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[3]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (7447 ps) Late External Delay Assertion at pin y[4]
          Group: aclk
     Startpoint: (R) y_reg[4]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_131_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[4]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[4]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[4]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (7447 ps) Late External Delay Assertion at pin y[5]
          Group: aclk
     Startpoint: (R) y_reg[5]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_130_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[5]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[5]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[5]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (7447 ps) Late External Delay Assertion at pin y[6]
          Group: aclk
     Startpoint: (R) y_reg[6]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_129_1 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[6]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[6]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[6]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (7447 ps) Late External Delay Assertion at pin y[7]
          Group: aclk
     Startpoint: (R) y_reg[7]/CLK
          Clock: (R) aclk
       Endpoint: (R) y[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=    7447                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  y_reg[7]/CLK   -       -       R     (arrival)                    12    -   150     0       0    (-,-) 
  y_reg[7]/QN    -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      2 16.0   149   152     152    (-,-) 
  y[7]           -       -       R     (port)                        -    -     -     1     153    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (7470 ps) Setup Check with Pin y_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[12][1]
          Clock: (R) aclk
       Endpoint: (R) y_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     129                  
             Slack:=    7470                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_103_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[12][1]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2186__6161/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2155__5115/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2147__1617/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2142__4319/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    52    36    2101    (-,-) 
  g93__8428/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[1]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2129    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (7470 ps) Setup Check with Pin y_reg[5]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[14][5]
          Clock: (R) aclk
       Endpoint: (R) y_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     129                  
             Slack:=    7470                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_115_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[14][5]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2180__7098/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2156__7482/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2148__2802/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2143__8428/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2101    (-,-) 
  g89__2398/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[5]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2129    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 11: MET (7471 ps) Setup Check with Pin y_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[4][2]
          Clock: (R) aclk
       Endpoint: (R) y_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_38_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[4][2]             -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2177__1705/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2157__4733/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2149__1705/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2139__2398/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2100    (-,-) 
  g94__5526/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[2]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (7471 ps) Setup Check with Pin y_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[12][0]
          Clock: (R) aclk
       Endpoint: (R) y_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_104_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[12][0]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2194__5477/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2161__2883/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2153__6131/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    55    28    2065    (-,-) 
  mux_output/g2144__5526/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2100    (-,-) 
  g92__4319/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[0]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (7471 ps) Setup Check with Pin y_reg[7]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[0][7]
          Clock: (R) aclk
       Endpoint: (R) y_reg[7]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[0][7]             -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2199__8428/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2158__6161/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2150__5122/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2141__6260/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2100    (-,-) 
  g91__6260/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[7]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 14: MET (7471 ps) Setup Check with Pin y_reg[6]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[8][6]
          Clock: (R) aclk
       Endpoint: (R) y_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_66_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[8][6]             -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2200__5526/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2159__9315/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2151__8246/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2140__5107/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2100    (-,-) 
  g88__5477/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[6]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (7471 ps) Setup Check with Pin y_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[8][3]
          Clock: (R) aclk
       Endpoint: (R) y_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_69_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[8][3]             -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2208__7098/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2162__2346/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2154__1881/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    56    28    2065    (-,-) 
  mux_output/g2146__3680/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    36    2100    (-,-) 
  g95__6783/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[3]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (7471 ps) Setup Check with Pin y_reg[4]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[0][4]
          Clock: (R) aclk
       Endpoint: (R) y_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     128                  
             Slack:=    7471                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inputs[0][4]             -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  mux_output/g2201__6783/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.8    44    14    2014    (-,-) 
  mux_output/g2160__9945/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    29    23    2037    (-,-) 
  mux_output/g2152__7098/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R         1  0.8    55    28    2065    (-,-) 
  mux_output/g2145__6783/Y -       A->Y  F     NAND5xp2_ASAP7_75t_R          1  0.9    51    35    2100    (-,-) 
  g86__7410/Y              -       B2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    42    28    2128    (-,-) 
  y_reg[4]/D               -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2128    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (7544 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=    9600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      56                  
             Slack:=    7544                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                    13  9.5     0     0    2000    (-,-) 
  g108/Y           -       A->Y  F     INVx1_ASAP7_75t_R            11  8.4    58    29    2029    (-,-) 
  g74__2883/Y      -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    27    2056    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2056    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 18: MET (7544 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=    9600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      56                  
             Slack:=    7544                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                    13  9.5     0     0    2000    (-,-) 
  g108/Y           -       A->Y  F     INVx1_ASAP7_75t_R            11  8.4    58    29    2029    (-,-) 
  g73__9945/Y      -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    27    2056    (-,-) 
  counter_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2056    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 19: MET (7544 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      56                  
             Slack:=    7544                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                    13  9.5     0     0    2000    (-,-) 
  g108/Y           -       A->Y  F     INVx1_ASAP7_75t_R            11  8.4    58    29    2029    (-,-) 
  g71__9315/Y      -       A2->Y R     AOI22xp5_ASAP7_75t_R          1  0.9    32    27    2056    (-,-) 
  counter_reg[3]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2056    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 20: MET (7579 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      22                  
             Slack:=    7579                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                    13  9.5     0     0    2000    (-,-) 
  g96__3680/Y      -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.9    31    22    2022    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2022    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

