{
  "family": "LPC11Exx",
  "architecture": "arm-cortex-m0",
  "vendor": "Unknown",
  "mcus": {
    "LPC11Exx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "I2C": {
          "instances": [
            {
              "name": "I2C",
              "base": "0x40000000",
              "irq": 15
            }
          ],
          "registers": {
            "CONSET": {
              "offset": "0x00",
              "size": 32,
              "description": "I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed."
            },
            "DAT": {
              "offset": "0x08",
              "size": 32,
              "description": "I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register."
            },
            "ADR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "SCLH": {
              "offset": "0x10",
              "size": 32,
              "description": "SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock."
            },
            "SCLL": {
              "offset": "0x14",
              "size": 32,
              "description": "SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode."
            },
            "CONCLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register."
            },
            "MMCTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Monitor mode control register."
            },
            "ADR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address."
            },
            "DATA_BUFFER": {
              "offset": "0x2C",
              "size": 32,
              "description": "Data buffer register. The contents of the 8 MSBs of the I2DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus."
            },
            "MASK%s": {
              "offset": "0x30",
              "size": 32,
              "description": "I2C Slave address mask register. This mask register is associated with I2ADR0 to determine an address match. The mask register has no effect when comparing to the General Call address (0000000)."
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WWDT",
              "base": "0x40004000",
              "irq": 25
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer."
            },
            "TC": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog timer constant register. This 24-bit register determines the time-out value."
            },
            "FEED": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC."
            },
            "TV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog timer value register. This 24-bit register reads out the current value of the Watchdog timer."
            },
            "CLKSEL": {
              "offset": "0x10",
              "size": 32,
              "description": "Watchdog clock select register."
            },
            "WARNINT": {
              "offset": "0x14",
              "size": 32,
              "description": "Watchdog Warning Interrupt compare value."
            },
            "WINDOW": {
              "offset": "0x18",
              "size": 32,
              "description": "Watchdog Window compare value."
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART",
              "base": "0x40008000",
              "irq": 21
            }
          ],
          "registers": {
            "RBR": {
              "offset": "0x00",
              "size": 32,
              "description": "Receiver Buffer Register. Contains the next received character to be read. (DLAB=0)"
            },
            "THR": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0)"
            },
            "DLL": {
              "offset": "0x00",
              "size": 32,
              "description": "Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)"
            },
            "DLM": {
              "offset": "0x04",
              "size": 32,
              "description": "Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1)"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential USART interrupts. (DLAB=0)"
            },
            "IIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt ID Register. Identifies which interrupt(s) are pending."
            },
            "FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "FIFO Control Register. Controls USART FIFO usage and modes."
            },
            "LCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Line Control Register. Contains controls for frame formatting and break generation."
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Modem Control Register."
            },
            "LSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Line Status Register. Contains flags for transmit and receive status, including line errors."
            },
            "MSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Modem Status Register."
            },
            "SCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Scratch Pad Register. Eight-bit temporary storage for software."
            },
            "ACR": {
              "offset": "0x20",
              "size": 32,
              "description": "Auto-baud Control Register. Contains controls for the auto-baud feature."
            },
            "ICR": {
              "offset": "0x24",
              "size": 32,
              "description": "IrDA Control Register. Enables and configures the IrDA (remote control) mode."
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fractional Divider Register. Generates a clock input for the baud rate divider."
            },
            "OSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Oversampling Register. Controls the degree of oversampling during each bit time."
            },
            "TER": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Enable Register. Turns off USART transmitter for use with software flow control."
            },
            "HDEN": {
              "offset": "0x40",
              "size": 32,
              "description": "Half duplex enable register."
            },
            "SCICTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "Smart Card Interface Control register. Enables and configures the Smart Card Interface feature."
            },
            "RS485CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes."
            },
            "RS485ADRMATCH": {
              "offset": "0x50",
              "size": 32,
              "description": "RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode."
            },
            "RS485DLY": {
              "offset": "0x54",
              "size": 32,
              "description": "RS-485/EIA-485 direction control delay."
            },
            "SYNCCTRL": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronous mode control register."
            }
          }
        },
        "CT16B0": {
          "instances": [
            {
              "name": "CT16B0",
              "base": "0x4000C000",
              "irq": 16
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CT16B0_CAP0 input."
            },
            "CR1": {
              "offset": "0x34",
              "size": 32,
              "description": "Capture Register 1. CR1 is loaded with the value of TC when there is an event on the CT16B0_CAP1 input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            }
          }
        },
        "CT16B1": {
          "instances": [
            {
              "name": "CT16B1",
              "base": "0x40010000",
              "irq": 17
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 16-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CT16B0_CAP0 input."
            },
            "CR1": {
              "offset": "0x30",
              "size": 32,
              "description": "Capture Register 1. CR1 is loaded with the value of TC when there is an event on the CT16B1_CAP1 input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT16B0_MAT[1:0] and CT16B1_MAT[1:0]."
            }
          }
        },
        "CT32B0": {
          "instances": [
            {
              "name": "CT32B0",
              "base": "0x40014000",
              "irq": 18
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CT32B0_CAP0 input."
            },
            "CR1": {
              "offset": "0x34",
              "size": 32,
              "description": "Capture Register 1. CR1 is loaded with the value of TC when there is an event on the CT32B0_CAP1 input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT32Bn_MAT[3:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT32Bn_MAT[3:0]."
            }
          }
        },
        "CT32B1": {
          "instances": [
            {
              "name": "CT32B1",
              "base": "0x40018000",
              "irq": 19
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32-bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 32-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CT32B0_CAP0 input."
            },
            "CR1": {
              "offset": "0x30",
              "size": 32,
              "description": "Capture Register 1. CR1 is loaded with the value of TC when there is an event on the CT32B1_CAP1 input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins CT32Bn_MAT[3:0]."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins CT32Bn_MAT[3:0]."
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4001C000",
              "irq": 24
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Control Register. The CR register must be written to select the operating mode before A/D conversion can occur."
            },
            "GDR": {
              "offset": "0x04",
              "size": 32,
              "description": "A/D Global Data Register. Contains the result of the most recent A/D conversion."
            },
            "INTEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt."
            },
            "DR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Channel Data Register. This register contains the result of the most recent conversion completed on channel N"
            },
            "STAT": {
              "offset": "0x30",
              "size": 32,
              "description": "A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt flag."
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x40038000"
            }
          ],
          "registers": {
            "PCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register"
            },
            "GPREG%s": {
              "offset": "0x04",
              "size": 32,
              "description": "General purpose register 0"
            },
            "GPREG4": {
              "offset": "0x14",
              "size": 32,
              "description": "General purpose register 4"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASHCTRL",
              "base": "0x4003C000",
              "irq": 27
            }
          ],
          "registers": {
            "EEMSSTART": {
              "offset": "0x9C",
              "size": 32,
              "description": "EEPROM BIST start address register"
            },
            "EEMSSTOP": {
              "offset": "0xA0",
              "size": 32,
              "description": "EEPROM BIST stop address register"
            },
            "EEMSSIG": {
              "offset": "0xA4",
              "size": 32,
              "description": "EEPROM 24-bit BIST signature register"
            },
            "FLASHCFG": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash memory access time configuration register"
            },
            "FMSSTART": {
              "offset": "0x20",
              "size": 32,
              "description": "Signature start address register"
            },
            "FMSSTOP": {
              "offset": "0x24",
              "size": 32,
              "description": "Signature stop-address register"
            },
            "FMSW0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Word 0 [31:0]"
            },
            "FMSW1": {
              "offset": "0x30",
              "size": 32,
              "description": "Word 1 [63:32]"
            },
            "FMSW2": {
              "offset": "0x34",
              "size": 32,
              "description": "Word 2 [95:64]"
            },
            "FMSW3": {
              "offset": "0x38",
              "size": 32,
              "description": "Word 3 [127:96]"
            },
            "FMSTAT": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Signature generation status register"
            },
            "FMSTATCLR": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Signature generation status clear register"
            }
          }
        },
        "SSP0": {
          "instances": [
            {
              "name": "SSP0",
              "base": "0x40040000",
              "irq": 20
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register 0. Selects the serial clock rate, bus type, and data size."
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register 1. Selects master/slave and other modes."
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO."
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status Register"
            },
            "CPSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Prescale Register"
            },
            "IMSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Set and Clear Register"
            },
            "RIS": {
              "offset": "0x18",
              "size": 32,
              "description": "Raw Interrupt Status Register"
            },
            "MIS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "SSPICR Interrupt Clear Register"
            }
          }
        },
        "IOCON": {
          "instances": [
            {
              "name": "IOCON",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "RESET_PIO0_0": {
              "offset": "0x00",
              "size": 32,
              "description": "I/O configuration for pin RESET/PIO0_0"
            },
            "PIO0_1": {
              "offset": "0x04",
              "size": 32,
              "description": "I/O configuration for pin PIO0_1/CLKOUT/CT32B0_MAT2"
            },
            "PIO0_2": {
              "offset": "0x08",
              "size": 32,
              "description": "I/O configuration for pin PIO0_2/SSEL0/CT16B0_CAP0"
            },
            "PIO0_3": {
              "offset": "0x0C",
              "size": 32,
              "description": "I/O configuration for pin PIO0_3"
            },
            "PIO0_4": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O configuration for pin PIO0_4/SCL"
            },
            "PIO0_5": {
              "offset": "0x14",
              "size": 32,
              "description": "I/O configuration for pin PIO0_5/SDA"
            },
            "PIO0_6": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O configuration for pin PIO0_6/SCK0"
            },
            "PIO0_7": {
              "offset": "0x1C",
              "size": 32,
              "description": "I/O configuration for pin PIO0_7/CTS"
            },
            "PIO0_8": {
              "offset": "0x20",
              "size": 32,
              "description": "I/O configuration for pin PIO0_8/MISO0/CT16B0_MAT0"
            },
            "PIO0_9": {
              "offset": "0x24",
              "size": 32,
              "description": "I/O configuration for pin PIO0_9/MOSI0/CT16B0_MAT1"
            },
            "SWCLK_PIO0_10": {
              "offset": "0x28",
              "size": 32,
              "description": "I/O configuration for pin SWCLK/PIO0_10/ SCK0/CT16B0_MAT2"
            },
            "TDI_PIO0_11": {
              "offset": "0x2C",
              "size": 32,
              "description": "I/O configuration for pin TDI/PIO0_11/AD0/CT32B0_MAT3"
            },
            "TMS_PIO0_12": {
              "offset": "0x30",
              "size": 32,
              "description": "I/O configuration for pin TMS/PIO0_12/AD1/CT32B1_CAP0"
            },
            "TDO_PIO0_13": {
              "offset": "0x34",
              "size": 32,
              "description": "I/O configuration for pin TDO/PIO0_13/AD2/CT32B1_MAT0"
            },
            "TRST_PIO0_14": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O configuration for pin TRST/PIO0_14/AD3/CT32B1_MAT1"
            },
            "SWDIO_PIO0_15": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O configuration for pin SWDIO/PIO0_15/AD4/CT32B1_MAT2"
            },
            "PIO0_16": {
              "offset": "0x40",
              "size": 32,
              "description": "I/O configuration for pin PIO0_16/AD5/CT32B1_MAT3/ WAKEUP"
            },
            "PIO0_17": {
              "offset": "0x44",
              "size": 32,
              "description": "I/O configuration for pin PIO0_17/RTS/CT32B0_CAP0/SCLK"
            },
            "PIO0_18": {
              "offset": "0x48",
              "size": 32,
              "description": "I/O configuration for pin PIO0_18/RXD/CT32B0_MAT0"
            },
            "PIO0_19": {
              "offset": "0x4C",
              "size": 32,
              "description": "I/O configuration for pin PIO0_19/TXD/CT32B0_MAT1"
            },
            "PIO0_20": {
              "offset": "0x50",
              "size": 32,
              "description": "I/O configuration for pin PIO0_20/CT16B1_CAP0"
            },
            "PIO0_21": {
              "offset": "0x54",
              "size": 32,
              "description": "I/O configuration for pin PIO0_21/CT16B1_MAT0/MOSI1"
            },
            "PIO0_22": {
              "offset": "0x58",
              "size": 32,
              "description": "I/O configuration for pin PIO0_22/AD6/CT16B1_MAT1/MISO1"
            },
            "PIO0_23": {
              "offset": "0x5C",
              "size": 32,
              "description": "I/O configuration for pin PIO0_23/AD7"
            },
            "PIO1_0": {
              "offset": "0x60",
              "size": 32,
              "description": "I/O configuration for pin PIO1_0/CT32B1_MAT0"
            },
            "PIO1_1": {
              "offset": "0x64",
              "size": 32,
              "description": "I/O configuration for pin PIO1_1/CT32B1_MAT1"
            },
            "PIO1_2": {
              "offset": "0x68",
              "size": 32,
              "description": "I/O configuration for pin PIO1_2/CT32B1_MAT2"
            },
            "PIO1_3": {
              "offset": "0x6C",
              "size": 32,
              "description": "I/O configuration for pin PIO1_3/CT32B1_MAT3"
            },
            "PIO1_4": {
              "offset": "0x70",
              "size": 32,
              "description": "I/O configuration for pin PIO1_4/CT32B1_CAP0"
            },
            "PIO1_5": {
              "offset": "0x74",
              "size": 32,
              "description": "I/O configuration for pin PIO1_5/CT32B1_CAP1"
            },
            "PIO1_6": {
              "offset": "0x78",
              "size": 32,
              "description": "I/O configuration for pin PIO1_6"
            },
            "PIO1_7": {
              "offset": "0x7C",
              "size": 32,
              "description": "I/O configuration for pin PIO1_7"
            },
            "PIO1_8": {
              "offset": "0x80",
              "size": 32,
              "description": "I/O configuration for pin PIO1_8"
            },
            "PIO1_9": {
              "offset": "0x84",
              "size": 32,
              "description": "I/O configuration for pin PIO1_9"
            },
            "PIO1_10": {
              "offset": "0x88",
              "size": 32,
              "description": "I/O configuration for pin PIO1_10"
            },
            "PIO1_11": {
              "offset": "0x8C",
              "size": 32,
              "description": "I/O configuration for pin PIO1_11"
            },
            "PIO1_12": {
              "offset": "0x90",
              "size": 32,
              "description": "I/O configuration for pin PIO1_12"
            },
            "PIO1_13": {
              "offset": "0x94",
              "size": 32,
              "description": "I/O configuration for pin PIO1_13/DTR/CT16B0_MAT0/TXD"
            },
            "PIO1_14": {
              "offset": "0x98",
              "size": 32,
              "description": "I/O configuration for pin PIO1_14/DSR/CT16B0_MAT1/RXD"
            },
            "PIO1_15": {
              "offset": "0x9C",
              "size": 32,
              "description": "I/O configuration for pin PIO1_15/DCD/  CT16B0_MAT2/SCK1"
            },
            "PIO1_16": {
              "offset": "0xA0",
              "size": 32,
              "description": "I/O configuration for pin PIO1_16/RI/CT16B0_CAP0"
            },
            "PIO1_17": {
              "offset": "0xA4",
              "size": 32,
              "description": "I/O configuration for PIO1_17/CT16B0_CAP1/RXD"
            },
            "PIO1_18": {
              "offset": "0xA8",
              "size": 32,
              "description": "I/O configuration for PIO1_18/CT16B1_CAP1/TXD"
            },
            "PIO1_19": {
              "offset": "0xAC",
              "size": 32,
              "description": "I/O configuration for pin PIO1_19/DTR/SSEL1"
            },
            "PIO1_20": {
              "offset": "0xB0",
              "size": 32,
              "description": "I/O configuration for pin PIO1_20/DSR/SCK1"
            },
            "PIO1_21": {
              "offset": "0xB4",
              "size": 32,
              "description": "I/O configuration for pin PIO1_21/DCD/MISO1"
            },
            "PIO1_22": {
              "offset": "0xB8",
              "size": 32,
              "description": "I/O configuration for pin PIO1_22/RI/MOSI1"
            },
            "PIO1_23": {
              "offset": "0xBC",
              "size": 32,
              "description": "I/O configuration for pin PIO1_23/CT16B1_MAT1/SSEL1"
            },
            "PIO1_24": {
              "offset": "0xC0",
              "size": 32,
              "description": "I/O configuration for pin PIO1_24/ CT32B0_MAT0"
            },
            "PIO1_25": {
              "offset": "0xC4",
              "size": 32,
              "description": "I/O configuration for pin PIO1_25/CT32B0_MAT1"
            },
            "PIO1_26": {
              "offset": "0xC8",
              "size": 32,
              "description": "I/O configuration for pin PIO1_26/CT32B0_MAT2/ RXD"
            },
            "PIO1_27": {
              "offset": "0xCC",
              "size": 32,
              "description": "I/O configuration for pin PIO1_27/CT32B0_MAT3/ TXD"
            },
            "PIO1_28": {
              "offset": "0xD0",
              "size": 32,
              "description": "I/O configuration for pin PIO1_28/CT32B0_CAP0/ SCLK"
            },
            "PIO1_29": {
              "offset": "0xD4",
              "size": 32,
              "description": "I/O configuration for pin PIO1_29/SCK0/ CT32B0_CAP1"
            },
            "PIO1_31": {
              "offset": "0xDC",
              "size": 32,
              "description": "I/O configuration for pin PIO1_31"
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "SYSMEMREMAP": {
              "offset": "0x00",
              "size": 32,
              "description": "System memory remap"
            },
            "PRESETCTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral reset control"
            },
            "SYSPLLCTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "System PLL control"
            },
            "SYSPLLSTAT": {
              "offset": "0x0C",
              "size": 32,
              "description": "System PLL status"
            },
            "SYSOSCCTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "System oscillator control"
            },
            "WDTOSCCTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Watchdog oscillator control"
            },
            "SYSRSTSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "System reset status register"
            },
            "SYSPLLCLKSEL": {
              "offset": "0x40",
              "size": 32,
              "description": "System PLL clock source select"
            },
            "SYSPLLCLKUEN": {
              "offset": "0x44",
              "size": 32,
              "description": "System PLL clock source update enable"
            },
            "MAINCLKSEL": {
              "offset": "0x70",
              "size": 32,
              "description": "Main clock source select"
            },
            "MAINCLKUEN": {
              "offset": "0x74",
              "size": 32,
              "description": "Main clock source update enable"
            },
            "SYSAHBCLKDIV": {
              "offset": "0x78",
              "size": 32,
              "description": "System clock divider"
            },
            "SYSAHBCLKCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "System clock control"
            },
            "SSP0CLKDIV": {
              "offset": "0x94",
              "size": 32,
              "description": "SSP0 clock divider"
            },
            "UARTCLKDIV": {
              "offset": "0x98",
              "size": 32,
              "description": "UART clock divider"
            },
            "SSP1CLKDIV": {
              "offset": "0x9C",
              "size": 32,
              "description": "SSP1 clock divider"
            },
            "CLKOUTSEL": {
              "offset": "0xE0",
              "size": 32,
              "description": "CLKOUT clock source select"
            },
            "CLKOUTUEN": {
              "offset": "0xE4",
              "size": 32,
              "description": "CLKOUT clock source update enable"
            },
            "CLKOUTDIV": {
              "offset": "0xE8",
              "size": 32,
              "description": "CLKOUT clock divider"
            },
            "PIOPORCAP0": {
              "offset": "0x100",
              "size": 32,
              "description": "POR captured PIO status 0"
            },
            "PIOPORCAP1": {
              "offset": "0x104",
              "size": 32,
              "description": "POR captured PIO status 1"
            },
            "BODCTRL": {
              "offset": "0x150",
              "size": 32,
              "description": "Brown-Out Detect"
            },
            "SYSTCKCAL": {
              "offset": "0x154",
              "size": 32,
              "description": "System tick counter calibration"
            },
            "IRQLATENCY": {
              "offset": "0x170",
              "size": 32,
              "description": "IQR delay. Allows trade-off between interrupt latency and determinism."
            },
            "NMISRC": {
              "offset": "0x174",
              "size": 32,
              "description": "NMI Source Control"
            },
            "PINTSEL%s": {
              "offset": "0x178",
              "size": 32,
              "description": "GPIO Pin Interrupt Select register 0"
            },
            "STARTERP0": {
              "offset": "0x204",
              "size": 32,
              "description": "Start logic 0 interrupt wake-up enable register 0"
            },
            "STARTERP1": {
              "offset": "0x214",
              "size": 32,
              "description": "Start logic 1 interrupt wake-up enable register 1"
            },
            "PDSLEEPCFG": {
              "offset": "0x230",
              "size": 32,
              "description": "Power-down states in deep-sleep mode"
            },
            "PDAWAKECFG": {
              "offset": "0x234",
              "size": 32,
              "description": "Power-down states for wake-up from deep-sleep"
            },
            "PDRUNCFG": {
              "offset": "0x238",
              "size": 32,
              "description": "Power configuration register"
            },
            "DEVICE_ID": {
              "offset": "0x3F4",
              "size": 32,
              "description": "Device ID"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO_PIN_INT",
              "base": "0x4004C000",
              "irq": 0
            },
            {
              "name": "GPIO_GROUP_INT0",
              "base": "0x4005C000",
              "irq": 8
            },
            {
              "name": "GPIO_GROUP_INT1",
              "base": "0x40060000",
              "irq": 9
            },
            {
              "name": "GPIO_PORT",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "ISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Interrupt Mode register"
            },
            "IENR": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Interrupt Enable (Rising) register"
            },
            "SIENR": {
              "offset": "0x08",
              "size": 32,
              "description": "Set Pin Interrupt Enable (Rising) register"
            },
            "CIENR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear Pin Interrupt Enable (Rising) register"
            },
            "IENF": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Interrupt Enable Falling Edge / Active Level register"
            },
            "SIENF": {
              "offset": "0x14",
              "size": 32,
              "description": "Set Pin Interrupt Enable Falling Edge / Active Level register"
            },
            "CIENF": {
              "offset": "0x18",
              "size": 32,
              "description": "Clear Pin Interrupt Enable Falling Edge / Active Level address"
            },
            "RISE": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Interrupt Rising Edge register"
            },
            "FALL": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Interrupt Falling Edge register"
            },
            "IST": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Interrupt Status register"
            }
          }
        },
        "SSP1": {
          "instances": [
            {
              "name": "SSP1",
              "base": "0x40058000",
              "irq": 14
            }
          ],
          "registers": {}
        }
      },
      "interrupts": {
        "count": 44,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "PIN_INT0_IRQHandler"
          },
          {
            "number": 17,
            "name": "PIN_INT1_IRQHandler"
          },
          {
            "number": 18,
            "name": "PIN_INT2_IRQHandler"
          },
          {
            "number": 19,
            "name": "PIN_INT3_IRQHandler"
          },
          {
            "number": 20,
            "name": "PIN_INT4_IRQHandler"
          },
          {
            "number": 21,
            "name": "PIN_INT5_IRQHandler"
          },
          {
            "number": 22,
            "name": "PIN_INT6_IRQHandler"
          },
          {
            "number": 23,
            "name": "PIN_INT7_IRQHandler"
          },
          {
            "number": 24,
            "name": "GINT0_IRQHandler"
          },
          {
            "number": 25,
            "name": "GINT1_IRQHandler"
          },
          {
            "number": 30,
            "name": "SSP1_IRQHandler"
          },
          {
            "number": 31,
            "name": "I2C_IRQHandler"
          },
          {
            "number": 32,
            "name": "CT16B0_IRQHandler"
          },
          {
            "number": 33,
            "name": "CT16B1_IRQHandler"
          },
          {
            "number": 34,
            "name": "CT32B0_IRQHandler"
          },
          {
            "number": 35,
            "name": "CT32B1_IRQHandler"
          },
          {
            "number": 36,
            "name": "SSP0_IRQHandler"
          },
          {
            "number": 37,
            "name": "USART_IRQHandler"
          },
          {
            "number": 40,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 41,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 43,
            "name": "FLASH_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}