// Seed: 2897323245
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2
    , id_6,
    output wire id_3,
    input supply1 id_4
);
endmodule
module module_1 #(
    parameter id_9 = 32'd15
) (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    input wor _id_9,
    input wire id_10
);
  logic id_12, id_13;
  wire id_14 = id_5;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_2,
      id_7
  );
  assign id_2 = id_5;
  wire [id_9 : -1] id_15 = id_10;
endmodule
