Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  1 17:53:39 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ISA_timing_summary_routed.rpt -pb ISA_timing_summary_routed.pb -rpx ISA_timing_summary_routed.rpx -warn_on_violation
| Design       : ISA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.641        0.000                      0                   34        0.191        0.000                      0                   34        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.641        0.000                      0                   34        0.191        0.000                      0                   34        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.922ns (44.087%)  route 2.438ns (55.913%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  button_debounce_cb/F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    button_debounce_cb/F/counter_reg[8]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.672 r  button_debounce_cb/F/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.672    button_debounce_cb/F/counter_reg[12]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.901ns (43.816%)  route 2.438ns (56.184%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  button_debounce_cb/F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    button_debounce_cb/F/counter_reg[8]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.651 r  button_debounce_cb/F/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.651    button_debounce_cb/F/counter_reg[12]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.827ns (42.841%)  route 2.438ns (57.159%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  button_debounce_cb/F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    button_debounce_cb/F/counter_reg[8]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.577 r  button_debounce_cb/F/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.577    button_debounce_cb/F/counter_reg[12]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.811ns (42.626%)  route 2.438ns (57.374%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.338 r  button_debounce_cb/F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.338    button_debounce_cb/F/counter_reg[8]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.561 r  button_debounce_cb/F/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.561    button_debounce_cb/F/counter_reg[12]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.808ns (42.586%)  route 2.438ns (57.414%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.558 r  button_debounce_cb/F/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.558    button_debounce_cb/F/counter_reg[8]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.787ns (42.300%)  route 2.438ns (57.700%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.537 r  button_debounce_cb/F/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.537    button_debounce_cb/F/counter_reg[8]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.713ns (41.271%)  route 2.438ns (58.729%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.463 r  button_debounce_cb/F/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.463    button_debounce_cb/F/counter_reg[8]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.697ns (41.044%)  route 2.438ns (58.956%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.224 r  button_debounce_cb/F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.224    button_debounce_cb/F/counter_reg[4]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.447 r  button_debounce_cb/F/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.447    button_debounce_cb/F/counter_reg[8]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.589    15.011    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.313    button_debounce_cb/F/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.694ns (41.001%)  route 2.438ns (58.999%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.444 r  button_debounce_cb/F/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.444    button_debounce_cb/F/counter_reg[4]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.590    15.012    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[5]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.314    button_debounce_cb/F/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 button_debounce_cb/F/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.673ns (40.700%)  route 2.438ns (59.300%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.710     5.312    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  button_debounce_cb/F/counter_reg[0]/Q
                         net (fo=4, routed)           0.974     6.742    button_debounce_cb/F/counter_reg[0]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.866 f  button_debounce_cb/F/counter[0]_i_13/O
                         net (fo=2, routed)           0.581     7.447    button_debounce_cb/F/counter[0]_i_13_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  button_debounce_cb/F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.454    button_debounce_cb/F/counter[0]_i_7_n_0
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  button_debounce_cb/F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.578    button_debounce_cb/F/counter[0]_i_11_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.110 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.110    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  button_debounce_cb/F/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.423    button_debounce_cb/F/counter_reg[4]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.590    15.012    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[7]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.314    button_debounce_cb/F/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/holder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.994%)  route 0.109ns (37.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_debounce_cb/F/counter_reg[10]/Q
                         net (fo=6, routed)           0.109     1.768    button_debounce_cb/F/counter_reg[10]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  button_debounce_cb/F/holder_i_1/O
                         net (fo=1, routed)           0.000     1.813    button_debounce_cb/F/filtered
    SLICE_X1Y103         FDRE                                         r  button_debounce_cb/F/holder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.871     2.036    button_debounce_cb/F/clk
    SLICE_X1Y103         FDRE                                         r  button_debounce_cb/F/holder_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.091     1.621    button_debounce_cb/F/holder_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_debounce_cb/F/counter_reg[2]/Q
                         net (fo=8, routed)           0.082     1.741    button_debounce_cb/F/counter_reg[2]
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.868 r  button_debounce_cb/F/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.868    button_debounce_cb/F/counter_reg[0]_i_2_n_4
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    button_debounce_cb/F/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.268ns (74.475%)  route 0.092ns (25.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_debounce_cb/F/counter_reg[14]/Q
                         net (fo=5, routed)           0.092     1.750    button_debounce_cb/F/counter_reg[14]
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.877 r  button_debounce_cb/F/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    button_debounce_cb/F/counter_reg[12]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.871     2.036    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    button_debounce_cb/F/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.873%)  route 0.099ns (27.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_debounce_cb/F/counter_reg[4]/Q
                         net (fo=5, routed)           0.099     1.758    button_debounce_cb/F/counter_reg[4]
    SLICE_X0Y102         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.882 r  button_debounce_cb/F/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.882    button_debounce_cb/F/counter_reg[4]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[5]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    button_debounce_cb/F/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.873%)  route 0.099ns (27.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_debounce_cb/F/counter_reg[8]/Q
                         net (fo=4, routed)           0.099     1.757    button_debounce_cb/F/counter_reg[8]
    SLICE_X0Y103         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.881 r  button_debounce_cb/F/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    button_debounce_cb/F/counter_reg[8]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.871     2.036    button_debounce_cb/F/clk
    SLICE_X0Y103         FDRE                                         r  button_debounce_cb/F/counter_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    button_debounce_cb/F/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.265ns (72.655%)  route 0.100ns (27.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_debounce_cb/F/counter_reg[12]/Q
                         net (fo=5, routed)           0.100     1.758    button_debounce_cb/F/counter_reg[12]
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.882 r  button_debounce_cb/F/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.882    button_debounce_cb/F/counter_reg[12]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.871     2.036    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[13]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    button_debounce_cb/F/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_debounce_cb/F/counter_reg[1]/Q
                         net (fo=4, routed)           0.081     1.740    button_debounce_cb/F/counter_reg[1]
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.886 r  button_debounce_cb/F/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    button_debounce_cb/F/counter_reg[0]_i_2_n_5
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    button_debounce_cb/F/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (71.993%)  route 0.104ns (28.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_debounce_cb/F/counter_reg[6]/Q
                         net (fo=5, routed)           0.104     1.764    button_debounce_cb/F/counter_reg[6]
    SLICE_X0Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.891 r  button_debounce_cb/F/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    button_debounce_cb/F/counter_reg[4]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    button_debounce_cb/F/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.599     1.518    button_debounce_cb/F/clk
    SLICE_X0Y101         FDRE                                         r  button_debounce_cb/F/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_debounce_cb/F/counter_reg[3]/Q
                         net (fo=5, routed)           0.085     1.744    button_debounce_cb/F/counter_reg[3]
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.857 r  button_debounce_cb/F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    button_debounce_cb/F/counter_reg[0]_i_2_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.911 r  button_debounce_cb/F/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    button_debounce_cb/F/counter_reg[4]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.872     2.037    button_debounce_cb/F/clk
    SLICE_X0Y102         FDRE                                         r  button_debounce_cb/F/counter_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.639    button_debounce_cb/F/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 button_debounce_cb/F/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debounce_cb/F/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.287ns (75.960%)  route 0.091ns (24.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.598     1.517    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_debounce_cb/F/counter_reg[13]/Q
                         net (fo=5, routed)           0.091     1.749    button_debounce_cb/F/counter_reg[13]
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.895 r  button_debounce_cb/F/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    button_debounce_cb/F/counter_reg[12]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.871     2.036    button_debounce_cb/F/clk
    SLICE_X0Y104         FDRE                                         r  button_debounce_cb/F/counter_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    button_debounce_cb/F/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    button_debounce_cb/F/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    button_debounce_cb/F/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    button_debounce_cb/F/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    button_debounce_cb/F/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    button_debounce_cb/F/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    button_debounce_cb/F/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    button_debounce_cb/F/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    button_debounce_cb/F/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    AN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_debounce_cb/F/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_debounce_cb/F/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    AN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_debounce_cb/F/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_debounce_cb/F/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    button_debounce_cb/F/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    button_debounce_cb/F/counter_reg[2]/C



