// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hyperspectral_hw_wrapped_sqrt_fixed_33_33_s (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] x;
output  [16:0] ap_return;
input   ap_ce;

reg[16:0] ap_return;

wire   [16:0] res_I_V_31_fu_344_p3;
reg   [16:0] res_I_V_31_reg_1503;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [35:0] x_l_I_V_32_fu_352_p3;
reg   [35:0] x_l_I_V_32_reg_1509;
wire   [0:0] icmp_ln489_2_fu_392_p2;
reg   [0:0] icmp_ln489_2_reg_1515;
wire   [5:0] sub_ln323_1_fu_398_p2;
reg   [5:0] sub_ln323_1_reg_1521;
wire   [16:0] res_I_V_fu_747_p3;
reg   [16:0] res_I_V_reg_1526;
wire   [35:0] x_l_I_V_36_fu_755_p3;
reg   [35:0] x_l_I_V_36_reg_1532;
wire   [0:0] icmp_ln489_7_fu_795_p2;
reg   [0:0] icmp_ln489_7_reg_1538;
wire   [10:0] sub_ln323_6_fu_801_p2;
reg   [10:0] sub_ln323_6_reg_1544;
wire   [16:0] res_I_V_40_fu_1150_p3;
reg   [16:0] res_I_V_40_reg_1549;
wire   [35:0] x_l_I_V_41_fu_1158_p3;
reg   [35:0] x_l_I_V_41_reg_1555;
wire   [0:0] icmp_ln489_12_fu_1198_p2;
reg   [0:0] icmp_ln489_12_reg_1561;
wire   [15:0] sub_ln323_11_fu_1204_p2;
reg   [15:0] sub_ln323_11_reg_1567;
wire    ap_block_pp0_stage0;
wire   [1:0] p_Result_51_fu_222_p4;
wire   [2:0] zext_ln640_fu_232_p1;
wire   [2:0] add_ln323_fu_242_p2;
wire   [35:0] zext_ln859_fu_218_p1;
wire  signed [3:0] sext_ln323_fu_248_p1;
wire   [0:0] icmp_ln489_fu_236_p2;
wire   [35:0] p_Result_52_fu_252_p5;
wire   [1:0] select_ln489_fu_280_p3;
wire   [35:0] x_l_I_V_31_fu_272_p3;
wire   [2:0] tmp_fu_288_p3;
wire   [4:0] p_Result_53_fu_296_p4;
wire   [4:0] zext_ln489_fu_306_p1;
wire   [4:0] sub_ln323_fu_316_p2;
wire   [16:0] select_ln239_fu_264_p3;
wire   [0:0] icmp_ln489_1_fu_310_p2;
wire   [16:0] p_Result_55_fu_334_p4;
wire   [35:0] p_Result_54_fu_322_p5;
wire   [3:0] tmp_1_fu_360_p4;
wire   [4:0] tmp_7_fu_370_p3;
wire   [5:0] p_Result_56_fu_378_p4;
wire   [5:0] zext_ln489_1_fu_388_p1;
wire   [16:0] p_Result_58_fu_414_p4;
wire   [35:0] p_Result_57_fu_404_p5;
wire   [16:0] res_I_V_32_fu_423_p3;
wire   [4:0] tmp_2_fu_435_p4;
wire   [35:0] x_l_I_V_33_fu_429_p3;
wire   [5:0] tmp_s_fu_445_p3;
wire   [6:0] p_Result_59_fu_453_p4;
wire   [6:0] zext_ln489_2_fu_463_p1;
wire   [6:0] sub_ln323_2_fu_473_p2;
wire   [0:0] icmp_ln489_3_fu_467_p2;
wire   [16:0] p_Result_61_fu_491_p4;
wire   [35:0] p_Result_60_fu_479_p5;
wire   [16:0] res_I_V_33_fu_501_p3;
wire   [5:0] tmp_3_fu_517_p4;
wire   [35:0] x_l_I_V_34_fu_509_p3;
wire   [6:0] tmp_4_fu_527_p3;
wire   [7:0] p_Result_62_fu_535_p4;
wire   [7:0] zext_ln489_3_fu_545_p1;
wire   [7:0] sub_ln323_3_fu_555_p2;
wire   [0:0] icmp_ln489_4_fu_549_p2;
wire   [16:0] p_Result_64_fu_573_p4;
wire   [35:0] p_Result_63_fu_561_p5;
wire   [16:0] res_I_V_34_fu_583_p3;
wire   [6:0] tmp_6_fu_599_p4;
wire   [35:0] x_l_I_V_35_fu_591_p3;
wire   [7:0] tmp_5_fu_609_p3;
wire   [8:0] p_Result_65_fu_617_p4;
wire   [8:0] zext_ln489_4_fu_627_p1;
wire   [8:0] sub_ln323_4_fu_637_p2;
wire   [0:0] icmp_ln489_5_fu_631_p2;
wire   [16:0] p_Result_67_fu_655_p4;
wire   [35:0] p_Result_66_fu_643_p5;
wire   [16:0] res_I_V_35_fu_665_p3;
wire   [7:0] tmp_8_fu_681_p4;
wire   [35:0] x_l_I_V_fu_673_p3;
wire   [8:0] tmp_9_fu_691_p3;
wire   [9:0] p_Result_68_fu_699_p4;
wire   [9:0] zext_ln489_5_fu_709_p1;
wire   [9:0] sub_ln323_5_fu_719_p2;
wire   [0:0] icmp_ln489_6_fu_713_p2;
wire   [16:0] p_Result_70_fu_737_p4;
wire   [35:0] p_Result_69_fu_725_p5;
wire   [8:0] tmp_10_fu_763_p4;
wire   [9:0] tmp_11_fu_773_p3;
wire   [10:0] p_Result_71_fu_781_p4;
wire   [10:0] zext_ln489_6_fu_791_p1;
wire   [16:0] p_Result_73_fu_817_p4;
wire   [35:0] p_Result_72_fu_807_p5;
wire   [16:0] res_I_V_36_fu_826_p3;
wire   [9:0] tmp_12_fu_838_p4;
wire   [35:0] x_l_I_V_37_fu_832_p3;
wire   [10:0] tmp_13_fu_848_p3;
wire   [11:0] p_Result_74_fu_856_p4;
wire   [11:0] zext_ln489_7_fu_866_p1;
wire   [11:0] sub_ln323_7_fu_876_p2;
wire   [0:0] icmp_ln489_8_fu_870_p2;
wire   [16:0] p_Result_76_fu_894_p4;
wire   [35:0] p_Result_75_fu_882_p5;
wire   [16:0] res_I_V_37_fu_904_p3;
wire   [10:0] tmp_14_fu_920_p4;
wire   [35:0] x_l_I_V_38_fu_912_p3;
wire   [11:0] tmp_15_fu_930_p3;
wire   [12:0] p_Result_77_fu_938_p4;
wire   [12:0] zext_ln489_8_fu_948_p1;
wire   [12:0] sub_ln323_8_fu_958_p2;
wire   [0:0] icmp_ln489_9_fu_952_p2;
wire   [16:0] p_Result_79_fu_976_p4;
wire   [35:0] p_Result_78_fu_964_p5;
wire   [16:0] res_I_V_38_fu_986_p3;
wire   [11:0] tmp_16_fu_1002_p4;
wire   [35:0] x_l_I_V_39_fu_994_p3;
wire   [12:0] tmp_17_fu_1012_p3;
wire   [13:0] p_Result_80_fu_1020_p4;
wire   [13:0] zext_ln489_9_fu_1030_p1;
wire   [13:0] sub_ln323_9_fu_1040_p2;
wire   [0:0] icmp_ln489_10_fu_1034_p2;
wire   [16:0] p_Result_82_fu_1058_p4;
wire   [35:0] p_Result_81_fu_1046_p5;
wire   [16:0] res_I_V_39_fu_1068_p3;
wire   [12:0] tmp_18_fu_1084_p4;
wire   [35:0] x_l_I_V_40_fu_1076_p3;
wire   [13:0] tmp_19_fu_1094_p3;
wire   [14:0] p_Result_83_fu_1102_p4;
wire   [14:0] zext_ln489_10_fu_1112_p1;
wire   [14:0] sub_ln323_10_fu_1122_p2;
wire   [0:0] icmp_ln489_11_fu_1116_p2;
wire   [16:0] p_Result_85_fu_1140_p4;
wire   [35:0] p_Result_84_fu_1128_p5;
wire   [13:0] tmp_20_fu_1166_p4;
wire   [14:0] tmp_21_fu_1176_p3;
wire   [15:0] p_Result_86_fu_1184_p4;
wire   [15:0] zext_ln489_11_fu_1194_p1;
wire   [16:0] p_Result_88_fu_1220_p4;
wire   [35:0] p_Result_87_fu_1210_p5;
wire   [16:0] res_I_V_41_fu_1229_p3;
wire   [14:0] tmp_22_fu_1241_p4;
wire   [35:0] x_l_I_V_42_fu_1235_p3;
wire   [15:0] tmp_23_fu_1251_p3;
wire   [16:0] p_Result_89_fu_1259_p4;
wire   [16:0] zext_ln489_12_fu_1269_p1;
wire   [16:0] sub_ln323_12_fu_1279_p2;
wire   [0:0] icmp_ln489_13_fu_1273_p2;
wire   [16:0] p_Result_91_fu_1297_p4;
wire   [35:0] p_Result_90_fu_1285_p5;
wire   [16:0] res_I_V_42_fu_1307_p3;
wire   [15:0] tmp_24_fu_1323_p4;
wire   [35:0] x_l_I_V_43_fu_1315_p3;
wire   [16:0] tmp_25_fu_1333_p3;
wire   [17:0] p_Result_92_fu_1341_p4;
wire   [17:0] zext_ln489_13_fu_1351_p1;
wire   [17:0] sub_ln323_13_fu_1361_p2;
wire   [0:0] icmp_ln489_14_fu_1355_p2;
wire   [16:0] p_Result_94_fu_1379_p4;
wire   [35:0] p_Result_93_fu_1367_p5;
wire   [16:0] res_I_V_43_fu_1389_p3;
wire   [35:0] x_l_I_V_44_fu_1397_p3;
wire   [17:0] tmp_26_fu_1405_p3;
wire   [18:0] p_Result_95_fu_1413_p1;
wire   [18:0] zext_ln489_14_fu_1417_p1;
wire   [18:0] sub_ln323_14_fu_1427_p2;
wire   [0:0] icmp_ln489_15_fu_1421_p2;
wire   [16:0] p_Result_97_fu_1445_p4;
wire   [35:0] p_Result_96_fu_1433_p5;
wire   [16:0] res_I_V_44_fu_1455_p3;
wire   [17:0] mul_I_V_fu_1471_p3;
wire   [35:0] x_l_I_V_45_fu_1463_p3;
wire   [35:0] zext_ln1695_fu_1479_p1;
wire   [0:0] p_Result_s_fu_1483_p2;
wire   [16:0] res_I_V_29_fu_1489_p2;
wire   [16:0] res_I_V_45_fu_1495_p3;
reg    ap_ce_reg;
reg   [31:0] x_int_reg;
reg   [16:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= res_I_V_45_fu_1495_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_ln489_12_reg_1561 <= icmp_ln489_12_fu_1198_p2;
        icmp_ln489_2_reg_1515 <= icmp_ln489_2_fu_392_p2;
        icmp_ln489_7_reg_1538 <= icmp_ln489_7_fu_795_p2;
        res_I_V_31_reg_1503 <= res_I_V_31_fu_344_p3;
        res_I_V_40_reg_1549 <= res_I_V_40_fu_1150_p3;
        res_I_V_reg_1526 <= res_I_V_fu_747_p3;
        sub_ln323_11_reg_1567 <= sub_ln323_11_fu_1204_p2;
        sub_ln323_1_reg_1521 <= sub_ln323_1_fu_398_p2;
        sub_ln323_6_reg_1544 <= sub_ln323_6_fu_801_p2;
        x_l_I_V_32_reg_1509 <= x_l_I_V_32_fu_352_p3;
        x_l_I_V_36_reg_1532 <= x_l_I_V_36_fu_755_p3;
        x_l_I_V_41_reg_1555 <= x_l_I_V_41_fu_1158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = res_I_V_45_fu_1495_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln323_fu_242_p2 = ($signed(zext_ln640_fu_232_p1) + $signed(3'd7));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign icmp_ln489_10_fu_1034_p2 = ((p_Result_80_fu_1020_p4 < zext_ln489_9_fu_1030_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_11_fu_1116_p2 = ((p_Result_83_fu_1102_p4 < zext_ln489_10_fu_1112_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_12_fu_1198_p2 = ((p_Result_86_fu_1184_p4 < zext_ln489_11_fu_1194_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_13_fu_1273_p2 = ((p_Result_89_fu_1259_p4 < zext_ln489_12_fu_1269_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_14_fu_1355_p2 = ((p_Result_92_fu_1341_p4 < zext_ln489_13_fu_1351_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_15_fu_1421_p2 = ((p_Result_95_fu_1413_p1 < zext_ln489_14_fu_1417_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_1_fu_310_p2 = ((p_Result_53_fu_296_p4 < zext_ln489_fu_306_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_2_fu_392_p2 = ((p_Result_56_fu_378_p4 < zext_ln489_1_fu_388_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_3_fu_467_p2 = ((p_Result_59_fu_453_p4 < zext_ln489_2_fu_463_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_4_fu_549_p2 = ((p_Result_62_fu_535_p4 < zext_ln489_3_fu_545_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_5_fu_631_p2 = ((p_Result_65_fu_617_p4 < zext_ln489_4_fu_627_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_6_fu_713_p2 = ((p_Result_68_fu_699_p4 < zext_ln489_5_fu_709_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_7_fu_795_p2 = ((p_Result_71_fu_781_p4 < zext_ln489_6_fu_791_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_8_fu_870_p2 = ((p_Result_74_fu_856_p4 < zext_ln489_7_fu_866_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_9_fu_952_p2 = ((p_Result_77_fu_938_p4 < zext_ln489_8_fu_948_p1) ? 1'b1 : 1'b0);

assign icmp_ln489_fu_236_p2 = ((p_Result_51_fu_222_p4 == 2'd0) ? 1'b1 : 1'b0);

assign mul_I_V_fu_1471_p3 = {{1'd0}, {res_I_V_44_fu_1455_p3}};

assign p_Result_51_fu_222_p4 = {{x_int_reg[31:30]}};

assign p_Result_52_fu_252_p5 = {{zext_ln859_fu_218_p1[35:34]}, {sext_ln323_fu_248_p1}, {zext_ln859_fu_218_p1[29:0]}};

assign p_Result_53_fu_296_p4 = {{x_l_I_V_31_fu_272_p3[32:28]}};

assign p_Result_54_fu_322_p5 = {{x_l_I_V_31_fu_272_p3[35:33]}, {sub_ln323_fu_316_p2}, {x_l_I_V_31_fu_272_p3[27:0]}};

assign p_Result_55_fu_334_p4 = {select_ln239_fu_264_p3[17 - 1:15], |(1'd1), select_ln239_fu_264_p3[13:0]};

assign p_Result_56_fu_378_p4 = {{x_l_I_V_32_fu_352_p3[31:26]}};

assign p_Result_57_fu_404_p5 = {{x_l_I_V_32_reg_1509[35:32]}, {sub_ln323_1_reg_1521}, {x_l_I_V_32_reg_1509[25:0]}};

assign p_Result_58_fu_414_p4 = {res_I_V_31_reg_1503[17 - 1:14], |(1'd1), res_I_V_31_reg_1503[12:0]};

assign p_Result_59_fu_453_p4 = {{x_l_I_V_33_fu_429_p3[30:24]}};

assign p_Result_60_fu_479_p5 = {{x_l_I_V_33_fu_429_p3[35:31]}, {sub_ln323_2_fu_473_p2}, {x_l_I_V_33_fu_429_p3[23:0]}};

assign p_Result_61_fu_491_p4 = {res_I_V_32_fu_423_p3[17 - 1:13], |(1'd1), res_I_V_32_fu_423_p3[11:0]};

assign p_Result_62_fu_535_p4 = {{x_l_I_V_34_fu_509_p3[29:22]}};

assign p_Result_63_fu_561_p5 = {{x_l_I_V_34_fu_509_p3[35:30]}, {sub_ln323_3_fu_555_p2}, {x_l_I_V_34_fu_509_p3[21:0]}};

assign p_Result_64_fu_573_p4 = {res_I_V_33_fu_501_p3[17 - 1:12], |(1'd1), res_I_V_33_fu_501_p3[10:0]};

assign p_Result_65_fu_617_p4 = {{x_l_I_V_35_fu_591_p3[28:20]}};

assign p_Result_66_fu_643_p5 = {{x_l_I_V_35_fu_591_p3[35:29]}, {sub_ln323_4_fu_637_p2}, {x_l_I_V_35_fu_591_p3[19:0]}};

assign p_Result_67_fu_655_p4 = {res_I_V_34_fu_583_p3[17 - 1:11], |(1'd1), res_I_V_34_fu_583_p3[9:0]};

assign p_Result_68_fu_699_p4 = {{x_l_I_V_fu_673_p3[27:18]}};

assign p_Result_69_fu_725_p5 = {{x_l_I_V_fu_673_p3[35:28]}, {sub_ln323_5_fu_719_p2}, {x_l_I_V_fu_673_p3[17:0]}};

assign p_Result_70_fu_737_p4 = {res_I_V_35_fu_665_p3[17 - 1:10], |(1'd1), res_I_V_35_fu_665_p3[8:0]};

assign p_Result_71_fu_781_p4 = {{x_l_I_V_36_fu_755_p3[26:16]}};

assign p_Result_72_fu_807_p5 = {{x_l_I_V_36_reg_1532[35:27]}, {sub_ln323_6_reg_1544}, {x_l_I_V_36_reg_1532[15:0]}};

assign p_Result_73_fu_817_p4 = {res_I_V_reg_1526[17 - 1:9], |(1'd1), res_I_V_reg_1526[7:0]};

assign p_Result_74_fu_856_p4 = {{x_l_I_V_37_fu_832_p3[25:14]}};

assign p_Result_75_fu_882_p5 = {{x_l_I_V_37_fu_832_p3[35:26]}, {sub_ln323_7_fu_876_p2}, {x_l_I_V_37_fu_832_p3[13:0]}};

assign p_Result_76_fu_894_p4 = {res_I_V_36_fu_826_p3[17 - 1:8], |(1'd1), res_I_V_36_fu_826_p3[6:0]};

assign p_Result_77_fu_938_p4 = {{x_l_I_V_38_fu_912_p3[24:12]}};

assign p_Result_78_fu_964_p5 = {{x_l_I_V_38_fu_912_p3[35:25]}, {sub_ln323_8_fu_958_p2}, {x_l_I_V_38_fu_912_p3[11:0]}};

assign p_Result_79_fu_976_p4 = {res_I_V_37_fu_904_p3[17 - 1:7], |(1'd1), res_I_V_37_fu_904_p3[5:0]};

assign p_Result_80_fu_1020_p4 = {{x_l_I_V_39_fu_994_p3[23:10]}};

assign p_Result_81_fu_1046_p5 = {{x_l_I_V_39_fu_994_p3[35:24]}, {sub_ln323_9_fu_1040_p2}, {x_l_I_V_39_fu_994_p3[9:0]}};

assign p_Result_82_fu_1058_p4 = {res_I_V_38_fu_986_p3[17 - 1:6], |(1'd1), res_I_V_38_fu_986_p3[4:0]};

assign p_Result_83_fu_1102_p4 = {{x_l_I_V_40_fu_1076_p3[22:8]}};

assign p_Result_84_fu_1128_p5 = {{x_l_I_V_40_fu_1076_p3[35:23]}, {sub_ln323_10_fu_1122_p2}, {x_l_I_V_40_fu_1076_p3[7:0]}};

assign p_Result_85_fu_1140_p4 = {res_I_V_39_fu_1068_p3[17 - 1:5], |(1'd1), res_I_V_39_fu_1068_p3[3:0]};

assign p_Result_86_fu_1184_p4 = {{x_l_I_V_41_fu_1158_p3[21:6]}};

assign p_Result_87_fu_1210_p5 = {{x_l_I_V_41_reg_1555[35:22]}, {sub_ln323_11_reg_1567}, {x_l_I_V_41_reg_1555[5:0]}};

assign p_Result_88_fu_1220_p4 = {res_I_V_40_reg_1549[17 - 1:4], |(1'd1), res_I_V_40_reg_1549[2:0]};

assign p_Result_89_fu_1259_p4 = {{x_l_I_V_42_fu_1235_p3[20:4]}};

assign p_Result_90_fu_1285_p5 = {{x_l_I_V_42_fu_1235_p3[35:21]}, {sub_ln323_12_fu_1279_p2}, {x_l_I_V_42_fu_1235_p3[3:0]}};

assign p_Result_91_fu_1297_p4 = {res_I_V_41_fu_1229_p3[17 - 1:3], |(1'd1), res_I_V_41_fu_1229_p3[1:0]};

assign p_Result_92_fu_1341_p4 = {{x_l_I_V_43_fu_1315_p3[19:2]}};

assign p_Result_93_fu_1367_p5 = {{x_l_I_V_43_fu_1315_p3[35:20]}, {sub_ln323_13_fu_1361_p2}, {x_l_I_V_43_fu_1315_p3[1:0]}};

assign p_Result_94_fu_1379_p4 = {res_I_V_42_fu_1307_p3[17 - 1:2], |(1'd1), res_I_V_42_fu_1307_p3[0:0]};

assign p_Result_95_fu_1413_p1 = x_l_I_V_44_fu_1397_p3[18:0];

assign p_Result_96_fu_1433_p5 = {{x_l_I_V_44_fu_1397_p3[35:19]}, {sub_ln323_14_fu_1427_p2}};

assign p_Result_97_fu_1445_p4 = {res_I_V_43_fu_1389_p3[17-1:1], |(1'd1)};

assign p_Result_s_fu_1483_p2 = ((x_l_I_V_45_fu_1463_p3 > zext_ln1695_fu_1479_p1) ? 1'b1 : 1'b0);

assign res_I_V_29_fu_1489_p2 = (res_I_V_44_fu_1455_p3 + 17'd1);

assign res_I_V_31_fu_344_p3 = ((icmp_ln489_1_fu_310_p2[0:0] == 1'b1) ? select_ln239_fu_264_p3 : p_Result_55_fu_334_p4);

assign res_I_V_32_fu_423_p3 = ((icmp_ln489_2_reg_1515[0:0] == 1'b1) ? res_I_V_31_reg_1503 : p_Result_58_fu_414_p4);

assign res_I_V_33_fu_501_p3 = ((icmp_ln489_3_fu_467_p2[0:0] == 1'b1) ? res_I_V_32_fu_423_p3 : p_Result_61_fu_491_p4);

assign res_I_V_34_fu_583_p3 = ((icmp_ln489_4_fu_549_p2[0:0] == 1'b1) ? res_I_V_33_fu_501_p3 : p_Result_64_fu_573_p4);

assign res_I_V_35_fu_665_p3 = ((icmp_ln489_5_fu_631_p2[0:0] == 1'b1) ? res_I_V_34_fu_583_p3 : p_Result_67_fu_655_p4);

assign res_I_V_36_fu_826_p3 = ((icmp_ln489_7_reg_1538[0:0] == 1'b1) ? res_I_V_reg_1526 : p_Result_73_fu_817_p4);

assign res_I_V_37_fu_904_p3 = ((icmp_ln489_8_fu_870_p2[0:0] == 1'b1) ? res_I_V_36_fu_826_p3 : p_Result_76_fu_894_p4);

assign res_I_V_38_fu_986_p3 = ((icmp_ln489_9_fu_952_p2[0:0] == 1'b1) ? res_I_V_37_fu_904_p3 : p_Result_79_fu_976_p4);

assign res_I_V_39_fu_1068_p3 = ((icmp_ln489_10_fu_1034_p2[0:0] == 1'b1) ? res_I_V_38_fu_986_p3 : p_Result_82_fu_1058_p4);

assign res_I_V_40_fu_1150_p3 = ((icmp_ln489_11_fu_1116_p2[0:0] == 1'b1) ? res_I_V_39_fu_1068_p3 : p_Result_85_fu_1140_p4);

assign res_I_V_41_fu_1229_p3 = ((icmp_ln489_12_reg_1561[0:0] == 1'b1) ? res_I_V_40_reg_1549 : p_Result_88_fu_1220_p4);

assign res_I_V_42_fu_1307_p3 = ((icmp_ln489_13_fu_1273_p2[0:0] == 1'b1) ? res_I_V_41_fu_1229_p3 : p_Result_91_fu_1297_p4);

assign res_I_V_43_fu_1389_p3 = ((icmp_ln489_14_fu_1355_p2[0:0] == 1'b1) ? res_I_V_42_fu_1307_p3 : p_Result_94_fu_1379_p4);

assign res_I_V_44_fu_1455_p3 = ((icmp_ln489_15_fu_1421_p2[0:0] == 1'b1) ? res_I_V_43_fu_1389_p3 : p_Result_97_fu_1445_p4);

assign res_I_V_45_fu_1495_p3 = ((p_Result_s_fu_1483_p2[0:0] == 1'b1) ? res_I_V_29_fu_1489_p2 : res_I_V_44_fu_1455_p3);

assign res_I_V_fu_747_p3 = ((icmp_ln489_6_fu_713_p2[0:0] == 1'b1) ? res_I_V_35_fu_665_p3 : p_Result_70_fu_737_p4);

assign select_ln239_fu_264_p3 = ((icmp_ln489_fu_236_p2[0:0] == 1'b1) ? 17'd0 : 17'd32768);

assign select_ln489_fu_280_p3 = ((icmp_ln489_fu_236_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign sext_ln323_fu_248_p1 = $signed(add_ln323_fu_242_p2);

assign sub_ln323_10_fu_1122_p2 = (p_Result_83_fu_1102_p4 - zext_ln489_10_fu_1112_p1);

assign sub_ln323_11_fu_1204_p2 = (p_Result_86_fu_1184_p4 - zext_ln489_11_fu_1194_p1);

assign sub_ln323_12_fu_1279_p2 = (p_Result_89_fu_1259_p4 - zext_ln489_12_fu_1269_p1);

assign sub_ln323_13_fu_1361_p2 = (p_Result_92_fu_1341_p4 - zext_ln489_13_fu_1351_p1);

assign sub_ln323_14_fu_1427_p2 = (p_Result_95_fu_1413_p1 - zext_ln489_14_fu_1417_p1);

assign sub_ln323_1_fu_398_p2 = (p_Result_56_fu_378_p4 - zext_ln489_1_fu_388_p1);

assign sub_ln323_2_fu_473_p2 = (p_Result_59_fu_453_p4 - zext_ln489_2_fu_463_p1);

assign sub_ln323_3_fu_555_p2 = (p_Result_62_fu_535_p4 - zext_ln489_3_fu_545_p1);

assign sub_ln323_4_fu_637_p2 = (p_Result_65_fu_617_p4 - zext_ln489_4_fu_627_p1);

assign sub_ln323_5_fu_719_p2 = (p_Result_68_fu_699_p4 - zext_ln489_5_fu_709_p1);

assign sub_ln323_6_fu_801_p2 = (p_Result_71_fu_781_p4 - zext_ln489_6_fu_791_p1);

assign sub_ln323_7_fu_876_p2 = (p_Result_74_fu_856_p4 - zext_ln489_7_fu_866_p1);

assign sub_ln323_8_fu_958_p2 = (p_Result_77_fu_938_p4 - zext_ln489_8_fu_948_p1);

assign sub_ln323_9_fu_1040_p2 = (p_Result_80_fu_1020_p4 - zext_ln489_9_fu_1030_p1);

assign sub_ln323_fu_316_p2 = (p_Result_53_fu_296_p4 - zext_ln489_fu_306_p1);

assign tmp_10_fu_763_p4 = {{res_I_V_fu_747_p3[16:8]}};

assign tmp_11_fu_773_p3 = {{tmp_10_fu_763_p4}, {1'd1}};

assign tmp_12_fu_838_p4 = {{res_I_V_36_fu_826_p3[16:7]}};

assign tmp_13_fu_848_p3 = {{tmp_12_fu_838_p4}, {1'd1}};

assign tmp_14_fu_920_p4 = {{res_I_V_37_fu_904_p3[16:6]}};

assign tmp_15_fu_930_p3 = {{tmp_14_fu_920_p4}, {1'd1}};

assign tmp_16_fu_1002_p4 = {{res_I_V_38_fu_986_p3[16:5]}};

assign tmp_17_fu_1012_p3 = {{tmp_16_fu_1002_p4}, {1'd1}};

assign tmp_18_fu_1084_p4 = {{res_I_V_39_fu_1068_p3[16:4]}};

assign tmp_19_fu_1094_p3 = {{tmp_18_fu_1084_p4}, {1'd1}};

assign tmp_1_fu_360_p4 = {{res_I_V_31_fu_344_p3[16:13]}};

assign tmp_20_fu_1166_p4 = {{res_I_V_40_fu_1150_p3[16:3]}};

assign tmp_21_fu_1176_p3 = {{tmp_20_fu_1166_p4}, {1'd1}};

assign tmp_22_fu_1241_p4 = {{res_I_V_41_fu_1229_p3[16:2]}};

assign tmp_23_fu_1251_p3 = {{tmp_22_fu_1241_p4}, {1'd1}};

assign tmp_24_fu_1323_p4 = {{res_I_V_42_fu_1307_p3[16:1]}};

assign tmp_25_fu_1333_p3 = {{tmp_24_fu_1323_p4}, {1'd1}};

assign tmp_26_fu_1405_p3 = {{res_I_V_43_fu_1389_p3}, {1'd1}};

assign tmp_2_fu_435_p4 = {{res_I_V_32_fu_423_p3[16:12]}};

assign tmp_3_fu_517_p4 = {{res_I_V_33_fu_501_p3[16:11]}};

assign tmp_4_fu_527_p3 = {{tmp_3_fu_517_p4}, {1'd1}};

assign tmp_5_fu_609_p3 = {{tmp_6_fu_599_p4}, {1'd1}};

assign tmp_6_fu_599_p4 = {{res_I_V_34_fu_583_p3[16:10]}};

assign tmp_7_fu_370_p3 = {{tmp_1_fu_360_p4}, {1'd1}};

assign tmp_8_fu_681_p4 = {{res_I_V_35_fu_665_p3[16:9]}};

assign tmp_9_fu_691_p3 = {{tmp_8_fu_681_p4}, {1'd1}};

assign tmp_fu_288_p3 = {{select_ln489_fu_280_p3}, {1'd1}};

assign tmp_s_fu_445_p3 = {{tmp_2_fu_435_p4}, {1'd1}};

assign x_l_I_V_31_fu_272_p3 = ((icmp_ln489_fu_236_p2[0:0] == 1'b1) ? zext_ln859_fu_218_p1 : p_Result_52_fu_252_p5);

assign x_l_I_V_32_fu_352_p3 = ((icmp_ln489_1_fu_310_p2[0:0] == 1'b1) ? x_l_I_V_31_fu_272_p3 : p_Result_54_fu_322_p5);

assign x_l_I_V_33_fu_429_p3 = ((icmp_ln489_2_reg_1515[0:0] == 1'b1) ? x_l_I_V_32_reg_1509 : p_Result_57_fu_404_p5);

assign x_l_I_V_34_fu_509_p3 = ((icmp_ln489_3_fu_467_p2[0:0] == 1'b1) ? x_l_I_V_33_fu_429_p3 : p_Result_60_fu_479_p5);

assign x_l_I_V_35_fu_591_p3 = ((icmp_ln489_4_fu_549_p2[0:0] == 1'b1) ? x_l_I_V_34_fu_509_p3 : p_Result_63_fu_561_p5);

assign x_l_I_V_36_fu_755_p3 = ((icmp_ln489_6_fu_713_p2[0:0] == 1'b1) ? x_l_I_V_fu_673_p3 : p_Result_69_fu_725_p5);

assign x_l_I_V_37_fu_832_p3 = ((icmp_ln489_7_reg_1538[0:0] == 1'b1) ? x_l_I_V_36_reg_1532 : p_Result_72_fu_807_p5);

assign x_l_I_V_38_fu_912_p3 = ((icmp_ln489_8_fu_870_p2[0:0] == 1'b1) ? x_l_I_V_37_fu_832_p3 : p_Result_75_fu_882_p5);

assign x_l_I_V_39_fu_994_p3 = ((icmp_ln489_9_fu_952_p2[0:0] == 1'b1) ? x_l_I_V_38_fu_912_p3 : p_Result_78_fu_964_p5);

assign x_l_I_V_40_fu_1076_p3 = ((icmp_ln489_10_fu_1034_p2[0:0] == 1'b1) ? x_l_I_V_39_fu_994_p3 : p_Result_81_fu_1046_p5);

assign x_l_I_V_41_fu_1158_p3 = ((icmp_ln489_11_fu_1116_p2[0:0] == 1'b1) ? x_l_I_V_40_fu_1076_p3 : p_Result_84_fu_1128_p5);

assign x_l_I_V_42_fu_1235_p3 = ((icmp_ln489_12_reg_1561[0:0] == 1'b1) ? x_l_I_V_41_reg_1555 : p_Result_87_fu_1210_p5);

assign x_l_I_V_43_fu_1315_p3 = ((icmp_ln489_13_fu_1273_p2[0:0] == 1'b1) ? x_l_I_V_42_fu_1235_p3 : p_Result_90_fu_1285_p5);

assign x_l_I_V_44_fu_1397_p3 = ((icmp_ln489_14_fu_1355_p2[0:0] == 1'b1) ? x_l_I_V_43_fu_1315_p3 : p_Result_93_fu_1367_p5);

assign x_l_I_V_45_fu_1463_p3 = ((icmp_ln489_15_fu_1421_p2[0:0] == 1'b1) ? x_l_I_V_44_fu_1397_p3 : p_Result_96_fu_1433_p5);

assign x_l_I_V_fu_673_p3 = ((icmp_ln489_5_fu_631_p2[0:0] == 1'b1) ? x_l_I_V_35_fu_591_p3 : p_Result_66_fu_643_p5);

assign zext_ln1695_fu_1479_p1 = mul_I_V_fu_1471_p3;

assign zext_ln489_10_fu_1112_p1 = tmp_19_fu_1094_p3;

assign zext_ln489_11_fu_1194_p1 = tmp_21_fu_1176_p3;

assign zext_ln489_12_fu_1269_p1 = tmp_23_fu_1251_p3;

assign zext_ln489_13_fu_1351_p1 = tmp_25_fu_1333_p3;

assign zext_ln489_14_fu_1417_p1 = tmp_26_fu_1405_p3;

assign zext_ln489_1_fu_388_p1 = tmp_7_fu_370_p3;

assign zext_ln489_2_fu_463_p1 = tmp_s_fu_445_p3;

assign zext_ln489_3_fu_545_p1 = tmp_4_fu_527_p3;

assign zext_ln489_4_fu_627_p1 = tmp_5_fu_609_p3;

assign zext_ln489_5_fu_709_p1 = tmp_9_fu_691_p3;

assign zext_ln489_6_fu_791_p1 = tmp_11_fu_773_p3;

assign zext_ln489_7_fu_866_p1 = tmp_13_fu_848_p3;

assign zext_ln489_8_fu_948_p1 = tmp_15_fu_930_p3;

assign zext_ln489_9_fu_1030_p1 = tmp_17_fu_1012_p3;

assign zext_ln489_fu_306_p1 = tmp_fu_288_p3;

assign zext_ln640_fu_232_p1 = p_Result_51_fu_222_p4;

assign zext_ln859_fu_218_p1 = x_int_reg;

endmodule //hyperspectral_hw_wrapped_sqrt_fixed_33_33_s
