-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_ConvWeightToArray is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_conv_w_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_conv_w_0_empty_n : IN STD_LOGIC;
    fifo_conv_w_0_read : OUT STD_LOGIC;
    fifo_conv_w_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_conv_w_1_empty_n : IN STD_LOGIC;
    fifo_conv_w_1_read : OUT STD_LOGIC;
    fifo_conv_w_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_conv_w_2_empty_n : IN STD_LOGIC;
    fifo_conv_w_2_read : OUT STD_LOGIC;
    fifo_conv_w_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_conv_w_3_empty_n : IN STD_LOGIC;
    fifo_conv_w_3_read : OUT STD_LOGIC;
    Conv_SA_W_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_0_0_full_n : IN STD_LOGIC;
    Conv_SA_W_0_0_write : OUT STD_LOGIC;
    Conv_SA_W_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_0_1_full_n : IN STD_LOGIC;
    Conv_SA_W_0_1_write : OUT STD_LOGIC;
    Conv_SA_W_0_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_0_2_full_n : IN STD_LOGIC;
    Conv_SA_W_0_2_write : OUT STD_LOGIC;
    Conv_SA_W_0_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_0_3_full_n : IN STD_LOGIC;
    Conv_SA_W_0_3_write : OUT STD_LOGIC;
    Conv_SA_W_1_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_1_0_full_n : IN STD_LOGIC;
    Conv_SA_W_1_0_write : OUT STD_LOGIC;
    Conv_SA_W_1_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_1_1_full_n : IN STD_LOGIC;
    Conv_SA_W_1_1_write : OUT STD_LOGIC;
    Conv_SA_W_1_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_1_2_full_n : IN STD_LOGIC;
    Conv_SA_W_1_2_write : OUT STD_LOGIC;
    Conv_SA_W_1_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_1_3_full_n : IN STD_LOGIC;
    Conv_SA_W_1_3_write : OUT STD_LOGIC;
    Conv_SA_W_2_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_2_0_full_n : IN STD_LOGIC;
    Conv_SA_W_2_0_write : OUT STD_LOGIC;
    Conv_SA_W_2_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_2_1_full_n : IN STD_LOGIC;
    Conv_SA_W_2_1_write : OUT STD_LOGIC;
    Conv_SA_W_2_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_2_2_full_n : IN STD_LOGIC;
    Conv_SA_W_2_2_write : OUT STD_LOGIC;
    Conv_SA_W_2_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_2_3_full_n : IN STD_LOGIC;
    Conv_SA_W_2_3_write : OUT STD_LOGIC;
    Conv_SA_W_3_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_3_0_full_n : IN STD_LOGIC;
    Conv_SA_W_3_0_write : OUT STD_LOGIC;
    Conv_SA_W_3_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_3_1_full_n : IN STD_LOGIC;
    Conv_SA_W_3_1_write : OUT STD_LOGIC;
    Conv_SA_W_3_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_3_2_full_n : IN STD_LOGIC;
    Conv_SA_W_3_2_write : OUT STD_LOGIC;
    Conv_SA_W_3_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Conv_SA_W_3_3_full_n : IN STD_LOGIC;
    Conv_SA_W_3_3_write : OUT STD_LOGIC;
    num_w_in : IN STD_LOGIC_VECTOR (29 downto 0);
    mode : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top_ConvWeightToArray is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_s_fu_123_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_done : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_idle : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_ready : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_2_read : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_1_read : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_0_read : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_3_read : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_write : STD_LOGIC;
    signal grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_conv_w_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_conv_w_2_empty_n : IN STD_LOGIC;
        fifo_conv_w_2_read : OUT STD_LOGIC;
        Conv_SA_W_0_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_0_2_full_n : IN STD_LOGIC;
        Conv_SA_W_0_2_write : OUT STD_LOGIC;
        Conv_SA_W_1_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_1_2_full_n : IN STD_LOGIC;
        Conv_SA_W_1_2_write : OUT STD_LOGIC;
        Conv_SA_W_2_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_2_2_full_n : IN STD_LOGIC;
        Conv_SA_W_2_2_write : OUT STD_LOGIC;
        Conv_SA_W_3_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_3_2_full_n : IN STD_LOGIC;
        Conv_SA_W_3_2_write : OUT STD_LOGIC;
        fifo_conv_w_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_conv_w_1_empty_n : IN STD_LOGIC;
        fifo_conv_w_1_read : OUT STD_LOGIC;
        Conv_SA_W_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_0_1_full_n : IN STD_LOGIC;
        Conv_SA_W_0_1_write : OUT STD_LOGIC;
        Conv_SA_W_1_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_1_1_full_n : IN STD_LOGIC;
        Conv_SA_W_1_1_write : OUT STD_LOGIC;
        Conv_SA_W_2_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_2_1_full_n : IN STD_LOGIC;
        Conv_SA_W_2_1_write : OUT STD_LOGIC;
        Conv_SA_W_3_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_3_1_full_n : IN STD_LOGIC;
        Conv_SA_W_3_1_write : OUT STD_LOGIC;
        fifo_conv_w_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_conv_w_0_empty_n : IN STD_LOGIC;
        fifo_conv_w_0_read : OUT STD_LOGIC;
        Conv_SA_W_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_0_0_full_n : IN STD_LOGIC;
        Conv_SA_W_0_0_write : OUT STD_LOGIC;
        Conv_SA_W_1_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_1_0_full_n : IN STD_LOGIC;
        Conv_SA_W_1_0_write : OUT STD_LOGIC;
        Conv_SA_W_2_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_2_0_full_n : IN STD_LOGIC;
        Conv_SA_W_2_0_write : OUT STD_LOGIC;
        Conv_SA_W_3_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_3_0_full_n : IN STD_LOGIC;
        Conv_SA_W_3_0_write : OUT STD_LOGIC;
        fifo_conv_w_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_conv_w_3_empty_n : IN STD_LOGIC;
        fifo_conv_w_3_read : OUT STD_LOGIC;
        Conv_SA_W_0_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_0_3_full_n : IN STD_LOGIC;
        Conv_SA_W_0_3_write : OUT STD_LOGIC;
        Conv_SA_W_1_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_1_3_full_n : IN STD_LOGIC;
        Conv_SA_W_1_3_write : OUT STD_LOGIC;
        Conv_SA_W_2_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_2_3_full_n : IN STD_LOGIC;
        Conv_SA_W_2_3_write : OUT STD_LOGIC;
        Conv_SA_W_3_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Conv_SA_W_3_3_full_n : IN STD_LOGIC;
        Conv_SA_W_3_3_write : OUT STD_LOGIC;
        zext_ln268 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 : component top_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start,
        ap_done => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_done,
        ap_idle => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_idle,
        ap_ready => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_ready,
        fifo_conv_w_2_dout => fifo_conv_w_2_dout,
        fifo_conv_w_2_empty_n => fifo_conv_w_2_empty_n,
        fifo_conv_w_2_read => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_2_read,
        Conv_SA_W_0_2_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_din,
        Conv_SA_W_0_2_full_n => Conv_SA_W_0_2_full_n,
        Conv_SA_W_0_2_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_write,
        Conv_SA_W_1_2_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_din,
        Conv_SA_W_1_2_full_n => Conv_SA_W_1_2_full_n,
        Conv_SA_W_1_2_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_write,
        Conv_SA_W_2_2_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_din,
        Conv_SA_W_2_2_full_n => Conv_SA_W_2_2_full_n,
        Conv_SA_W_2_2_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_write,
        Conv_SA_W_3_2_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_din,
        Conv_SA_W_3_2_full_n => Conv_SA_W_3_2_full_n,
        Conv_SA_W_3_2_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_write,
        fifo_conv_w_1_dout => fifo_conv_w_1_dout,
        fifo_conv_w_1_empty_n => fifo_conv_w_1_empty_n,
        fifo_conv_w_1_read => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_1_read,
        Conv_SA_W_0_1_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_din,
        Conv_SA_W_0_1_full_n => Conv_SA_W_0_1_full_n,
        Conv_SA_W_0_1_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_write,
        Conv_SA_W_1_1_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_din,
        Conv_SA_W_1_1_full_n => Conv_SA_W_1_1_full_n,
        Conv_SA_W_1_1_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_write,
        Conv_SA_W_2_1_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_din,
        Conv_SA_W_2_1_full_n => Conv_SA_W_2_1_full_n,
        Conv_SA_W_2_1_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_write,
        Conv_SA_W_3_1_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_din,
        Conv_SA_W_3_1_full_n => Conv_SA_W_3_1_full_n,
        Conv_SA_W_3_1_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_write,
        fifo_conv_w_0_dout => fifo_conv_w_0_dout,
        fifo_conv_w_0_empty_n => fifo_conv_w_0_empty_n,
        fifo_conv_w_0_read => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_0_read,
        Conv_SA_W_0_0_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_din,
        Conv_SA_W_0_0_full_n => Conv_SA_W_0_0_full_n,
        Conv_SA_W_0_0_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_write,
        Conv_SA_W_1_0_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_din,
        Conv_SA_W_1_0_full_n => Conv_SA_W_1_0_full_n,
        Conv_SA_W_1_0_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_write,
        Conv_SA_W_2_0_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_din,
        Conv_SA_W_2_0_full_n => Conv_SA_W_2_0_full_n,
        Conv_SA_W_2_0_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_write,
        Conv_SA_W_3_0_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_din,
        Conv_SA_W_3_0_full_n => Conv_SA_W_3_0_full_n,
        Conv_SA_W_3_0_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_write,
        fifo_conv_w_3_dout => fifo_conv_w_3_dout,
        fifo_conv_w_3_empty_n => fifo_conv_w_3_empty_n,
        fifo_conv_w_3_read => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_3_read,
        Conv_SA_W_0_3_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_din,
        Conv_SA_W_0_3_full_n => Conv_SA_W_0_3_full_n,
        Conv_SA_W_0_3_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_write,
        Conv_SA_W_1_3_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_din,
        Conv_SA_W_1_3_full_n => Conv_SA_W_1_3_full_n,
        Conv_SA_W_1_3_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_write,
        Conv_SA_W_2_3_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_din,
        Conv_SA_W_2_3_full_n => Conv_SA_W_2_3_full_n,
        Conv_SA_W_2_3_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_write,
        Conv_SA_W_3_3_din => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_din,
        Conv_SA_W_3_3_full_n => Conv_SA_W_3_3_full_n,
        Conv_SA_W_3_3_write => grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_write,
        zext_ln268 => tmp_s_reg_136);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (mode = ap_const_lv1_1))) then 
                    grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_ready = ap_const_logic_1)) then 
                    grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    tmp_s_reg_136(31 downto 2) <= tmp_s_fu_123_p3(31 downto 2);
            end if;
        end if;
    end process;
    tmp_s_reg_136(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    Conv_SA_W_0_0_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_din;

    Conv_SA_W_0_0_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_0_0_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_0_write;
        else 
            Conv_SA_W_0_0_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_0_1_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_din;

    Conv_SA_W_0_1_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_0_1_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_1_write;
        else 
            Conv_SA_W_0_1_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_0_2_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_din;

    Conv_SA_W_0_2_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_0_2_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_2_write;
        else 
            Conv_SA_W_0_2_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_0_3_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_din;

    Conv_SA_W_0_3_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_0_3_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_0_3_write;
        else 
            Conv_SA_W_0_3_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_1_0_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_din;

    Conv_SA_W_1_0_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_1_0_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_0_write;
        else 
            Conv_SA_W_1_0_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_1_1_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_din;

    Conv_SA_W_1_1_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_1_1_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_1_write;
        else 
            Conv_SA_W_1_1_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_1_2_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_din;

    Conv_SA_W_1_2_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_1_2_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_2_write;
        else 
            Conv_SA_W_1_2_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_1_3_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_din;

    Conv_SA_W_1_3_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_1_3_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_1_3_write;
        else 
            Conv_SA_W_1_3_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_2_0_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_din;

    Conv_SA_W_2_0_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_2_0_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_0_write;
        else 
            Conv_SA_W_2_0_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_2_1_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_din;

    Conv_SA_W_2_1_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_2_1_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_1_write;
        else 
            Conv_SA_W_2_1_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_2_2_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_din;

    Conv_SA_W_2_2_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_2_2_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_2_write;
        else 
            Conv_SA_W_2_2_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_2_3_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_din;

    Conv_SA_W_2_3_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_2_3_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_2_3_write;
        else 
            Conv_SA_W_2_3_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_3_0_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_din;

    Conv_SA_W_3_0_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_3_0_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_0_write;
        else 
            Conv_SA_W_3_0_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_3_1_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_din;

    Conv_SA_W_3_1_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_3_1_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_1_write;
        else 
            Conv_SA_W_3_1_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_3_2_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_din;

    Conv_SA_W_3_2_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_3_2_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_2_write;
        else 
            Conv_SA_W_3_2_write <= ap_const_logic_0;
        end if; 
    end process;

    Conv_SA_W_3_3_din <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_din;

    Conv_SA_W_3_3_write_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_write, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            Conv_SA_W_3_3_write <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_Conv_SA_W_3_3_write;
        else 
            Conv_SA_W_3_3_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_done = ap_const_logic_0) and (mode = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_0_read_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_0_read, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            fifo_conv_w_0_read <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_0_read;
        else 
            fifo_conv_w_0_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_1_read_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_1_read, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            fifo_conv_w_1_read <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_1_read;
        else 
            fifo_conv_w_1_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_2_read_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_2_read, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            fifo_conv_w_2_read <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_2_read;
        else 
            fifo_conv_w_2_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_conv_w_3_read_assign_proc : process(mode, grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_3_read, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (mode = ap_const_lv1_1))) then 
            fifo_conv_w_3_read <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_fifo_conv_w_3_read;
        else 
            fifo_conv_w_3_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start <= grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg;
    tmp_s_fu_123_p3 <= (num_w_in & ap_const_lv2_0);
end behav;
