// Seed: 1061860840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_8;
  assign id_8 = id_8;
  always @(id_8 == 1'b0 or posedge 1) begin
    disable id_9;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5
);
  function automatic integer id_7(input logic id_8);
    id_9(1 - 1'b0);
    begin
      $display(1'b0);
      #1
      if (id_1)
        if (id_1) id_5 <= 1;
        else begin
          id_3 <= 1;
        end
      else id_8 <= id_8 + $display(id_4);
    end
  endfunction
  nor (id_2, id_9, id_8, id_4);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10
  );
  initial begin
    id_8 <= id_4;
    id_3 = (id_8);
    deassign id_3.id_1;
  end
endmodule
