Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 21 02:53:14 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 254 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.878        0.000                      0                  339        0.088        0.000                      0                  339        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.878        0.000                      0                  339        0.088        0.000                      0                  339        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.608ns (18.663%)  route 2.650ns (81.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.550     8.568    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.611    15.034    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[10]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y98         FDRE (Setup_fdre_C_R)       -0.732    14.446    sc/timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.608ns (18.663%)  route 2.650ns (81.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.550     8.568    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.611    15.034    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[11]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y98         FDRE (Setup_fdre_C_R)       -0.732    14.446    sc/timer_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.608ns (18.663%)  route 2.650ns (81.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.550     8.568    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.611    15.034    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[12]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y98         FDRE (Setup_fdre_C_R)       -0.732    14.446    sc/timer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.608ns (18.663%)  route 2.650ns (81.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.550     8.568    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.611    15.034    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y98         FDRE                                         r  sc/timer_count_reg[9]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y98         FDRE (Setup_fdre_C_R)       -0.732    14.446    sc/timer_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.608ns (18.454%)  route 2.687ns (81.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.587     8.605    sc/timer_count[27]_i_1_n_0
    SLICE_X82Y96         FDRE                                         r  sc/timer_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.610    15.033    sc/ClkPort_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  sc/timer_count_reg[0]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X82Y96         FDRE (Setup_fdre_C_R)       -0.637    14.540    sc/timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.608ns (19.250%)  route 2.550ns (80.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.451     8.469    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.610    15.033    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[1]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.732    14.445    sc/timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.608ns (19.250%)  route 2.550ns (80.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.451     8.469    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.610    15.033    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[2]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.732    14.445    sc/timer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.608ns (19.250%)  route 2.550ns (80.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.451     8.469    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.610    15.033    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[3]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.732    14.445    sc/timer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.608ns (19.250%)  route 2.550ns (80.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.451     8.469    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.610    15.033    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y96         FDRE                                         r  sc/timer_count_reg[4]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X84Y96         FDRE (Setup_fdre_C_R)       -0.732    14.445    sc/timer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.608ns (19.491%)  route 2.511ns (80.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.708     5.310    sc/ClkPort_IBUF_BUFG
    SLICE_X81Y106        FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=9, routed)           1.099     6.866    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X85Y106        LUT3 (Prop_lut3_I1_O)        0.152     7.018 r  sc/timer_count[27]_i_1/O
                         net (fo=28, routed)          1.412     8.430    sc/timer_count[27]_i_1_n_0
    SLICE_X84Y97         FDRE                                         r  sc/timer_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.611    15.034    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  sc/timer_count_reg[5]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y97         FDRE (Setup_fdre_C_R)       -0.732    14.446    sc/timer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.014 r  sc/timer_count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.014    sc/timer_count0[17]
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[17]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.027 r  sc/timer_count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.027    sc/timer_count0[19]
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[19]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.050 r  sc/timer_count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.050    sc/timer_count0[18]
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[18]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.052 r  sc/timer_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.052    sc/timer_count0[20]
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y100        FDRE                                         r  sc/timer_count_reg[20]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.054 r  sc/timer_count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.054    sc/timer_count0[21]
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[21]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.067 r  sc/timer_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.067    sc/timer_count0[23]
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[23]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.090 r  sc/timer_count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.090    sc/timer_count0[22]
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[22]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.092 r  sc/timer_count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.092    sc/timer_count0[24]
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y101        FDRE                                         r  sc/timer_count_reg[24]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  sc/timer_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.041    sc/timer_count0_carry__4_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.094 r  sc/timer_count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.094    sc/timer_count0[25]
    SLICE_X84Y102        FDRE                                         r  sc/timer_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y102        FDRE                                         r  sc/timer_count_reg[25]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sc/timer_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/timer_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.607     1.526    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y99         FDRE                                         r  sc/timer_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sc/timer_count_reg[15]/Q
                         net (fo=1, routed)           0.114     1.805    sc/timer_count_reg_n_0_[15]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.961 r  sc/timer_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    sc/timer_count0_carry__2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  sc/timer_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.001    sc/timer_count0_carry__3_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.041 r  sc/timer_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.041    sc/timer_count0_carry__4_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.107 r  sc/timer_count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.107    sc/timer_count0[27]
    SLICE_X84Y102        FDRE                                         r  sc/timer_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    sc/ClkPort_IBUF_BUFG
    SLICE_X84Y102        FDRE                                         r  sc/timer_count_reg[27]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.134     1.926    sc/timer_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y112   ee354_debouncer_down/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y113   ee354_debouncer_down/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y113   ee354_debouncer_down/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y113   ee354_debouncer_down/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y106   ee354_debouncer_down/debounce_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y108   ee354_debouncer_down/debounce_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y108   ee354_debouncer_down/debounce_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y109   ee354_debouncer_down/debounce_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y109   ee354_debouncer_down/debounce_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y109   ee354_debouncer_down/debounce_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y109   ee354_debouncer_down/debounce_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   ee354_debouncer_down/debounce_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   ee354_debouncer_down/debounce_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   ee354_debouncer_down/debounce_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y110   ee354_debouncer_down/debounce_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y113   ee354_debouncer_up/debounce_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y113   ee354_debouncer_up/debounce_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y108   ee354_debouncer_down/debounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y108   ee354_debouncer_down/debounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y108   ee354_debouncer_down/debounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y100   sc/timer_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y100   sc/timer_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y100   sc/timer_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y100   sc/timer_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   sc/timer_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   sc/timer_count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y107   ee354_debouncer_down/debounce_count_reg[5]/C



