module alu (
  input      [3:0] a,
  input      [3:0] b,
  input            op,      // 0 = add, 1 = sub
  output reg [3:0] result
);

  reg [3:0] b_inv;
  reg [3:0] b_twos;

  // 1. Fixed sensitivity list to include 'op' via @(*)
  always @(*) begin
    case (op)
      1'b0: begin
        result = a + b;                  // add
      end
      1'b1: begin
        // 2. Fixed non-blocking (<=) assignments to blocking (=)
        b_inv  = ~b;                     // sub, via two's complement
        b_twos = b_inv + 1;
        result = a + b_twos;
      end
    endcase
  end

endmodule