// Seed: 2614839725
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  logic id_3;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output wor id_5,
    output uwire id_6,
    output wire id_7,
    output wand id_8,
    input uwire id_9,
    output wand id_10,
    output supply0 id_11,
    input wire id_12,
    input wand id_13,
    output supply0 id_14,
    output tri0 id_15,
    input uwire id_16,
    output wand id_17,
    output tri id_18,
    output supply1 id_19,
    input tri0 id_20,
    output tri1 id_21
);
  logic id_23 = -1;
  module_0 modCall_1 (
      id_20,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
