::vitis::apply_pfm_name "xilinx.com:xd:xilinx_vck190_base_202410_1:202410.1"
::vitis::apply_pfm_port /icn_ctrl_1 "AXI_PORT" \
  [dict create \
    "M06_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M07_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M08_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
  ] 0
::vitis::apply_pfm_port /icn_ctrl_2 "AXI_PORT" \
  [dict create \
    "M01_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M02_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M03_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M04_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M05_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M06_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M07_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M08_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M09_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M10_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M11_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M12_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M13_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M14_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M15_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
  ] 0
::vitis::apply_pfm_port /icn_ctrl_3 "AXI_PORT" \
  [dict create \
    "M01_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M02_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M03_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M04_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M05_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M06_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M07_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M08_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M09_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M10_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M11_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M12_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M13_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M14_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M15_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
  ] 0
::vitis::apply_pfm_port /icn_ctrl_4 "AXI_PORT" \
  [dict create \
    "M01_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M02_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M03_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M04_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M05_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M06_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M07_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M08_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M09_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M10_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M11_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M12_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M13_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M14_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M15_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
  ] 0
::vitis::apply_pfm_port /icn_ctrl_5 "AXI_PORT" \
  [dict create \
    "M01_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M02_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M03_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M04_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M05_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M06_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M07_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M08_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M09_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M10_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M11_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M12_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M13_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M14_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
    "M15_AXI" [dict create memport "M_AXI_GP" sptag "" memory ""] \
  ] 0
::vitis::apply_pfm_port /noc_ddr4 "AXI_PORT" \
  [dict create \
    "S00_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S01_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S02_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S03_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S04_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S05_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S06_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S07_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S08_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S09_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S10_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S11_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S12_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S13_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S14_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S15_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S16_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S17_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S18_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S19_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S20_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S21_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S22_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S23_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S24_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S25_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S26_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
    "S27_AXI" [dict create memport "S_AXI_NOC" sptag "DDR"] \
  ] 0
::vitis::apply_pfm_port /noc_lpddr4 "AXI_PORT" \
  [dict create \
    "S00_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S01_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S02_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S03_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S04_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S05_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S06_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S07_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S08_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S09_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S10_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S11_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S12_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S13_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S14_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S15_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S16_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S17_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S18_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S19_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S20_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S21_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S22_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S23_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S24_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S25_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S26_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
    "S27_AXI" [dict create memport "S_AXI_NOC" sptag "LPDDR"] \
  ] 0
::vitis::apply_pfm_port /axi_intc_cascaded_1 "IRQ" \
  [dict create \
    "intr" [dict create id 0 range 32] \
  ] 0
::vitis::apply_pfm_port /xlconcat_0 "IRQ" \
  [dict create \
    "In0" [dict create id 32] \
    "In1" [dict create id 33] \
    "In2" [dict create id 34] \
    "In3" [dict create id 35] \
    "In4" [dict create id 36] \
    "In5" [dict create id 37] \
    "In6" [dict create id 38] \
    "In7" [dict create id 39] \
    "In8" [dict create id 40] \
    "In9" [dict create id 41] \
    "In10" [dict create id 42] \
    "In11" [dict create id 43] \
    "In12" [dict create id 44] \
    "In13" [dict create id 45] \
    "In14" [dict create id 46] \
    "In15" [dict create id 47] \
    "In16" [dict create id 48] \
    "In17" [dict create id 49] \
    "In18" [dict create id 50] \
    "In19" [dict create id 51] \
    "In20" [dict create id 52] \
    "In21" [dict create id 53] \
    "In22" [dict create id 54] \
    "In23" [dict create id 55] \
    "In24" [dict create id 56] \
    "In25" [dict create id 57] \
    "In26" [dict create id 58] \
    "In27" [dict create id 59] \
    "In28" [dict create id 60] \
    "In29" [dict create id 61] \
    "In30" [dict create id 62] \
  ] 0
::vitis::apply_pfm_port /clk_wizard_0 "CLOCK" \
  [dict create \
    "clk_out1" [dict create id "1" is_default "false" proc_sys_reset "psr_104mhz" status "fixed" freq_hz "104166666"] \
    "clk_out2" [dict create id "4" is_default "false" proc_sys_reset "/psr_208mhz" status "fixed" freq_hz "208333333"] \
    "clk_out3" [dict create id "5" is_default "false" proc_sys_reset "/psr_416mhz" status "fixed" freq_hz "416666666"] \
    "clk_out4_o1_o1" [dict create id "6" is_default "false" proc_sys_reset "/psr_625mhz" status "fixed_non_ref" freq_hz "625000000"] \
    "clk_out4_o1_o2" [dict create id "2" is_default "true" proc_sys_reset "/psr_312mhz" status "fixed_non_ref" freq_hz "312500000"] \
    "clk_out4_o1_o3" [dict create id "0" is_default "false" proc_sys_reset "/psr_156mhz" status "fixed_non_ref" freq_hz "156250000"] \
    "clk_out4_o1_o4" [dict create id "3" is_default "false" proc_sys_reset "/psr_78mhz" status "fixed_non_ref" freq_hz "78125000"] \
  ] 1
