Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  1 22:20:03 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.860        0.000                      0                  198        0.180        0.000                      0                  198        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.860        0.000                      0                  198        0.180        0.000                      0                  198        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 4.551ns (63.652%)  route 2.599ns (36.348%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.120    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.454 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.454    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_6
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.590    15.012    i_clck_IBUF_BUFG
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X82Y137        FDRE (Setup_fdre_C_D)        0.062    15.314    p_STATE_MACHINE.v_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 4.530ns (63.545%)  route 2.599ns (36.455%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.120    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.433 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.433    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_4
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.590    15.012    i_clck_IBUF_BUFG
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X82Y137        FDRE (Setup_fdre_C_D)        0.062    15.314    p_STATE_MACHINE.v_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 4.456ns (63.162%)  route 2.599ns (36.838%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.120    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.359 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.359    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_5
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.590    15.012    i_clck_IBUF_BUFG
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X82Y137        FDRE (Setup_fdre_C_D)        0.062    15.314    p_STATE_MACHINE.v_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.440ns (63.079%)  route 2.599ns (36.921%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.120    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X82Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.343 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.343    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_7
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.590    15.012    i_clck_IBUF_BUFG
    SLICE_X82Y137        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X82Y137        FDRE (Setup_fdre_C_D)        0.062    15.314    p_STATE_MACHINE.v_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 4.437ns (63.063%)  route 2.599ns (36.937%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.340 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.340    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_6
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 4.416ns (62.952%)  route 2.599ns (37.048%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.319 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.319    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_4
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 4.342ns (62.557%)  route 2.599ns (37.443%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.245 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.245    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_5
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 4.326ns (62.471%)  route 2.599ns (37.529%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.229 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.229    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_7
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 4.323ns (62.455%)  route 2.599ns (37.545%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.226 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.226    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_6
    SLICE_X82Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y135        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 4.302ns (62.340%)  route 2.599ns (37.660%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.702     5.304    i_clck_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.456     5.760 r  p_STATE_MACHINE.v_COUNTER_reg[2]/Q
                         net (fo=2, routed)           0.466     6.227    p_STATE_MACHINE.v_COUNTER_reg[2]
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.884 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.884    FSM_sequential_r_SM_DISPLAY_reg[1]_i_53_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.001    FSM_sequential_r_SM_DISPLAY_reg[1]_i_45_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.118    FSM_sequential_r_SM_DISPLAY_reg[1]_i_52_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.235    FSM_sequential_r_SM_DISPLAY_reg[1]_i_37_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.352    FSM_sequential_r_SM_DISPLAY_reg[1]_i_44_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  FSM_sequential_r_SM_DISPLAY_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.469    FSM_sequential_r_SM_DISPLAY_reg[1]_i_34_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.792 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_33/O[1]
                         net (fo=2, routed)           0.946     8.738    r_SM_DISPLAY2[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I0_O)        0.306     9.044 r  FSM_sequential_r_SM_DISPLAY[1]_i_21/O
                         net (fo=1, routed)           0.000     9.044    FSM_sequential_r_SM_DISPLAY[1]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.594 f  FSM_sequential_r_SM_DISPLAY_reg[1]_i_5/CO[3]
                         net (fo=35, routed)          1.186    10.780    FSM_sequential_r_SM_DISPLAY_reg[1]_i_5_n_0
    SLICE_X82Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.904 r  p_STATE_MACHINE.v_COUNTER[0]_i_7/O
                         net (fo=1, routed)           0.000    10.904    p_STATE_MACHINE.v_COUNTER[0]_i_7_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.436    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.550    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.664    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.778    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.205 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.205    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_4
    SLICE_X82Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.589    15.011    i_clck_IBUF_BUFG
    SLICE_X82Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y135        FDRE (Setup_fdre_C_D)        0.062    15.313    p_STATE_MACHINE.v_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  3.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_ENA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.512    i_clck_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  r_ENA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  r_ENA_reg/Q
                         net (fo=9, routed)           0.098     1.751    I2C_CONTROLLER/busy_reg_1
    SLICE_X87Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  I2C_CONTROLLER/busy_i_1/O
                         net (fo=1, routed)           0.000     1.796    I2C_CONTROLLER/busy_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  I2C_CONTROLLER/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.028    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  I2C_CONTROLLER/busy_reg/C
                         clock pessimism             -0.502     1.525    
    SLICE_X87Y130        FDRE (Hold_fdre_C_D)         0.091     1.616    I2C_CONTROLLER/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.598     1.517    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X89Y137        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  I2C_CONTROLLER/count_reg[5]/Q
                         net (fo=12, routed)          0.133     1.791    I2C_CONTROLLER/count[5]
    SLICE_X88Y137        LUT5 (Prop_lut5_I2_O)        0.045     1.836 r  I2C_CONTROLLER/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    I2C_CONTROLLER/count_0[7]
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.868     2.034    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/count_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.120     1.650    I2C_CONTROLLER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.598     1.517    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X89Y137        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  I2C_CONTROLLER/count_reg[5]/Q
                         net (fo=12, routed)          0.137     1.795    I2C_CONTROLLER/count[5]
    SLICE_X88Y137        LUT5 (Prop_lut5_I1_O)        0.045     1.840 r  I2C_CONTROLLER/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     1.840    I2C_CONTROLLER/scl_clk
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.868     2.034    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.121     1.651    I2C_CONTROLLER/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_sequential_r_SM_DISPLAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.512    i_clck_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  FSM_sequential_r_SM_DISPLAY_reg[1]/Q
                         net (fo=10, routed)          0.120     1.774    r_SM_DISPLAY__0[1]
    SLICE_X87Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  r_DATA_WR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    r_DATA_WR[4]_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.028    i_clck_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[4]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X87Y130        FDRE (Hold_fdre_C_D)         0.092     1.617    r_DATA_WR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.698%)  route 0.160ns (46.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.509    i_clck_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  r_COM_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r_COM_COUNTER_reg[2]/Q
                         net (fo=11, routed)          0.160     1.811    r_COM_COUNTER_reg[2]
    SLICE_X84Y129        LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  g0_b2/O
                         net (fo=1, routed)           0.000     1.856    g0_b2_n_0
    SLICE_X84Y129        FDSE                                         r  r_DATA_WR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.026    i_clck_IBUF_BUFG
    SLICE_X84Y129        FDSE                                         r  r_DATA_WR_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X84Y129        FDSE (Hold_fdse_C_D)         0.121     1.645    r_DATA_WR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_sequential_r_SM_DISPLAY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.551%)  route 0.132ns (41.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.512    i_clck_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  FSM_sequential_r_SM_DISPLAY_reg[0]/Q
                         net (fo=15, routed)          0.132     1.785    r_SM_DISPLAY__0[0]
    SLICE_X87Y130        LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  r_DATA_WR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    r_DATA_WR[6]_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.028    i_clck_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[6]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X87Y130        FDRE (Hold_fdre_C_D)         0.092     1.617    r_DATA_WR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.390%)  route 0.162ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.509    i_clck_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  r_COM_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r_COM_COUNTER_reg[2]/Q
                         net (fo=11, routed)          0.162     1.813    r_COM_COUNTER_reg[2]
    SLICE_X84Y129        LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  g0_b1/O
                         net (fo=1, routed)           0.000     1.858    g0_b1_n_0
    SLICE_X84Y129        FDSE                                         r  r_DATA_WR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.026    i_clck_IBUF_BUFG
    SLICE_X84Y129        FDSE                                         r  r_DATA_WR_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X84Y129        FDSE (Hold_fdse_C_D)         0.120     1.644    r_DATA_WR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM_sequential_r_SM_DISPLAY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.004%)  route 0.135ns (41.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.512    i_clck_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  FSM_sequential_r_SM_DISPLAY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  FSM_sequential_r_SM_DISPLAY_reg[0]/Q
                         net (fo=15, routed)          0.135     1.788    r_SM_DISPLAY__0[0]
    SLICE_X87Y130        LUT4 (Prop_lut4_I1_O)        0.045     1.833 r  r_DATA_WR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    r_DATA_WR[3]_i_1_n_0
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.028    i_clck_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  r_DATA_WR_reg[3]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X87Y130        FDRE (Hold_fdre_C_D)         0.092     1.617    r_DATA_WR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DATA_WR_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.377%)  route 0.162ns (46.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.510    i_clck_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  r_COM_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r_COM_COUNTER_reg[4]/Q
                         net (fo=10, routed)          0.162     1.814    r_COM_COUNTER_reg[4]
    SLICE_X86Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  g0_b7/O
                         net (fo=1, routed)           0.000     1.859    g0_b7_n_0
    SLICE_X86Y129        FDSE                                         r  r_DATA_WR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.027    i_clck_IBUF_BUFG
    SLICE_X86Y129        FDSE                                         r  r_DATA_WR_reg[7]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X86Y129        FDSE (Hold_fdse_C_D)         0.092     1.639    r_DATA_WR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.077%)  route 0.170ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.510    i_clck_IBUF_BUFG
    SLICE_X84Y129        FDSE                                         r  r_DATA_WR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDSE (Prop_fdse_C_Q)         0.164     1.674 r  r_DATA_WR_reg[5]/Q
                         net (fo=2, routed)           0.170     1.845    I2C_CONTROLLER/D[5]
    SLICE_X88Y130        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.028    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[5]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.063     1.611    I2C_CONTROLLER/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y130   p_STATE_MACHINE.v_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y133   p_STATE_MACHINE.v_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y133   p_STATE_MACHINE.v_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y133   p_STATE_MACHINE.v_COUNTER_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y133   p_STATE_MACHINE.v_COUNTER_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y130   p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y130   p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y130   p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y130   p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y132   p_STATE_MACHINE.v_COUNTER_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.432ns (56.476%)  route 3.416ns (43.524%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.705     5.307    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.419     5.726 r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           1.148     6.875    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[1]
    SLICE_X88Y134        LUT4 (Prop_lut4_I0_O)        0.325     7.200 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.267     9.467    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       3.688    13.155 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000    13.155    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.209ns (61.436%)  route 2.642ns (38.564%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.709     5.311    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X88Y134        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_fdre_C_Q)         0.518     5.829 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.982     6.812    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X88Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.936 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.660     8.595    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567    12.162 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.162    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.033ns (56.144%)  route 0.807ns (43.856%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.598     1.517    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X88Y137        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.197     1.879    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X88Y137        LUT2 (Prop_lut2_I1_O)        0.045     1.924 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.610     2.533    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.357 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.357    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.010ns (49.107%)  route 1.047ns (50.893%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.594     1.513    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.277     1.931    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X88Y134        LUT4 (Prop_lut4_I1_O)        0.045     1.976 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.770     2.746    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.570 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.570    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 1.621ns (61.393%)  route 1.019ns (38.607%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.019     2.516    I2C_CONTROLLER/data0
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124     2.640 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.640    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.592     5.014    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.309ns (44.480%)  route 0.386ns (55.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.386     0.651    I2C_CONTROLLER/data0
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     0.696 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.696    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.868     2.034    I2C_CONTROLLER/i_clck_IBUF_BUFG
    SLICE_X87Y137        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





