Classic Timing Analyzer report for skeleton
Thu Nov 21 00:33:51 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                   ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.184 ns                         ; keyboard_in[3]                                         ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 30.629 ns                        ; led_ctrl:output_control|assert_signal:assert7|output   ; led_14[7]                                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.353 ns                        ; keyboard_in[2]                                         ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 14.36 MHz ( period = 69.624 ns ) ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output ; reg_32:PC_set_val|dflipflop:\G1:13:d|output          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output   ; led_ctrl:output_control|assert_signal:assert3|output ; clock      ; clock    ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                        ;                                                      ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 14.36 MHz ( period = 69.624 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 48.225 ns               ;
; N/A                                     ; 14.36 MHz ( period = 69.622 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 48.224 ns               ;
; N/A                                     ; 14.36 MHz ( period = 69.618 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 48.222 ns               ;
; N/A                                     ; 14.40 MHz ( period = 69.442 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.792 ns               ;
; N/A                                     ; 14.40 MHz ( period = 69.440 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.791 ns               ;
; N/A                                     ; 14.40 MHz ( period = 69.436 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.789 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.044 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.678 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.042 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.677 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.038 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.675 ns               ;
; N/A                                     ; 14.51 MHz ( period = 68.916 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.969 ns               ;
; N/A                                     ; 14.51 MHz ( period = 68.914 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.968 ns               ;
; N/A                                     ; 14.51 MHz ( period = 68.910 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.966 ns               ;
; N/A                                     ; 14.54 MHz ( period = 68.766 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.705 ns               ;
; N/A                                     ; 14.54 MHz ( period = 68.764 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.704 ns               ;
; N/A                                     ; 14.54 MHz ( period = 68.760 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.702 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.738 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.357 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.736 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.356 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.732 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.354 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.720 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.326 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.718 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.325 ns               ;
; N/A                                     ; 14.55 MHz ( period = 68.714 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.323 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.504 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.359 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.358 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.60 MHz ( period = 68.498 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.356 ns               ;
; N/A                                     ; 14.61 MHz ( period = 68.432 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 47.596 ns               ;
; N/A                                     ; 14.61 MHz ( period = 68.426 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.593 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.388 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.182 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.386 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.181 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.382 ns )                    ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.179 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 45.630 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.62 MHz ( period = 68.378 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 45.629 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.374 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 45.627 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.356 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.249 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.354 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.248 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.350 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.246 ns               ;
; N/A                                     ; 14.64 MHz ( period = 68.294 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.105 ns               ;
; N/A                                     ; 14.64 MHz ( period = 68.292 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.104 ns               ;
; N/A                                     ; 14.64 MHz ( period = 68.288 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.102 ns               ;
; N/A                                     ; 14.65 MHz ( period = 68.250 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 47.163 ns               ;
; N/A                                     ; 14.65 MHz ( period = 68.244 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.160 ns               ;
; N/A                                     ; 14.70 MHz ( period = 68.042 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.987 ns               ;
; N/A                                     ; 14.70 MHz ( period = 68.040 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.986 ns               ;
; N/A                                     ; 14.70 MHz ( period = 68.036 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.984 ns               ;
; N/A                                     ; 14.71 MHz ( period = 68.000 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.334 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.998 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.333 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.994 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.331 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.986 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.506 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.984 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.505 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.980 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.503 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.972 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.965 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.970 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 46.964 ns               ;
; N/A                                     ; 14.71 MHz ( period = 67.966 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 46.962 ns               ;
; N/A                                     ; 14.72 MHz ( period = 67.954 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 47.311 ns               ;
; N/A                                     ; 14.72 MHz ( period = 67.952 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 47.310 ns               ;
; N/A                                     ; 14.72 MHz ( period = 67.948 ns )                    ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 47.308 ns               ;
; N/A                                     ; 14.74 MHz ( period = 67.864 ns )                    ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                            ; reg_32:PC_set_val|dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 46.920 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 4.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 5.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 5.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:4:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:21:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 5.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:20:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:3:d|output                                                               ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a26~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:26:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a22~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:22:d|output           ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:26:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:3:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:23:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 7.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:26:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:26:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 7.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                             ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:23:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:22:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:22:d|output                                                             ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:23:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output                                                              ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 6.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 7.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output                                                               ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 7.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:6:d|output                                                              ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 7.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                             ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:5:d|output                                                              ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 7.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output                                                               ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:22:d|output                                                             ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output                                                               ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 6.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                             ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.953 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 4.184 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.812 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.602 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.601 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 30.629 ns  ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; led_14[7]  ; clock      ;
; N/A                                     ; None                                                ; 30.428 ns  ; led_ctrl:output_control|assert_signal:assert4|output                                                              ; led_14[4]  ; clock      ;
; N/A                                     ; None                                                ; 30.404 ns  ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; led_14[3]  ; clock      ;
; N/A                                     ; None                                                ; 30.002 ns  ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; led_14[1]  ; clock      ;
; N/A                                     ; None                                                ; 29.443 ns  ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; led_14[8]  ; clock      ;
; N/A                                     ; None                                                ; 29.337 ns  ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; led_14[9]  ; clock      ;
; N/A                                     ; None                                                ; 29.306 ns  ; led_ctrl:output_control|assert_signal:assert11|output                                                             ; led_14[11] ; clock      ;
; N/A                                     ; None                                                ; 29.173 ns  ; led_ctrl:output_control|assert_signal:assert14|output                                                             ; led_14[14] ; clock      ;
; N/A                                     ; None                                                ; 28.920 ns  ; led_ctrl:output_control|assert_signal:assert13|output                                                             ; led_14[13] ; clock      ;
; N/A                                     ; None                                                ; 28.867 ns  ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; led_14[10] ; clock      ;
; N/A                                     ; None                                                ; 28.564 ns  ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; led_14[12] ; clock      ;
; N/A                                     ; None                                                ; 28.213 ns  ; led_ctrl:output_control|assert_signal:assert6|output                                                              ; led_14[6]  ; clock      ;
; N/A                                     ; None                                                ; 20.084 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.993 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.655 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.641 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.632 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg        ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9  ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10 ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.487 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11 ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 19.466 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.450 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.421 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_we_reg        ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg0  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg1  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg2  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg3  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg4  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg5  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg6  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg7  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg8  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg9  ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg10 ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.346 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg11 ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_we_reg        ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg0  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg1  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg2  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg3  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg4  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg5  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg6  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg7  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg8  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg9  ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg10 ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.342 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg11 ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 19.314 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.300 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.293 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.291 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg        ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9  ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10 ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.250 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11 ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.246 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.197 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:23:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.178 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 19.141 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:22:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.131 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.087 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 19.070 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:25:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.018 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 19.003 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:31:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.981 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:23:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.970 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:30:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.942 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:23:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.908 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:22:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg        ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9  ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10 ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11 ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.879 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.848 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.836 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:28:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.801 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:29:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.785 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.784 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:25:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.760 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.749 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.735 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.726 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.694 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.688 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.627 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 18.606 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                            ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.560 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.544 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.536 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output                                                            ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 18.498 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.493 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output                                                            ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.421 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:27:d|output                                                            ; alu_b[31]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg        ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9  ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10 ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.390 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11 ; alu_b[19]  ; clock      ;
; N/A                                     ; None                                                ; 18.387 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.356 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.342 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.333 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.323 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output                                                            ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.291 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:23:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.225 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.220 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_we_reg         ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg0   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg1   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg2   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg3   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg4   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg5   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg6   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg7   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg8   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg9   ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg10  ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.214 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg11  ; alu_b[1]   ; clock      ;
; N/A                                     ; None                                                ; 18.206 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.198 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output                                                            ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 18.197 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.184 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output                                                            ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 18.175 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output                                                            ; alu_b[23]  ; clock      ;
; N/A                                     ; None                                                ; 18.167 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.164 ns  ; razor_latch:IRlatch_MW|razor_dflipflop:\G1:25:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_we_reg        ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg0  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg1  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg2  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg3  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg4  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg5  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg6  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg7  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg8  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg9  ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg10 ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.154 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg11 ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.152 ns  ; razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output                                                            ; alu_b[20]  ; clock      ;
; N/A                                     ; None                                                ; 18.151 ns  ; razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output                                                            ; alu_b[25]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_we_reg        ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg0  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg1  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg2  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg3  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg4  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg5  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg6  ; alu_a[29]  ; clock      ;
; N/A                                     ; None                                                ; 18.133 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg7  ; alu_a[29]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.353 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.354 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.564 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.936 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 21 00:33:45 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 1395 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "ctrl_out_fd" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~108" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~110" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~104" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~106" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~167" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~166" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~102" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~94" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~98" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~156" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~157" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~88" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~92" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~90" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~82" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~84" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~74" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~146" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~147" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~76" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~62" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~60" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~137" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~136" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~50" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~46" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~127" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~126" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~58" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~42" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~44" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~38" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~40" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~32" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~117" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~116" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~34" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~36" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~113" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~111" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~105" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~168" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~103" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~95" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~158" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~91" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~73" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~138" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~57" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~45" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~37" as buffer
    Info: Detected gated clock "comb~8" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~173" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~172" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~170" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~169" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~162" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~159" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~160" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~152" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~150" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~143" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~139" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~133" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~123" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~120" as buffer
    Info: Detected gated clock "ctrl_out_fd~3" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "regFile_rA~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~174" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~171" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~161" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~154" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~144" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~141" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~134" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~124" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~121" as buffer
    Info: Detected gated clock "ctrl_jr_fd~3" as buffer
    Info: Detected gated clock "regFile_rA~73" as buffer
    Info: Detected gated clock "regFile_rA~75" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~175" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~165" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~155" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~145" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~135" as buffer
    Info: Detected gated clock "addr_eq:rsFD_eq_rdXM|equal~5" as buffer
    Info: Detected gated clock "regFile_rA~77" as buffer
    Info: Detected gated clock "regFile_rA~76" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~125" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regFile_rA~2" as buffer
    Info: Detected gated clock "regFile_in[5]" as buffer
    Info: Detected gated clock "regFile_rA~29" as buffer
    Info: Detected gated clock "regFile_rA~30" as buffer
    Info: Detected gated clock "regFile_in[4]" as buffer
    Info: Detected gated clock "regFile_in[3]" as buffer
    Info: Detected gated clock "regFile_rA~31" as buffer
    Info: Detected gated clock "regFile_rA~32" as buffer
    Info: Detected gated clock "regFile_in[2]" as buffer
    Info: Detected gated clock "regFile_in[1]" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected gated clock "regFile_rA~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:15:d|output" as buffer
    Info: Detected gated clock "regFile_rA~63" as buffer
    Info: Detected gated clock "regFile_rA~64" as buffer
    Info: Detected gated clock "regFile_rA~65" as buffer
    Info: Detected gated clock "regFile_rA~66" as buffer
    Info: Detected gated clock "regFile_rA~67" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected gated clock "alu_a_in~9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[12]" as buffer
    Info: Detected gated clock "alu_a_in~25" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[20]" as buffer
    Info: Detected gated clock "alu_a_in~17" as buffer
    Info: Detected gated clock "alu_a_in~21" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[16]" as buffer
    Info: Detected gated clock "alu_a_in~13" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[24]" as buffer
    Info: Detected gated clock "alu_a_in~16" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[13]" as buffer
    Info: Detected gated clock "alu_a_in~24" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[29]" as buffer
    Info: Detected gated clock "alu_a_in~8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[17]" as buffer
    Info: Detected gated clock "alu_a_in~20" as buffer
    Info: Detected gated clock "alu_a_in~12" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[25]" as buffer
    Info: Detected gated clock "regFile_rA~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[18]" as buffer
    Info: Detected gated clock "alu_a_in~19" as buffer
    Info: Detected gated clock "alu_a_in~11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26]" as buffer
    Info: Detected gated clock "alu_a_in~15" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[22]" as buffer
    Info: Detected gated clock "alu_a_in~7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[14]" as buffer
    Info: Detected gated clock "alu_a_in~23" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[19]" as buffer
    Info: Detected gated clock "alu_a_in~18" as buffer
    Info: Detected gated clock "alu_a_in~10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[23]" as buffer
    Info: Detected gated clock "alu_a_in~14" as buffer
    Info: Detected gated clock "alu_a_in~6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "alu_a_in~22" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15]" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected gated clock "alu_a_in~43" as buffer
    Info: Detected gated clock "alu_a_in~59" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:12:d|output" as buffer
    Info: Detected gated clock "alu_a_in~51" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:16:d|output" as buffer
    Info: Detected gated clock "alu_a_in~55" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected gated clock "alu_a_in~47" as buffer
    Info: Detected gated clock "alu_a_in~50" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "alu_a_in~58" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected gated clock "alu_a_in~42" as buffer
    Info: Detected gated clock "alu_a_in~54" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected gated clock "alu_a_in~46" as buffer
    Info: Detected gated clock "alu_a_in~75" as buffer
    Info: Detected gated clock "alu_a_in~76" as buffer
    Info: Detected gated clock "ctrl_R_dx~4" as buffer
    Info: Detected gated clock "ctrl_R_dx~3" as buffer
    Info: Detected gated clock "alu_b_in~107" as buffer
    Info: Detected gated clock "alu_b_in~108" as buffer
    Info: Detected gated clock "alu_b_in~109" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[20]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[19]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[18]" as buffer
    Info: Detected gated clock "ctrl_I_instr~1" as buffer
    Info: Detected gated clock "alu_a_in~53" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:18:d|output" as buffer
    Info: Detected gated clock "alu_a_in~45" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected gated clock "alu_a_in~49" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "alu_a_in~41" as buffer
    Info: Detected gated clock "alu_a_in~57" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:14:d|output" as buffer
    Info: Detected gated clock "alu_a_in~52" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "alu_a_in~44" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected gated clock "alu_a_in~48" as buffer
    Info: Detected gated clock "alu_a_in~40" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected gated clock "alu_a_in~56" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:4:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "alu_a_in[28]" as buffer
    Info: Detected gated clock "alu_a_in[12]" as buffer
    Info: Detected gated clock "alu_a_in[20]" as buffer
    Info: Detected gated clock "alu_a_in[16]" as buffer
    Info: Detected gated clock "alu_a_in[24]" as buffer
    Info: Detected gated clock "alu_a_in[21]" as buffer
    Info: Detected gated clock "alu_a_in[13]" as buffer
    Info: Detected gated clock "alu_a_in[29]" as buffer
    Info: Detected gated clock "alu_a_in[17]" as buffer
    Info: Detected gated clock "alu_a_in[25]" as buffer
    Info: Detected gated clock "alu_a_in~77" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "addr_eq:rtDX_eq_rdXM|equal~5" as buffer
    Info: Detected gated clock "ctrl_R_dx~5" as buffer
    Info: Detected gated clock "alu_b_in~110" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[17]" as buffer
    Info: Detected gated clock "stall~14" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected gated clock "stall~13" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:11:d|output" as buffer
    Info: Detected gated clock "ctrl_I_instr" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:10:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[20]" as buffer
    Info: Detected gated clock "alu_a_in[18]" as buffer
    Info: Detected gated clock "alu_a_in[26]" as buffer
    Info: Detected gated clock "alu_a_in[22]" as buffer
    Info: Detected gated clock "alu_a_in[30]" as buffer
    Info: Detected gated clock "alu_a_in[14]" as buffer
    Info: Detected gated clock "alu_a_in[19]" as buffer
    Info: Detected gated clock "alu_a_in[27]" as buffer
    Info: Detected gated clock "alu_a_in[23]" as buffer
    Info: Detected gated clock "alu_a_in[31]" as buffer
    Info: Detected gated clock "alu_a_in[15]" as buffer
    Info: Detected gated clock "alu_a_in~28" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[17]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8]" as buffer
    Info: Detected gated clock "alu_a_in~29" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "alu_a_in~30" as buffer
    Info: Detected gated clock "alu_a_in~31" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[5]~64" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[1]~63" as buffer
    Info: Detected gated clock "alu_b_in~26" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:5:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[0]~61" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[4]~62" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu_b_in~27" as buffer
    Info: Detected gated clock "alu_b_in~28" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu_b_in~29" as buffer
    Info: Detected gated clock "alu_b_in~30" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[16]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[12]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[13]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[9]" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Alatch_DX|razor_dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "alu_a_in~5" as buffer
    Info: Detected gated clock "alu_b_in~31" as buffer
    Info: Detected gated clock "alu_b_in~36" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "alu_b_in~113" as buffer
    Info: Detected gated clock "alu_b_in~112" as buffer
    Info: Detected gated clock "alu_b_in~111" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output" as buffer
    Info: Detected gated clock "ctrl_R_dx~6" as buffer
    Info: Detected gated clock "ctrl_R_dx~7" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "ctrl_R_xm~2" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_MW|razor_dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_mw~3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:25:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_dx~0" as buffer
    Info: Detected gated clock "stall~15" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[11]" as buffer
    Info: Detected gated clock "alu_a_in~26" as buffer
    Info: Detected gated clock "alu_a_in~27" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[12]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[18]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[14]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[19]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[15]" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:9:d|output" as buffer
    Info: Detected gated clock "alu_a_in~62" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[9]" as buffer
    Info: Detected gated clock "alu_a_in~63" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:8:d|output" as buffer
    Info: Detected gated clock "alu_a_in~64" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:6:d|output" as buffer
    Info: Detected gated clock "alu_a_in~65" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[8]" as buffer
    Info: Detected gated clock "alu_b_in~63" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "alu_a_in~32" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:4:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[4]" as buffer
    Info: Detected gated clock "alu_a_in~33" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[4]" as buffer
    Info: Detected gated clock "alu_b_in~64" as buffer
    Info: Detected gated clock "alu_b_in~65" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[3]" as buffer
    Info: Detected gated clock "alu_a_in~34" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[3]~76" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[1]~75" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[2]~74" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[0]~73" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[5]" as buffer
    Info: Detected gated clock "alu_a_in~35" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[2]" as buffer
    Info: Detected gated clock "alu_b_in~66" as buffer
    Info: Detected gated clock "alu_b_in~67" as buffer
    Info: Detected gated clock "alu_a_in~36" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[1]" as buffer
    Info: Detected gated clock "alu_a_in~78" as buffer
    Info: Detected gated clock "alu_a_in~79" as buffer
    Info: Detected gated clock "alu_a_in~80" as buffer
    Info: Detected gated clock "alu_a_in~37" as buffer
    Info: Detected gated clock "alu_a_in~81" as buffer
    Info: Detected gated clock "alu_b_in~68" as buffer
    Info: Detected gated clock "alu_b_in~72" as buffer
    Info: Detected gated clock "alu_b_in~106" as buffer
    Info: Detected gated clock "addr_eq:rtDX_eq_rdMW|equal~3" as buffer
    Info: Detected gated clock "ctrl_R_dx~8" as buffer
    Info: Detected gated clock "ctrl_lw_mw~4" as buffer
    Info: Detected gated clock "alu_a_in~60" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:10:d|output" as buffer
    Info: Detected gated clock "alu_a_in~61" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[11]" as buffer
    Info: Detected gated clock "alu_a_in[9]" as buffer
    Info: Detected gated clock "alu_a_in[8]" as buffer
    Info: Detected gated clock "alu_a_in[7]" as buffer
    Info: Detected gated clock "alu_a_in[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:5:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[6]" as buffer
    Info: Detected gated clock "alu_b_in~99" as buffer
    Info: Detected gated clock "alu_a_in~66" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:5:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:3:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[4]" as buffer
    Info: Detected gated clock "alu_a_in~67" as buffer
    Info: Detected gated clock "alu_b_in~100" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu_b_in~101" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "alu_a_in~68" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:2:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:0:G1:G4:halfadder2|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:0:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[3]" as buffer
    Info: Detected gated clock "alu_a_in~69" as buffer
    Info: Detected gated clock "alu_b_in~102" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[0]~33" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[1]~34" as buffer
    Info: Detected gated clock "alu_b_in~103" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "alu_a_in~70" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[4]" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:10:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[0]" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:8:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[1]" as buffer
    Info: Detected gated clock "alu_a_in~82" as buffer
    Info: Detected gated clock "alu_a_in~71" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_MW|razor_dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "alu_b_in~104" as buffer
    Info: Detected gated clock "alu_b_in~115" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:4:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected gated clock "regFile_in[0]" as buffer
    Info: Detected gated clock "alu_a_in[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~14" as buffer
    Info: Detected gated clock "alu_a_in[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[5]" as buffer
    Info: Detected gated clock "alu_b_in[5]" as buffer
    Info: Detected gated clock "alu_a_in[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:1:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:2:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:0:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[4]" as buffer
    Info: Detected gated clock "alu_a_in[4]" as buffer
    Info: Detected gated clock "alu_b_in[4]" as buffer
    Info: Detected gated clock "alu_b_in[3]" as buffer
    Info: Detected gated clock "alu_a_in[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:2:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:1:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[2]" as buffer
    Info: Detected gated clock "alu_a_in[2]" as buffer
    Info: Detected gated clock "alu_b_in[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~54" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~6" as buffer
    Info: Detected gated clock "alu_b_in[1]" as buffer
    Info: Detected gated clock "alu_a_in[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~48" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[0]~32" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~49" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:7:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~10" as buffer
    Info: Detected gated clock "alu_a_in[0]" as buffer
    Info: Detected gated clock "alu_b_in[0]" as buffer
    Info: Detected gated clock "alu_op[2]~2" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~19" as buffer
    Info: Detected gated clock "alu_op[0]~0" as buffer
    Info: Detected gated clock "alu_op[1]~1" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~66" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~67" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~63" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~64" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~61" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~60" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~2" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~57" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~58" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~53" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~50" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~51" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~18" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_DX|razor_dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~68" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~65" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[3]~62" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~59" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~52" as buffer
    Info: Detected ripple clock "razor_latch:Blatch_DX|razor_dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "razor_latch:IRlatch_XM|razor_dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:4:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[0]" as buffer
Info: Clock "clock" has Internal fmax of 14.36 MHz between source register "razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output" and destination register "reg_32:PC_set_val|dflipflop:\G1:13:d|output" (period= 69.624 ns)
    Info: + Longest register to register delay is 48.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y10_N25; Fanout = 43; REG Node = 'razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output'
        Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LCCOMB_X47_Y14_N12; Fanout = 2; COMB Node = 'addr_eq:rtDX_eq_rdMW|equal~3'
        Info: 3: + IC(2.857 ns) + CELL(0.322 ns) = 4.697 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 8; COMB Node = 'alu_b_in~72'
        Info: 4: + IC(0.326 ns) + CELL(0.521 ns) = 5.544 ns; Loc. = LCCOMB_X46_Y16_N0; Fanout = 40; COMB Node = 'alu_b_in[11]~116'
        Info: 5: + IC(0.929 ns) + CELL(0.178 ns) = 6.651 ns; Loc. = LCCOMB_X46_Y18_N10; Fanout = 1; COMB Node = 'alu_b_in[12]~136'
        Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 7.122 ns; Loc. = LCCOMB_X46_Y18_N4; Fanout = 2; COMB Node = 'alu_b_in[12]~137'
        Info: 7: + IC(0.874 ns) + CELL(0.178 ns) = 8.174 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 7; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|opB_buffer[12]'
        Info: 8: + IC(0.332 ns) + CELL(0.521 ns) = 9.027 ns; Loc. = LCCOMB_X43_Y18_N22; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum'
        Info: 9: + IC(0.555 ns) + CELL(0.322 ns) = 9.904 ns; Loc. = LCCOMB_X43_Y18_N24; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum'
        Info: 10: + IC(0.907 ns) + CELL(0.521 ns) = 11.332 ns; Loc. = LCCOMB_X44_Y20_N2; Fanout = 5; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum'
        Info: 11: + IC(0.887 ns) + CELL(0.178 ns) = 12.397 ns; Loc. = LCCOMB_X44_Y23_N8; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout'
        Info: 12: + IC(0.916 ns) + CELL(0.485 ns) = 13.798 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout'
        Info: 13: + IC(0.569 ns) + CELL(0.545 ns) = 14.912 ns; Loc. = LCCOMB_X43_Y20_N4; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout'
        Info: 14: + IC(0.317 ns) + CELL(0.521 ns) = 15.750 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum'
        Info: 15: + IC(0.323 ns) + CELL(0.178 ns) = 16.251 ns; Loc. = LCCOMB_X43_Y20_N2; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout'
        Info: 16: + IC(1.512 ns) + CELL(0.178 ns) = 17.941 ns; Loc. = LCCOMB_X40_Y22_N8; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout'
        Info: 17: + IC(0.330 ns) + CELL(0.521 ns) = 18.792 ns; Loc. = LCCOMB_X40_Y22_N6; Fanout = 5; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum'
        Info: 18: + IC(1.170 ns) + CELL(0.322 ns) = 20.284 ns; Loc. = LCCOMB_X44_Y21_N6; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout'
        Info: 19: + IC(0.335 ns) + CELL(0.544 ns) = 21.163 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum'
        Info: 20: + IC(1.220 ns) + CELL(0.521 ns) = 22.904 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum'
        Info: 21: + IC(0.315 ns) + CELL(0.545 ns) = 23.764 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum'
        Info: 22: + IC(0.302 ns) + CELL(0.319 ns) = 24.385 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 4; COMB Node = 'alu:alu_compo|data_result[21]~159'
        Info: 23: + IC(0.316 ns) + CELL(0.322 ns) = 25.023 ns; Loc. = LCCOMB_X41_Y18_N0; Fanout = 1; COMB Node = 'regFile_rA[21]~435'
        Info: 24: + IC(0.298 ns) + CELL(0.178 ns) = 25.499 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 10; COMB Node = 'regFile_rA[21]~436'
        Info: 25: + IC(1.247 ns) + CELL(0.322 ns) = 27.068 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1'
        Info: 26: + IC(0.848 ns) + CELL(0.544 ns) = 28.460 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 6; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1'
        Info: 27: + IC(0.843 ns) + CELL(0.545 ns) = 29.848 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1'
        Info: 28: + IC(0.302 ns) + CELL(0.322 ns) = 30.472 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 6; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2'
        Info: 29: + IC(0.811 ns) + CELL(0.178 ns) = 31.461 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 8; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum'
        Info: 30: + IC(1.195 ns) + CELL(0.178 ns) = 32.834 ns; Loc. = LCCOMB_X40_Y18_N2; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2'
        Info: 31: + IC(1.154 ns) + CELL(0.178 ns) = 34.166 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 8; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3'
        Info: 32: + IC(0.918 ns) + CELL(0.178 ns) = 35.262 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1'
        Info: 33: + IC(0.290 ns) + CELL(0.178 ns) = 35.730 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2'
        Info: 34: + IC(0.303 ns) + CELL(0.178 ns) = 36.211 ns; Loc. = LCCOMB_X37_Y18_N24; Fanout = 7; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2'
        Info: 35: + IC(1.230 ns) + CELL(0.178 ns) = 37.619 ns; Loc. = LCCOMB_X40_Y21_N30; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4'
        Info: 36: + IC(0.326 ns) + CELL(0.177 ns) = 38.122 ns; Loc. = LCCOMB_X40_Y21_N16; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5'
        Info: 37: + IC(0.842 ns) + CELL(0.322 ns) = 39.286 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1'
        Info: 38: + IC(0.316 ns) + CELL(0.322 ns) = 39.924 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2'
        Info: 39: + IC(0.321 ns) + CELL(0.521 ns) = 40.766 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2'
        Info: 40: + IC(0.828 ns) + CELL(0.178 ns) = 41.772 ns; Loc. = LCCOMB_X41_Y20_N0; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1'
        Info: 41: + IC(0.839 ns) + CELL(0.542 ns) = 43.153 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2'
        Info: 42: + IC(0.313 ns) + CELL(0.178 ns) = 43.644 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum'
        Info: 43: + IC(0.332 ns) + CELL(0.545 ns) = 44.521 ns; Loc. = LCCOMB_X38_Y20_N0; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1'
        Info: 44: + IC(0.303 ns) + CELL(0.178 ns) = 45.002 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:25:d|output~0'
        Info: 45: + IC(0.314 ns) + CELL(0.322 ns) = 45.638 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 32; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:25:d|output~1'
        Info: 46: + IC(2.313 ns) + CELL(0.178 ns) = 48.129 ns; Loc. = LCCOMB_X41_Y7_N12; Fanout = 1; COMB Node = 'pc_set_val_buff[13]~130'
        Info: 47: + IC(0.000 ns) + CELL(0.096 ns) = 48.225 ns; Loc. = LCFF_X41_Y7_N13; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:13:d|output'
        Info: Total cell delay = 15.157 ns ( 31.43 % )
        Info: Total interconnect delay = 33.068 ns ( 68.57 % )
    Info: - Smallest clock skew is 13.652 ns
        Info: + Shortest clock path from clock "clock" to destination register is 16.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
            Info: 2: + IC(15.372 ns) + CELL(0.602 ns) = 16.858 ns; Loc. = LCFF_X41_Y7_N13; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:13:d|output'
            Info: Total cell delay = 1.486 ns ( 8.81 % )
            Info: Total interconnect delay = 15.372 ns ( 91.19 % )
        Info: - Longest clock path from clock "clock" to source register is 3.206 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
            Info: 2: + IC(1.720 ns) + CELL(0.602 ns) = 3.206 ns; Loc. = LCFF_X47_Y10_N25; Fanout = 43; REG Node = 'razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output'
            Info: Total cell delay = 1.486 ns ( 46.35 % )
            Info: Total interconnect delay = 1.720 ns ( 53.65 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output" and destination pin or register "led_ctrl:output_control|assert_signal:assert3|output" for clock "clock" (Hold time is 16.638 ns)
    Info: + Largest clock skew is 21.532 ns
        Info: + Longest clock path from clock "clock" to destination register is 24.707 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
            Info: 2: + IC(23.221 ns) + CELL(0.602 ns) = 24.707 ns; Loc. = LCFF_X51_Y13_N15; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert3|output'
            Info: Total cell delay = 1.486 ns ( 6.01 % )
            Info: Total interconnect delay = 23.221 ns ( 93.99 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.175 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
            Info: 2: + IC(1.689 ns) + CELL(0.602 ns) = 3.175 ns; Loc. = LCFF_X49_Y10_N13; Fanout = 40; REG Node = 'razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output'
            Info: Total cell delay = 1.486 ns ( 46.80 % )
            Info: Total interconnect delay = 1.689 ns ( 53.20 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 4.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N13; Fanout = 40; REG Node = 'razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output'
        Info: 2: + IC(1.066 ns) + CELL(0.491 ns) = 1.557 ns; Loc. = LCCOMB_X50_Y13_N16; Fanout = 1; COMB Node = 'regFile_rA~68'
        Info: 3: + IC(0.300 ns) + CELL(0.322 ns) = 2.179 ns; Loc. = LCCOMB_X50_Y13_N4; Fanout = 27; COMB Node = 'regFile_rA[0]'
        Info: 4: + IC(0.601 ns) + CELL(0.521 ns) = 3.301 ns; Loc. = LCCOMB_X51_Y13_N6; Fanout = 1; COMB Node = 'led_ctrl:output_control|comb~35'
        Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 3.766 ns; Loc. = LCCOMB_X51_Y13_N20; Fanout = 2; COMB Node = 'led_ctrl:output_control|comb~9'
        Info: 6: + IC(0.550 ns) + CELL(0.491 ns) = 4.807 ns; Loc. = LCCOMB_X51_Y13_N14; Fanout = 1; COMB Node = 'led_ctrl:output_control|assert_signal:assert3|output~0'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.903 ns; Loc. = LCFF_X51_Y13_N15; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert3|output'
        Info: Total cell delay = 2.099 ns ( 42.81 % )
        Info: Total interconnect delay = 2.804 ns ( 57.19 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 4.184 ns
    Info: + Longest pin to register delay is 8.235 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(6.456 ns) + CELL(0.322 ns) = 7.662 ns; Loc. = LCCOMB_X53_Y22_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 8.139 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.235 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.480 ns ( 17.97 % )
        Info: Total interconnect delay = 6.755 ns ( 82.03 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 4.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
        Info: 2: + IC(2.527 ns) + CELL(0.602 ns) = 4.013 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 37.03 % )
        Info: Total interconnect delay = 2.527 ns ( 62.97 % )
Info: tco from clock "clock" to destination pin "led_14[7]" through register "led_ctrl:output_control|assert_signal:assert7|output" is 30.629 ns
    Info: + Longest clock path from clock "clock" to source register is 24.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
        Info: 2: + IC(23.144 ns) + CELL(0.602 ns) = 24.630 ns; Loc. = LCFF_X49_Y12_N19; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert7|output'
        Info: Total cell delay = 1.486 ns ( 6.03 % )
        Info: Total interconnect delay = 23.144 ns ( 93.97 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y12_N19; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert7|output'
        Info: 2: + IC(2.872 ns) + CELL(2.850 ns) = 5.722 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'led_14[7]'
        Info: Total cell delay = 2.850 ns ( 49.81 % )
        Info: Total interconnect delay = 2.872 ns ( 50.19 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[2]", clock pin = "clock") is -3.353 ns
    Info: + Longest clock path from clock "clock" to destination register is 4.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'
        Info: 2: + IC(2.527 ns) + CELL(0.602 ns) = 4.013 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 37.03 % )
        Info: Total interconnect delay = 2.527 ns ( 62.97 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in[2]'
        Info: 2: + IC(5.703 ns) + CELL(0.512 ns) = 7.079 ns; Loc. = LCCOMB_X53_Y22_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 7.556 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.652 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.650 ns ( 21.56 % )
        Info: Total interconnect delay = 6.002 ns ( 78.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Thu Nov 21 00:33:52 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


