// Library name: tutorial_test
// Cell name: INVERTER
// View name: schematic
subckt INVERTER A Q VDD VSS
    M0 (Q A VDD VDD) pmos4
    M1 (Q A VSS VSS) nmos4
ends INVERTER
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: TRANSMISSION_GATE
// View name: schematic
subckt TRANSMISSION_GATE A B C VDD VSS
    M1 (A C B VSS) nmos4
    M13 (A net9 B VDD) pmos4
    I0 (C net9 VDD VSS) INVERTER
ends TRANSMISSION_GATE
// End of subcircuit definition.

// Library name: tutorial_test
// Cell name: 395
// View name: schematic
M4 (net016 VCLK2 VOUT1 VSS) nmos4
M3 (VOUT1 net016 IB1 VSS) nmos4
M5 (VOUT2 net013 IB1 VSS) nmos4
M2 (VOUT2 VCLK2 net013 VSS) nmos4
I11 (VCM1 net54 VCLK1 VDD VSS) TRANSMISSION_GATE
I10 (VCM1 net44 VCLK1 VDD VSS) TRANSMISSION_GATE
I9 (VIN2 net54 VCLK2 VDD VSS) TRANSMISSION_GATE
I8 (VIN1 net44 VCLK2 VDD VSS) TRANSMISSION_GATE
M7 (VOUT1 VCLK1 net016 VDD) pmos4
M8 (VOUT1 VB1 VDD VDD) pmos4
M9 (VOUT2 VB1 VDD VDD) pmos4
M1 (net013 VCLK1 VOUT2 VDD) pmos4
C0 (VOUT1 net016) capacitor
C1 (net013 VOUT2) capacitor
C3 (net013 net54) capacitor
C2 (net016 net44) capacitor