{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575554259295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575554259295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 10:57:39 2019 " "Processing started: Thu Dec 05 10:57:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575554259295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575554259295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575554259295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575554259526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/ri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/ri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RI-hardware " "Found design unit 1: RI-hardware" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259991 ""} { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554259991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-projeto " "Found design unit 1: regfile-projeto" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259995 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554259995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259999 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554259999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554259999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-hardware " "Found design unit 1: mux3-hardware" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260001 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-hardware " "Found design unit 1: mux2-hardware" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260004 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-hardware " "Found design unit 1: mux1-hardware" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260007 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-hardware " "Found design unit 1: mux0-hardware" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260011 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-hardware " "Found design unit 1: memoria-hardware" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260015 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260018 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-hardware " "Found design unit 1: branch-hardware" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260021 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-hardware " "Found design unit 1: alu1-hardware" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554260025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554260025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575554260082 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOUT datapath.vhd(14) " "VHDL Signal Declaration warning at datapath.vhd(14): used implicit default value for signal \"dataOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575554260107 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branchOUT datapath.vhd(15) " "VHDL Signal Declaration warning at datapath.vhd(15): used implicit default value for signal \"branchOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575554260108 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outMemProg datapath.vhd(21) " "VHDL Signal Declaration warning at datapath.vhd(21): used implicit default value for signal \"outMemProg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575554260108 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outMemDados datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"outMemDados\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575554260108 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPC datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"outPC\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575554260108 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outMux0 datapath.vhd(26) " "VHDL Signal Declaration warning at datapath.vhd(26): used implicit default value for signal \"outMux0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575554260108 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outRS2 datapath.vhd(27) " "Verilog HDL or VHDL warning at datapath.vhd(27): object \"outRS2\" assigned a value but never read" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575554260109 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outALU datapath.vhd(28) " "VHDL Signal Declaration warning at datapath.vhd(28): used implicit default value for signal \"outALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575554260109 "|datapath"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 datapath.vhd(128) " "VHDL expression error at datapath.vhd(128): expression has 4 elements, but must have 5 elements" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 128 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1575554260112 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inst_rs1 datapath.vhd(124) " "VHDL error at datapath.vhd(124): formal port or parameter \"inst_rs1\" must have actual or default value" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 124 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575554260112 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1575554260122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575554260307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 10:57:40 2019 " "Processing ended: Thu Dec 05 10:57:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575554260307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575554260307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575554260307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575554260307 ""}
