$comment
	File created using the following command:
		vcd file UPCOUNTER.msim.vcd -direction
$end
$date
	Thu Jan 25 15:07:56 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module UPCOUNTER_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rstn $end
$var wire 1 # out [3] $end
$var wire 1 $ out [2] $end
$var wire 1 % out [1] $end
$var wire 1 & out [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clk~combout $end
$var wire 1 / clk~clkctrl_outclk $end
$var wire 1 0 rstn~combout $end
$var wire 1 1 out~0_combout $end
$var wire 1 2 out[0]~reg0_regout $end
$var wire 1 3 out~1_combout $end
$var wire 1 4 out[1]~reg0_regout $end
$var wire 1 5 out~2_combout $end
$var wire 1 6 out[2]~reg0_regout $end
$var wire 1 7 Add0~0_combout $end
$var wire 1 8 out~3_combout $end
$var wire 1 9 out[3]~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
$end
#10000
1!
1.
1/
0'
#20000
1"
0!
10
0.
0/
1'
11
#30000
1!
1.
1/
0'
12
13
01
1&
#40000
0!
0.
0/
1'
#50000
1!
1.
1/
0'
14
02
11
1%
0&
#60000
0!
0.
0/
1'
#70000
1!
1.
1/
0'
12
15
03
01
1&
#80000
0!
0.
0/
1'
#90000
1!
1.
1/
0'
16
04
02
11
1$
0%
0&
#100000
0!
0.
0/
1'
#110000
1!
1.
1/
0'
12
13
01
1&
#120000
0!
0.
0/
1'
#130000
1!
1.
1/
0'
14
02
11
1%
0&
#140000
0!
0.
0/
1'
#150000
1!
1.
1/
0'
12
17
05
03
01
1&
18
#160000
0!
0.
0/
1'
#170000
1!
1.
1/
0'
19
06
04
02
11
1#
0$
0%
0&
#180000
0"
0!
00
0.
0/
1'
08
01
#200000
