// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C20F256C7 Package FBGA256
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Template")
  (DATE "04/03/2012 15:50:28")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\inst4\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2492:2492:2492) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (393:393:393))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1728:1728:1728))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (1176:1176:1176) (1176:1176:1176))
        (PORT datad (882:882:882) (882:882:882))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datad (616:616:616) (616:616:616))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (742:742:742) (742:742:742))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (820:820:820) (820:820:820))
        (PORT datad (818:818:818) (818:818:818))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|p0addr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2621:2621:2621) (2621:2621:2621))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (379:379:379))
        (PORT datad (2007:2007:2007) (2007:2007:2007))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (785:785:785) (785:785:785))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1689:1689:1689))
        (PORT datab (880:880:880) (880:880:880))
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (PORT datab (1154:1154:1154) (1154:1154:1154))
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (582:582:582))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (458:458:458) (458:458:458))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (919:919:919) (919:919:919))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2097:2097:2097))
        (PORT datab (1386:1386:1386) (1386:1386:1386))
        (PORT datac (1443:1443:1443) (1443:1443:1443))
        (PORT datad (2080:2080:2080) (2080:2080:2080))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (810:810:810) (810:810:810))
        (PORT datac (820:820:820) (820:820:820))
        (PORT datad (816:816:816) (816:816:816))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (942:942:942))
        (PORT datab (659:659:659) (659:659:659))
        (PORT datac (921:921:921) (921:921:921))
        (PORT datad (558:558:558) (558:558:558))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (587:587:587) (587:587:587))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (929:929:929) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst4\|altpll_component\|_clk1\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~1_RESYN20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (924:924:924))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datad (916:916:916) (916:916:916))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datad (1438:1438:1438) (1438:1438:1438))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8_RESYN90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datad (836:836:836) (836:836:836))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2_RESYN104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_C16\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (367:367:367))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|integrando\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (367:367:367))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (376:376:376))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (376:376:376))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (495:495:495) (495:495:495))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (394:394:394))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH dataa cout (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (377:377:377))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datab cout (596:596:596) (596:596:596))
        (IOPATH datad combout (178:178:178) (178:178:178))
        (IOPATH cin combout (458:458:458) (458:458:458))
        (IOPATH cin cout (174:174:174) (174:174:174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|cuenta_180\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH cin combout (458:458:458) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|cuenta_180\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (PORT sclr (858:858:858) (858:858:858))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD sclr (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (517:517:517))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (2184:2184:2184) (2184:2184:2184))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2818:2818:2818))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E13\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q0_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5473:5473:5473) (5473:5473:5473))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q0_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q1_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT sdata (771:771:771) (771:771:771))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q2_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT sdata (775:775:775) (775:775:775))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q3_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q3_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst3\|q4_Entrada\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q4_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst3\|q5_Entrada\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT sdata (774:774:774) (774:774:774))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (856:856:856))
        (PORT datab (632:632:632) (632:632:632))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1725:1725:1725) (1725:1725:1725))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst\|EA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (883:883:883))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH dataa combout (457:457:457) (457:457:457))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1217:1217:1217))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (629:629:629) (629:629:629))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|new_data\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (972:972:972))
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1179:1179:1179))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (2128:2128:2128) (2128:2128:2128))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (517:517:517))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (887:887:887))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (1172:1172:1172) (1172:1172:1172))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1223:1223:1223))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1211:1211:1211) (1211:1211:1211))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (738:738:738) (738:738:738))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (594:594:594) (594:594:594))
        (PORT datad (887:887:887) (887:887:887))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~3_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT sdata (1275:1275:1275) (1275:1275:1275))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datad (381:381:381) (381:381:381))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (902:902:902) (902:902:902))
        (PORT datad (888:888:888) (888:888:888))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (739:739:739) (739:739:739))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (322:322:322))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT sdata (719:719:719) (719:719:719))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (907:907:907))
        (PORT datab (387:387:387) (387:387:387))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (909:909:909))
        (PORT datab (324:324:324) (324:324:324))
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (800:800:800))
        (PORT datac (1517:1517:1517) (1517:1517:1517))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (936:936:936) (936:936:936))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (908:908:908) (908:908:908))
        (PORT datad (584:584:584) (584:584:584))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datad (948:948:948) (948:948:948))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (2127:2127:2127) (2127:2127:2127))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (418:418:418) (418:418:418))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdaclr\|dffe20a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (619:619:619) (619:619:619))
        (IOPATH dataa combout (505:505:505) (505:505:505))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (1121:1121:1121) (1121:1121:1121))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1485:1485:1485))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (655:655:655) (655:655:655))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1941:1941:1941) (1941:1941:1941))
        (PORT datab (1864:1864:1864) (1864:1864:1864))
        (PORT datac (1189:1189:1189) (1189:1189:1189))
        (PORT datad (1198:1198:1198) (1198:1198:1198))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[13\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datab (319:319:319) (319:319:319))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2010:2010:2010))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datad (1135:1135:1135) (1135:1135:1135))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (377:377:377))
        (PORT datad (2005:2005:2005) (2005:2005:2005))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (320:320:320) (320:320:320))
        (PORT datad (819:819:819) (819:819:819))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_b\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1455:1455:1455) (1455:1455:1455))
        (PORT datad (1195:1195:1195) (1195:1195:1195))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT sdata (956:956:956) (956:956:956))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1459:1459:1459) (1459:1459:1459))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (651:651:651))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (890:890:890) (890:890:890))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (1927:1927:1927) (1927:1927:1927))
        (PORT datad (921:921:921) (921:921:921))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (2621:2621:2621) (2621:2621:2621))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (924:924:924) (924:924:924))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (547:547:547) (547:547:547))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (924:924:924) (924:924:924))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (458:458:458) (458:458:458))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1939:1939:1939))
        (PORT datab (1864:1864:1864) (1864:1864:1864))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (1199:1199:1199) (1199:1199:1199))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (616:616:616) (616:616:616))
        (PORT datac (641:641:641) (641:641:641))
        (PORT datad (620:620:620) (620:620:620))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (2116:2116:2116) (2116:2116:2116))
        (PORT datad (2006:2006:2006) (2006:2006:2006))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1_RESYN102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datad (387:387:387) (387:387:387))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (653:653:653))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (541:541:541) (541:541:541))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (638:638:638))
        (PORT datab (889:889:889) (889:889:889))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (643:643:643))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2306:2306:2306))
        (PORT datab (1508:1508:1508) (1508:1508:1508))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (PORT datad (1906:1906:1906) (1906:1906:1906))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1594:1594:1594) (1594:1594:1594))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (858:858:858))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (891:891:891) (891:891:891))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1223:1223:1223) (1223:1223:1223))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~5_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN84_RESYN108\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (902:902:902))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (2866:2866:2866) (2866:2866:2866))
        (PORT ena (3293:3293:3293) (3293:3293:3293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (1542:1542:1542) (1542:1542:1542))
        (PORT ena (3293:3293:3293) (3293:3293:3293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1848:1848:1848) (1848:1848:1848))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN84_RESYN106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (831:831:831) (831:831:831))
        (PORT datad (307:307:307) (307:307:307))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1184:1184:1184) (1184:1184:1184))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4_Duplicate_30feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1098:1098:1098) (1098:1098:1098))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~4_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1588:1588:1588))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (903:903:903))
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (888:888:888) (888:888:888))
        (PORT datad (892:892:892) (892:892:892))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8_OTERM55_NEW_REG58_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT sdata (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (890:890:890))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (941:941:941) (941:941:941))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2195:2195:2195))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (1928:1928:1928) (1928:1928:1928))
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1469:1469:1469))
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1571:1571:1571))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datad (283:283:283) (283:283:283))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9_RESYN86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (1586:1586:1586) (1586:1586:1586))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0_Duplicate_31feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~0_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1583:1583:1583))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (863:863:863))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (929:929:929) (929:929:929))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (1168:1168:1168) (1168:1168:1168))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ren\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|valid_rdreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (1430:1430:1430) (1430:1430:1430))
        (PORT datad (6244:6244:6244) (6244:6244:6244))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (3293:3293:3293) (3293:3293:3293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~4_RESYN24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (325:325:325) (325:325:325))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8_RESYN94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (912:912:912))
        (PORT datac (327:327:327) (327:327:327))
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH dataa combout (507:507:507) (507:507:507))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8_RESYN100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (888:888:888) (888:888:888))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (873:873:873) (873:873:873))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datad (875:875:875) (875:875:875))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8_RESYN98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (1841:1841:1841) (1841:1841:1841))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (951:951:951) (951:951:951))
        (PORT ena (3293:3293:3293) (3293:3293:3293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~7_RESYN66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1871:1871:1871))
        (PORT datab (853:853:853) (853:853:853))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (726:726:726) (726:726:726))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (1589:1589:1589) (1589:1589:1589))
        (PORT ena (3293:3293:3293) (3293:3293:3293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~0_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1199:1199:1199))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (873:873:873) (873:873:873))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8_RESYN96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (1847:1847:1847) (1847:1847:1847))
        (PORT datad (875:875:875) (875:875:875))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1923:1923:1923))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_msb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (654:654:654))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1221:1221:1221) (1221:1221:1221))
        (PORT datad (1268:1268:1268) (1268:1268:1268))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[2\]\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (563:563:563))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (320:320:320) (320:320:320))
        (PORT datad (635:635:635) (635:635:635))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (461:461:461) (461:461:461))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (929:929:929))
        (PORT datab (1594:1594:1594) (1594:1594:1594))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (549:549:549) (549:549:549))
        (IOPATH dataa combout (449:449:449) (449:449:449))
        (IOPATH datab combout (477:477:477) (477:477:477))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~6_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1986:1986:1986))
        (PORT datab (1493:1493:1493) (1493:1493:1493))
        (PORT datac (810:810:810) (810:810:810))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (IOPATH dataa combout (455:455:455) (455:455:455))
        (IOPATH datab combout (451:451:451) (451:451:451))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (283:283:283) (283:283:283))
        (IOPATH datab combout (422:422:422) (422:422:422))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~0_NEW_REG52\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datad (937:937:937) (937:937:937))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (PORT sdata (2293:2293:2293) (2293:2293:2293))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (942:942:942) (942:942:942))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|ram_address_a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1194:1194:1194))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~_Duplicate_27feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[4\]\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (1689:1689:1689) (1689:1689:1689))
        (PORT datad (913:913:913) (913:913:913))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (643:643:643))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datad (820:820:820) (820:820:820))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[3\]\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1251:1251:1251) (1251:1251:1251))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (634:634:634) (634:634:634))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|sub_parity12a0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1170:1170:1170))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|parity11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1043:1043:1043) (1043:1043:1043))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (1139:1139:1139) (1139:1139:1139))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~_Duplicate_28feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~_Duplicate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1038:1038:1038) (1038:1038:1038))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1035:1035:1035) (1035:1035:1035))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (921:921:921) (921:921:921))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (1616:1616:1616) (1616:1616:1616))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (927:927:927) (927:927:927))
        (PORT datad (947:947:947) (947:947:947))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT sdata (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4_RESYN72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (555:555:555) (555:555:555))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1240:1240:1240) (1240:1240:1240))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (890:890:890))
        (PORT datab (1604:1604:1604) (1604:1604:1604))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1585:1585:1585) (1585:1585:1585))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1897:1897:1897))
        (PORT datab (1972:1972:1972) (1972:1972:1972))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (313:313:313) (313:313:313))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (300:300:300) (300:300:300))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (427:427:427) (427:427:427))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1243:1243:1243))
        (PORT datab (1748:1748:1748) (1748:1748:1748))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (1432:1432:1432) (1432:1432:1432))
        (PORT datad (6246:6246:6246) (6246:6246:6246))
        (IOPATH dataa combout (513:513:513) (513:513:513))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datab (889:889:889) (889:889:889))
        (PORT datad (650:650:650) (650:650:650))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT datain (96:96:96) (96:96:96))
        (PORT aclr (1444:1444:1444) (1444:1444:1444))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
        (IOPATH (posedge aclr) regout (243:243:243) (243:243:243))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1628:1628:1628) (1628:1628:1628))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1732:1732:1732) (1732:1732:1732))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datad (959:959:959) (959:959:959))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (2281:2281:2281) (2281:2281:2281))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1603:1603:1603) (1603:1603:1603))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1239:1239:1239))
        (PORT datab (909:909:909) (909:909:909))
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (1877:1877:1877) (1877:1877:1877))
        (PORT datad (876:876:876) (876:876:876))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (298:298:298) (298:298:298))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT sdata (1606:1606:1606) (1606:1606:1606))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6_RESYN88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2147:2147:2147))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datad (880:880:880) (880:880:880))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (358:358:358) (358:358:358))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (619:619:619))
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (869:869:869) (869:869:869))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (512:512:512) (512:512:512))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux\|result_node\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (550:550:550))
        (PORT datab (833:833:833) (833:833:833))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (310:310:310) (310:310:310))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (278:278:278) (278:278:278))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrfull_eq_comp_lsb_mux_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|int_wrfull\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datac (889:889:889) (889:889:889))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (913:913:913))
        (PORT datab (623:623:623) (623:623:623))
        (PORT datac (331:331:331) (331:331:331))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (542:542:542) (542:542:542))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ifclk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\ifclk\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (238:238:238) (238:238:238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\ifclk\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\inst\|new_data\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1346:1346:1346) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\inst\|new_data\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (279:279:279) (279:279:279))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (239:239:239) (239:239:239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (55:55:55))
      (HOLD d (posedge clk) (110:110:110))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2005:2005:2005))
        (PORT d[1] (3525:3525:3525) (3525:3525:3525))
        (PORT d[2] (3248:3248:3248) (3248:3248:3248))
        (PORT d[3] (3315:3315:3315) (3315:3315:3315))
        (PORT d[4] (2948:2948:2948) (2948:2948:2948))
        (PORT d[5] (3576:3576:3576) (3576:3576:3576))
        (PORT d[6] (3641:3641:3641) (3641:3641:3641))
        (PORT d[7] (2450:2450:2450) (2450:2450:2450))
        (PORT d[8] (2478:2478:2478) (2478:2478:2478))
        (PORT d[9] (2640:2640:2640) (2640:2640:2640))
        (PORT d[10] (1492:1492:1492) (1492:1492:1492))
        (PORT d[11] (2261:2261:2261) (2261:2261:2261))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT stall (2267:2267:2267) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1674:1674:1674) (1674:1674:1674))
        (PORT d[0] (2676:2676:2676) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (2653:2653:2653) (2653:2653:2653))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2015:2015:2015))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1871:1871:1871))
        (PORT d[1] (1824:1824:1824) (1824:1824:1824))
        (PORT d[2] (2214:2214:2214) (2214:2214:2214))
        (PORT d[3] (1826:1826:1826) (1826:1826:1826))
        (PORT d[4] (1911:1911:1911) (1911:1911:1911))
        (PORT d[5] (2129:2129:2129) (2129:2129:2129))
        (PORT d[6] (2614:2614:2614) (2614:2614:2614))
        (PORT d[7] (2464:2464:2464) (2464:2464:2464))
        (PORT d[8] (1897:1897:1897) (1897:1897:1897))
        (PORT d[9] (1521:1521:1521) (1521:1521:1521))
        (PORT d[10] (1507:1507:1507) (1507:1507:1507))
        (PORT d[11] (1489:1489:1489) (1489:1489:1489))
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1702:1702:1702))
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1702:1702:1702) (1702:1702:1702))
        (PORT d[0] (2094:2094:2094) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|decode_b\|eq_node\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (913:913:913))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (516:516:516) (516:516:516))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|wrptr_gp\|counter13a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (4034:4034:4034))
        (PORT d[1] (3090:3090:3090) (3090:3090:3090))
        (PORT d[2] (3059:3059:3059) (3059:3059:3059))
        (PORT d[3] (2758:2758:2758) (2758:2758:2758))
        (PORT d[4] (3594:3594:3594) (3594:3594:3594))
        (PORT d[5] (3456:3456:3456) (3456:3456:3456))
        (PORT d[6] (2798:2798:2798) (2798:2798:2798))
        (PORT d[7] (3322:3322:3322) (3322:3322:3322))
        (PORT d[8] (2896:2896:2896) (2896:2896:2896))
        (PORT d[9] (3240:3240:3240) (3240:3240:3240))
        (PORT d[10] (5699:5699:5699) (5699:5699:5699))
        (PORT d[11] (3163:3163:3163) (3163:3163:3163))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (4317:4317:4317) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (4294:4294:4294) (4294:4294:4294))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1595:1595:1595))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (3032:3032:3032) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3204:3204:3204))
        (PORT d[1] (2458:2458:2458) (2458:2458:2458))
        (PORT d[2] (2794:2794:2794) (2794:2794:2794))
        (PORT d[3] (3098:3098:3098) (3098:3098:3098))
        (PORT d[4] (2822:2822:2822) (2822:2822:2822))
        (PORT d[5] (2826:2826:2826) (2826:2826:2826))
        (PORT d[6] (3155:3155:3155) (3155:3155:3155))
        (PORT d[7] (4196:4196:4196) (4196:4196:4196))
        (PORT d[8] (2725:2725:2725) (2725:2725:2725))
        (PORT d[9] (2533:2533:2533) (2533:2533:2533))
        (PORT d[10] (2690:2690:2690) (2690:2690:2690))
        (PORT d[11] (3013:3013:3013) (3013:3013:3013))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (3050:3050:3050) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2658:2658:2658))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (3050:3050:3050) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (3050:3050:3050) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|addr_store_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (880:880:880))
        (PORT datab (1195:1195:1195) (1195:1195:1195))
        (PORT datac (1448:1448:1448) (1448:1448:1448))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT datain (96:96:96) (96:96:96))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT sdata (2122:2122:2122) (2122:2122:2122))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
        (IOPATH (posedge clk) regout (277:277:277) (277:277:277))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (286:286:286))
      (HOLD ena (posedge clk) (286:286:286))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1468:1468:1468))
        (PORT datab (2692:2692:2692) (2692:2692:2692))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (358:358:358) (358:358:358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2115:2115:2115))
        (PORT d[1] (3126:3126:3126) (3126:3126:3126))
        (PORT d[2] (2857:2857:2857) (2857:2857:2857))
        (PORT d[3] (2864:2864:2864) (2864:2864:2864))
        (PORT d[4] (4888:4888:4888) (4888:4888:4888))
        (PORT d[5] (3158:3158:3158) (3158:3158:3158))
        (PORT d[6] (2928:2928:2928) (2928:2928:2928))
        (PORT d[7] (2419:2419:2419) (2419:2419:2419))
        (PORT d[8] (2882:2882:2882) (2882:2882:2882))
        (PORT d[9] (2258:2258:2258) (2258:2258:2258))
        (PORT d[10] (1877:1877:1877) (1877:1877:1877))
        (PORT d[11] (1908:1908:1908) (1908:1908:1908))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (2548:2548:2548) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (3064:3064:3064) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (3041:3041:3041) (3041:3041:3041))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1913:1913:1913))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (2420:2420:2420) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2258:2258:2258))
        (PORT d[1] (2211:2211:2211) (2211:2211:2211))
        (PORT d[2] (2609:2609:2609) (2609:2609:2609))
        (PORT d[3] (2584:2584:2584) (2584:2584:2584))
        (PORT d[4] (2246:2246:2246) (2246:2246:2246))
        (PORT d[5] (2255:2255:2255) (2255:2255:2255))
        (PORT d[6] (2669:2669:2669) (2669:2669:2669))
        (PORT d[7] (2834:2834:2834) (2834:2834:2834))
        (PORT d[8] (1869:1869:1869) (1869:1869:1869))
        (PORT d[9] (1897:1897:1897) (1897:1897:1897))
        (PORT d[10] (1901:1901:1901) (1901:1901:1901))
        (PORT d[11] (1532:1532:1532) (1532:1532:1532))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2438:2438:2438) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2046:2046:2046))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2438:2438:2438) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (2438:2438:2438) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
        (PORT d[1] (2871:2871:2871) (2871:2871:2871))
        (PORT d[2] (3137:3137:3137) (3137:3137:3137))
        (PORT d[3] (4031:4031:4031) (4031:4031:4031))
        (PORT d[4] (2203:2203:2203) (2203:2203:2203))
        (PORT d[5] (4597:4597:4597) (4597:4597:4597))
        (PORT d[6] (4048:4048:4048) (4048:4048:4048))
        (PORT d[7] (2741:2741:2741) (2741:2741:2741))
        (PORT d[8] (2474:2474:2474) (2474:2474:2474))
        (PORT d[9] (1864:1864:1864) (1864:1864:1864))
        (PORT d[10] (2486:2486:2486) (2486:2486:2486))
        (PORT d[11] (2547:2547:2547) (2547:2547:2547))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (4504:4504:4504) (4504:4504:4504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (2672:2672:2672) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (2649:2649:2649) (2649:2649:2649))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2221:2221:2221))
        (PORT d[1] (2667:2667:2667) (2667:2667:2667))
        (PORT d[2] (2325:2325:2325) (2325:2325:2325))
        (PORT d[3] (2165:2165:2165) (2165:2165:2165))
        (PORT d[4] (2195:2195:2195) (2195:2195:2195))
        (PORT d[5] (2174:2174:2174) (2174:2174:2174))
        (PORT d[6] (2685:2685:2685) (2685:2685:2685))
        (PORT d[7] (2575:2575:2575) (2575:2575:2575))
        (PORT d[8] (2189:2189:2189) (2189:2189:2189))
        (PORT d[9] (1893:1893:1893) (1893:1893:1893))
        (PORT d[10] (1892:1892:1892) (1892:1892:1892))
        (PORT d[11] (2155:2155:2155) (2155:2155:2155))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2584:2584:2584) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2192:2192:2192))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2584:2584:2584) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (2584:2584:2584) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1158:1158:1158))
        (PORT datac (1893:1893:1893) (1893:1893:1893))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2485:2485:2485))
        (PORT d[1] (3144:3144:3144) (3144:3144:3144))
        (PORT d[2] (3126:3126:3126) (3126:3126:3126))
        (PORT d[3] (3086:3086:3086) (3086:3086:3086))
        (PORT d[4] (4464:4464:4464) (4464:4464:4464))
        (PORT d[5] (3109:3109:3109) (3109:3109:3109))
        (PORT d[6] (3177:3177:3177) (3177:3177:3177))
        (PORT d[7] (2444:2444:2444) (2444:2444:2444))
        (PORT d[8] (3864:3864:3864) (3864:3864:3864))
        (PORT d[9] (2208:2208:2208) (2208:2208:2208))
        (PORT d[10] (2250:2250:2250) (2250:2250:2250))
        (PORT d[11] (2266:2266:2266) (2266:2266:2266))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT stall (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT d[0] (3109:3109:3109) (3109:3109:3109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (3086:3086:3086) (3086:3086:3086))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2294:2294:2294))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT ena (2518:2518:2518) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2622:2622:2622))
        (PORT d[1] (2573:2573:2573) (2573:2573:2573))
        (PORT d[2] (2359:2359:2359) (2359:2359:2359))
        (PORT d[3] (2216:2216:2216) (2216:2216:2216))
        (PORT d[4] (2589:2589:2589) (2589:2589:2589))
        (PORT d[5] (2590:2590:2590) (2590:2590:2590))
        (PORT d[6] (2636:2636:2636) (2636:2636:2636))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (1903:1903:1903) (1903:1903:1903))
        (PORT d[9] (1916:1916:1916) (1916:1916:1916))
        (PORT d[10] (1945:1945:1945) (1945:1945:1945))
        (PORT d[11] (2250:2250:2250) (2250:2250:2250))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2144:2144:2144))
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1694:1694:1694))
        (PORT d[0] (2536:2536:2536) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2108:2108:2108))
        (PORT d[1] (3135:3135:3135) (3135:3135:3135))
        (PORT d[2] (3174:3174:3174) (3174:3174:3174))
        (PORT d[3] (2872:2872:2872) (2872:2872:2872))
        (PORT d[4] (4900:4900:4900) (4900:4900:4900))
        (PORT d[5] (3155:3155:3155) (3155:3155:3155))
        (PORT d[6] (2942:2942:2942) (2942:2942:2942))
        (PORT d[7] (2375:2375:2375) (2375:2375:2375))
        (PORT d[8] (3494:3494:3494) (3494:3494:3494))
        (PORT d[9] (2273:2273:2273) (2273:2273:2273))
        (PORT d[10] (2256:2256:2256) (2256:2256:2256))
        (PORT d[11] (1850:1850:1850) (1850:1850:1850))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT stall (2546:2546:2546) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT d[0] (2731:2731:2731) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (2708:2708:2708) (2708:2708:2708))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1967:1967:1967))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT ena (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2230:2230:2230))
        (PORT d[1] (2193:2193:2193) (2193:2193:2193))
        (PORT d[2] (1963:1963:1963) (1963:1963:1963))
        (PORT d[3] (2226:2226:2226) (2226:2226:2226))
        (PORT d[4] (2224:2224:2224) (2224:2224:2224))
        (PORT d[5] (2580:2580:2580) (2580:2580:2580))
        (PORT d[6] (2651:2651:2651) (2651:2651:2651))
        (PORT d[7] (2152:2152:2152) (2152:2152:2152))
        (PORT d[8] (1870:1870:1870) (1870:1870:1870))
        (PORT d[9] (1481:1481:1481) (1481:1481:1481))
        (PORT d[10] (1554:1554:1554) (1554:1554:1554))
        (PORT d[11] (2130:2130:2130) (2130:2130:2130))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1742:1742:1742))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT d[0] (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2465:2465:2465))
        (PORT d[1] (2480:2480:2480) (2480:2480:2480))
        (PORT d[2] (2485:2485:2485) (2485:2485:2485))
        (PORT d[3] (2465:2465:2465) (2465:2465:2465))
        (PORT d[4] (4510:4510:4510) (4510:4510:4510))
        (PORT d[5] (3122:3122:3122) (3122:3122:3122))
        (PORT d[6] (2568:2568:2568) (2568:2568:2568))
        (PORT d[7] (2733:2733:2733) (2733:2733:2733))
        (PORT d[8] (3540:3540:3540) (3540:3540:3540))
        (PORT d[9] (1873:1873:1873) (1873:1873:1873))
        (PORT d[10] (2227:2227:2227) (2227:2227:2227))
        (PORT d[11] (2258:2258:2258) (2258:2258:2258))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT stall (2280:2280:2280) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT d[0] (3089:3089:3089) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (3066:3066:3066) (3066:3066:3066))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1974:1974:1974))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
        (PORT ena (2503:2503:2503) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2598:2598:2598))
        (PORT d[1] (2230:2230:2230) (2230:2230:2230))
        (PORT d[2] (2343:2343:2343) (2343:2343:2343))
        (PORT d[3] (2541:2541:2541) (2541:2541:2541))
        (PORT d[4] (2262:2262:2262) (2262:2262:2262))
        (PORT d[5] (2570:2570:2570) (2570:2570:2570))
        (PORT d[6] (2632:2632:2632) (2632:2632:2632))
        (PORT d[7] (2848:2848:2848) (2848:2848:2848))
        (PORT d[8] (1906:1906:1906) (1906:1906:1906))
        (PORT d[9] (1891:1891:1891) (1891:1891:1891))
        (PORT d[10] (1931:1931:1931) (1931:1931:1931))
        (PORT d[11] (2237:2237:2237) (2237:2237:2237))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2129:2129:2129))
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1684:1684:1684) (1684:1684:1684))
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2079:2079:2079))
        (PORT d[1] (3535:3535:3535) (3535:3535:3535))
        (PORT d[2] (3254:3254:3254) (3254:3254:3254))
        (PORT d[3] (3287:3287:3287) (3287:3287:3287))
        (PORT d[4] (2950:2950:2950) (2950:2950:2950))
        (PORT d[5] (3556:3556:3556) (3556:3556:3556))
        (PORT d[6] (3275:3275:3275) (3275:3275:3275))
        (PORT d[7] (2425:2425:2425) (2425:2425:2425))
        (PORT d[8] (2847:2847:2847) (2847:2847:2847))
        (PORT d[9] (2626:2626:2626) (2626:2626:2626))
        (PORT d[10] (2262:2262:2262) (2262:2262:2262))
        (PORT d[11] (1494:1494:1494) (1494:1494:1494))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT stall (2195:2195:2195) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (2997:2997:2997) (2997:2997:2997))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2008:2008:2008))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1875:1875:1875))
        (PORT d[1] (1860:1860:1860) (1860:1860:1860))
        (PORT d[2] (1942:1942:1942) (1942:1942:1942))
        (PORT d[3] (2187:2187:2187) (2187:2187:2187))
        (PORT d[4] (1856:1856:1856) (1856:1856:1856))
        (PORT d[5] (2621:2621:2621) (2621:2621:2621))
        (PORT d[6] (2622:2622:2622) (2622:2622:2622))
        (PORT d[7] (2482:2482:2482) (2482:2482:2482))
        (PORT d[8] (1899:1899:1899) (1899:1899:1899))
        (PORT d[9] (1534:1534:1534) (1534:1534:1534))
        (PORT d[10] (1533:1533:1533) (1533:1533:1533))
        (PORT d[11] (1517:1517:1517) (1517:1517:1517))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1741:1741:1741))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2133:2133:2133) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datac (1169:1169:1169) (1169:1169:1169))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6236:6236:6236) (6236:6236:6236))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2451:2451:2451))
        (PORT d[1] (3110:3110:3110) (3110:3110:3110))
        (PORT d[2] (2839:2839:2839) (2839:2839:2839))
        (PORT d[3] (2837:2837:2837) (2837:2837:2837))
        (PORT d[4] (4886:4886:4886) (4886:4886:4886))
        (PORT d[5] (3152:3152:3152) (3152:3152:3152))
        (PORT d[6] (2916:2916:2916) (2916:2916:2916))
        (PORT d[7] (2426:2426:2426) (2426:2426:2426))
        (PORT d[8] (3205:3205:3205) (3205:3205:3205))
        (PORT d[9] (2246:2246:2246) (2246:2246:2246))
        (PORT d[10] (1892:1892:1892) (1892:1892:1892))
        (PORT d[11] (2245:2245:2245) (2245:2245:2245))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (2274:2274:2274) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3087:3087:3087) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3064:3064:3064) (3064:3064:3064))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1442:1442:1442))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2260:2260:2260))
        (PORT d[1] (2224:2224:2224) (2224:2224:2224))
        (PORT d[2] (2616:2616:2616) (2616:2616:2616))
        (PORT d[3] (2571:2571:2571) (2571:2571:2571))
        (PORT d[4] (2264:2264:2264) (2264:2264:2264))
        (PORT d[5] (2567:2567:2567) (2567:2567:2567))
        (PORT d[6] (2352:2352:2352) (2352:2352:2352))
        (PORT d[7] (2501:2501:2501) (2501:2501:2501))
        (PORT d[8] (1887:1887:1887) (1887:1887:1887))
        (PORT d[9] (1908:1908:1908) (1908:1908:1908))
        (PORT d[10] (1920:1920:1920) (1920:1920:1920))
        (PORT d[11] (1895:1895:1895) (1895:1895:1895))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2119:2119:2119))
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1691:1691:1691))
        (PORT d[0] (2511:2511:2511) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2095:2095:2095))
        (PORT d[1] (3162:3162:3162) (3162:3162:3162))
        (PORT d[2] (2876:2876:2876) (2876:2876:2876))
        (PORT d[3] (2880:2880:2880) (2880:2880:2880))
        (PORT d[4] (4916:4916:4916) (4916:4916:4916))
        (PORT d[5] (3534:3534:3534) (3534:3534:3534))
        (PORT d[6] (2950:2950:2950) (2950:2950:2950))
        (PORT d[7] (2407:2407:2407) (2407:2407:2407))
        (PORT d[8] (2077:2077:2077) (2077:2077:2077))
        (PORT d[9] (2290:2290:2290) (2290:2290:2290))
        (PORT d[10] (2246:2246:2246) (2246:2246:2246))
        (PORT d[11] (1859:1859:1859) (1859:1859:1859))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (2202:2202:2202) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (2730:2730:2730) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (2707:2707:2707) (2707:2707:2707))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1074:1074:1074))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2110:2110:2110) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1878:1878:1878))
        (PORT d[1] (1829:1829:1829) (1829:1829:1829))
        (PORT d[2] (1966:1966:1966) (1966:1966:1966))
        (PORT d[3] (2196:2196:2196) (2196:2196:2196))
        (PORT d[4] (1834:1834:1834) (1834:1834:1834))
        (PORT d[5] (2600:2600:2600) (2600:2600:2600))
        (PORT d[6] (2324:2324:2324) (2324:2324:2324))
        (PORT d[7] (2490:2490:2490) (2490:2490:2490))
        (PORT d[8] (1541:1541:1541) (1541:1541:1541))
        (PORT d[9] (1524:1524:1524) (1524:1524:1524))
        (PORT d[10] (1556:1556:1556) (1556:1556:1556))
        (PORT d[11] (1527:1527:1527) (1527:1527:1527))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1736:1736:1736))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2128:2128:2128) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1258:1258:1258) (1258:1258:1258))
        (PORT datac (811:811:811) (811:811:811))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (5811:5811:5811) (5811:5811:5811))
        (PORT datad (1368:1368:1368) (1368:1368:1368))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2864:2864:2864))
        (PORT d[1] (2487:2487:2487) (2487:2487:2487))
        (PORT d[2] (2752:2752:2752) (2752:2752:2752))
        (PORT d[3] (4117:4117:4117) (4117:4117:4117))
        (PORT d[4] (2552:2552:2552) (2552:2552:2552))
        (PORT d[5] (4614:4614:4614) (4614:4614:4614))
        (PORT d[6] (4706:4706:4706) (4706:4706:4706))
        (PORT d[7] (3090:3090:3090) (3090:3090:3090))
        (PORT d[8] (2792:2792:2792) (2792:2792:2792))
        (PORT d[9] (1897:1897:1897) (1897:1897:1897))
        (PORT d[10] (2520:2520:2520) (2520:2520:2520))
        (PORT d[11] (2559:2559:2559) (2559:2559:2559))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT stall (4473:4473:4473) (4473:4473:4473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1668:1668:1668) (1668:1668:1668))
        (PORT d[0] (3051:3051:3051) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (3028:3028:3028) (3028:3028:3028))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (769:769:769))
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT ena (2417:2417:2417) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2555:2555:2555))
        (PORT d[1] (2302:2302:2302) (2302:2302:2302))
        (PORT d[2] (2331:2331:2331) (2331:2331:2331))
        (PORT d[3] (2515:2515:2515) (2515:2515:2515))
        (PORT d[4] (2225:2225:2225) (2225:2225:2225))
        (PORT d[5] (2523:2523:2523) (2523:2523:2523))
        (PORT d[6] (3381:3381:3381) (3381:3381:3381))
        (PORT d[7] (2509:2509:2509) (2509:2509:2509))
        (PORT d[8] (1920:1920:1920) (1920:1920:1920))
        (PORT d[9] (1899:1899:1899) (1899:1899:1899))
        (PORT d[10] (1908:1908:1908) (1908:1908:1908))
        (PORT d[11] (1552:1552:1552) (1552:1552:1552))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2043:2043:2043))
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2477:2477:2477))
        (PORT d[1] (2891:2891:2891) (2891:2891:2891))
        (PORT d[2] (3440:3440:3440) (3440:3440:3440))
        (PORT d[3] (3664:3664:3664) (3664:3664:3664))
        (PORT d[4] (2580:2580:2580) (2580:2580:2580))
        (PORT d[5] (4331:4331:4331) (4331:4331:4331))
        (PORT d[6] (4051:4051:4051) (4051:4051:4051))
        (PORT d[7] (2375:2375:2375) (2375:2375:2375))
        (PORT d[8] (2492:2492:2492) (2492:2492:2492))
        (PORT d[9] (2203:2203:2203) (2203:2203:2203))
        (PORT d[10] (2144:2144:2144) (2144:2144:2144))
        (PORT d[11] (2904:2904:2904) (2904:2904:2904))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT stall (4509:4509:4509) (4509:4509:4509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT d[0] (2666:2666:2666) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2643:2643:2643) (2643:2643:2643))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1130:1130:1130))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2189:2189:2189))
        (PORT d[1] (2680:2680:2680) (2680:2680:2680))
        (PORT d[2] (1945:1945:1945) (1945:1945:1945))
        (PORT d[3] (2180:2180:2180) (2180:2180:2180))
        (PORT d[4] (1847:1847:1847) (1847:1847:1847))
        (PORT d[5] (2579:2579:2579) (2579:2579:2579))
        (PORT d[6] (2655:2655:2655) (2655:2655:2655))
        (PORT d[7] (2591:2591:2591) (2591:2591:2591))
        (PORT d[8] (2258:2258:2258) (2258:2258:2258))
        (PORT d[9] (1515:1515:1515) (1515:1515:1515))
        (PORT d[10] (1533:1533:1533) (1533:1533:1533))
        (PORT d[11] (1187:1187:1187) (1187:1187:1187))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1801:1801:1801))
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1683:1683:1683))
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1933:1933:1933) (1933:1933:1933))
        (PORT datac (1573:1573:1573) (1573:1573:1573))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6074:6074:6074) (6074:6074:6074))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3713:3713:3713))
        (PORT d[1] (3436:3436:3436) (3436:3436:3436))
        (PORT d[2] (3414:3414:3414) (3414:3414:3414))
        (PORT d[3] (3110:3110:3110) (3110:3110:3110))
        (PORT d[4] (3958:3958:3958) (3958:3958:3958))
        (PORT d[5] (3830:3830:3830) (3830:3830:3830))
        (PORT d[6] (2411:2411:2411) (2411:2411:2411))
        (PORT d[7] (3744:3744:3744) (3744:3744:3744))
        (PORT d[8] (3356:3356:3356) (3356:3356:3356))
        (PORT d[9] (3658:3658:3658) (3658:3658:3658))
        (PORT d[10] (5051:5051:5051) (5051:5051:5051))
        (PORT d[11] (3313:3313:3313) (3313:3313:3313))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (2985:2985:2985) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4588:4588:4588) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4565:4565:4565) (4565:4565:4565))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2077:2077:2077))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2805:2805:2805))
        (PORT d[1] (2406:2406:2406) (2406:2406:2406))
        (PORT d[2] (2690:2690:2690) (2690:2690:2690))
        (PORT d[3] (2710:2710:2710) (2710:2710:2710))
        (PORT d[4] (3234:3234:3234) (3234:3234:3234))
        (PORT d[5] (2880:2880:2880) (2880:2880:2880))
        (PORT d[6] (3221:3221:3221) (3221:3221:3221))
        (PORT d[7] (3082:3082:3082) (3082:3082:3082))
        (PORT d[8] (2723:2723:2723) (2723:2723:2723))
        (PORT d[9] (2391:2391:2391) (2391:2391:2391))
        (PORT d[10] (2671:2671:2671) (2671:2671:2671))
        (PORT d[11] (2334:2334:2334) (2334:2334:2334))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2631:2631:2631) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2239:2239:2239))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2631:2631:2631) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT d[0] (2631:2631:2631) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2073:2073:2073))
        (PORT d[1] (3298:3298:3298) (3298:3298:3298))
        (PORT d[2] (3558:3558:3558) (3558:3558:3558))
        (PORT d[3] (3342:3342:3342) (3342:3342:3342))
        (PORT d[4] (2943:2943:2943) (2943:2943:2943))
        (PORT d[5] (3585:3585:3585) (3585:3585:3585))
        (PORT d[6] (1781:1781:1781) (1781:1781:1781))
        (PORT d[7] (1725:1725:1725) (1725:1725:1725))
        (PORT d[8] (1739:1739:1739) (1739:1739:1739))
        (PORT d[9] (2646:2646:2646) (2646:2646:2646))
        (PORT d[10] (2398:2398:2398) (2398:2398:2398))
        (PORT d[11] (1447:1447:1447) (1447:1447:1447))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT stall (2587:2587:2587) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT d[0] (2321:2321:2321) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1090:1090:1090))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1778:1778:1778) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1479:1479:1479))
        (PORT d[1] (2255:2255:2255) (2255:2255:2255))
        (PORT d[2] (1562:1562:1562) (1562:1562:1562))
        (PORT d[3] (2145:2145:2145) (2145:2145:2145))
        (PORT d[4] (1476:1476:1476) (1476:1476:1476))
        (PORT d[5] (2956:2956:2956) (2956:2956:2956))
        (PORT d[6] (2598:2598:2598) (2598:2598:2598))
        (PORT d[7] (2150:2150:2150) (2150:2150:2150))
        (PORT d[8] (1916:1916:1916) (1916:1916:1916))
        (PORT d[9] (1162:1162:1162) (1162:1162:1162))
        (PORT d[10] (1166:1166:1166) (1166:1166:1166))
        (PORT d[11] (1174:1174:1174) (1174:1174:1174))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (1796:1796:1796) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1404:1404:1404))
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT ena (1796:1796:1796) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1698:1698:1698))
        (PORT d[0] (1796:1796:1796) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (2499:2499:2499) (2499:2499:2499))
        (PORT datad (1462:1462:1462) (1462:1462:1462))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5661:5661:5661) (5661:5661:5661))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2108:2108:2108))
        (PORT d[1] (3269:3269:3269) (3269:3269:3269))
        (PORT d[2] (3498:3498:3498) (3498:3498:3498))
        (PORT d[3] (3633:3633:3633) (3633:3633:3633))
        (PORT d[4] (2591:2591:2591) (2591:2591:2591))
        (PORT d[5] (3978:3978:3978) (3978:3978:3978))
        (PORT d[6] (3664:3664:3664) (3664:3664:3664))
        (PORT d[7] (3118:3118:3118) (3118:3118:3118))
        (PORT d[8] (2081:2081:2081) (2081:2081:2081))
        (PORT d[9] (2221:2221:2221) (2221:2221:2221))
        (PORT d[10] (2383:2383:2383) (2383:2383:2383))
        (PORT d[11] (2941:2941:2941) (2941:2941:2941))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT stall (2299:2299:2299) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1667:1667:1667) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1667:1667:1667))
        (PORT d[0] (2665:2665:2665) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (2642:2642:2642) (2642:2642:2642))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1439:1439:1439))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
        (PORT ena (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1851:1851:1851))
        (PORT d[1] (2237:2237:2237) (2237:2237:2237))
        (PORT d[2] (1927:1927:1927) (1927:1927:1927))
        (PORT d[3] (2146:2146:2146) (2146:2146:2146))
        (PORT d[4] (1821:1821:1821) (1821:1821:1821))
        (PORT d[5] (2952:2952:2952) (2952:2952:2952))
        (PORT d[6] (2616:2616:2616) (2616:2616:2616))
        (PORT d[7] (2142:2142:2142) (2142:2142:2142))
        (PORT d[8] (1903:1903:1903) (1903:1903:1903))
        (PORT d[9] (1508:1508:1508) (1508:1508:1508))
        (PORT d[10] (1514:1514:1514) (1514:1514:1514))
        (PORT d[11] (1802:1802:1802) (1802:1802:1802))
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1787:1787:1787))
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1695:1695:1695) (1695:1695:1695))
        (PORT d[0] (2179:2179:2179) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2087:2087:2087))
        (PORT d[1] (3292:3292:3292) (3292:3292:3292))
        (PORT d[2] (3266:3266:3266) (3266:3266:3266))
        (PORT d[3] (3280:3280:3280) (3280:3280:3280))
        (PORT d[4] (2933:2933:2933) (2933:2933:2933))
        (PORT d[5] (3947:3947:3947) (3947:3947:3947))
        (PORT d[6] (3668:3668:3668) (3668:3668:3668))
        (PORT d[7] (3464:3464:3464) (3464:3464:3464))
        (PORT d[8] (2460:2460:2460) (2460:2460:2460))
        (PORT d[9] (2226:2226:2226) (2226:2226:2226))
        (PORT d[10] (2694:2694:2694) (2694:2694:2694))
        (PORT d[11] (2947:2947:2947) (2947:2947:2947))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT stall (2599:2599:2599) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1670:1670:1670))
        (PORT d[0] (2662:2662:2662) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (2639:2639:2639) (2639:2639:2639))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1442:1442:1442))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
        (PORT ena (2064:2064:2064) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (1819:1819:1819))
        (PORT d[1] (2255:2255:2255) (2255:2255:2255))
        (PORT d[2] (1921:1921:1921) (1921:1921:1921))
        (PORT d[3] (1805:1805:1805) (1805:1805:1805))
        (PORT d[4] (1806:1806:1806) (1806:1806:1806))
        (PORT d[5] (2490:2490:2490) (2490:2490:2490))
        (PORT d[6] (2626:2626:2626) (2626:2626:2626))
        (PORT d[7] (2102:2102:2102) (2102:2102:2102))
        (PORT d[8] (1907:1907:1907) (1907:1907:1907))
        (PORT d[9] (1501:1501:1501) (1501:1501:1501))
        (PORT d[10] (1468:1468:1468) (1468:1468:1468))
        (PORT d[11] (2190:2190:2190) (2190:2190:2190))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (2082:2082:2082) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1690:1690:1690))
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT ena (2082:2082:2082) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1697:1697:1697) (1697:1697:1697))
        (PORT d[0] (2082:2082:2082) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1540:1540:1540) (1540:1540:1540))
        (PORT datac (1465:1465:1465) (1465:1465:1465))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5388:5388:5388) (5388:5388:5388))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1377:1377:1377) (1377:1377:1377))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2810:2810:2810))
        (PORT d[1] (2753:2753:2753) (2753:2753:2753))
        (PORT d[2] (4169:4169:4169) (4169:4169:4169))
        (PORT d[3] (3889:3889:3889) (3889:3889:3889))
        (PORT d[4] (3376:3376:3376) (3376:3376:3376))
        (PORT d[5] (4124:4124:4124) (4124:4124:4124))
        (PORT d[6] (2765:2765:2765) (2765:2765:2765))
        (PORT d[7] (4511:4511:4511) (4511:4511:4511))
        (PORT d[8] (3470:3470:3470) (3470:3470:3470))
        (PORT d[9] (4714:4714:4714) (4714:4714:4714))
        (PORT d[10] (3242:3242:3242) (3242:3242:3242))
        (PORT d[11] (3877:3877:3877) (3877:3877:3877))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (3923:3923:3923) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3515:3515:3515) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3492:3492:3492) (3492:3492:3492))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1947:1947:1947))
        (PORT clk (1688:1688:1688) (1688:1688:1688))
        (PORT ena (2936:2936:2936) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3183:3183:3183))
        (PORT d[1] (2452:2452:2452) (2452:2452:2452))
        (PORT d[2] (2461:2461:2461) (2461:2461:2461))
        (PORT d[3] (2798:2798:2798) (2798:2798:2798))
        (PORT d[4] (3409:3409:3409) (3409:3409:3409))
        (PORT d[5] (3945:3945:3945) (3945:3945:3945))
        (PORT d[6] (3741:3741:3741) (3741:3741:3741))
        (PORT d[7] (3053:3053:3053) (3053:3053:3053))
        (PORT d[8] (2477:2477:2477) (2477:2477:2477))
        (PORT d[9] (2790:2790:2790) (2790:2790:2790))
        (PORT d[10] (2707:2707:2707) (2707:2707:2707))
        (PORT d[11] (3104:3104:3104) (3104:3104:3104))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2954:2954:2954) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2562:2562:2562))
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT ena (2954:2954:2954) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1706:1706:1706) (1706:1706:1706))
        (PORT d[0] (2954:2954:2954) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3132:3132:3132))
        (PORT d[1] (3359:3359:3359) (3359:3359:3359))
        (PORT d[2] (4508:4508:4508) (4508:4508:4508))
        (PORT d[3] (4232:4232:4232) (4232:4232:4232))
        (PORT d[4] (3026:3026:3026) (3026:3026:3026))
        (PORT d[5] (4174:4174:4174) (4174:4174:4174))
        (PORT d[6] (2764:2764:2764) (2764:2764:2764))
        (PORT d[7] (4513:4513:4513) (4513:4513:4513))
        (PORT d[8] (3776:3776:3776) (3776:3776:3776))
        (PORT d[9] (4742:4742:4742) (4742:4742:4742))
        (PORT d[10] (3910:3910:3910) (3910:3910:3910))
        (PORT d[11] (3906:3906:3906) (3906:3906:3906))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (3579:3579:3579) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3540:3540:3540) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3517:3517:3517) (3517:3517:3517))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2227:2227:2227))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2950:2950:2950) (2950:2950:2950))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
        (PORT d[1] (2791:2791:2791) (2791:2791:2791))
        (PORT d[2] (2826:2826:2826) (2826:2826:2826))
        (PORT d[3] (2793:2793:2793) (2793:2793:2793))
        (PORT d[4] (3070:3070:3070) (3070:3070:3070))
        (PORT d[5] (3725:3725:3725) (3725:3725:3725))
        (PORT d[6] (3744:3744:3744) (3744:3744:3744))
        (PORT d[7] (2985:2985:2985) (2985:2985:2985))
        (PORT d[8] (2819:2819:2819) (2819:2819:2819))
        (PORT d[9] (2805:2805:2805) (2805:2805:2805))
        (PORT d[10] (2706:2706:2706) (2706:2706:2706))
        (PORT d[11] (3042:3042:3042) (3042:3042:3042))
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT ena (2968:2968:2968) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2576:2576:2576))
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT ena (2968:2968:2968) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1711:1711:1711))
        (PORT d[0] (2968:2968:2968) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (3259:3259:3259) (3259:3259:3259))
        (PORT datad (3256:3256:3256) (3256:3256:3256))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (5892:5892:5892) (5892:5892:5892))
        (PORT datad (1360:1360:1360) (1360:1360:1360))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3177:3177:3177))
        (PORT d[1] (3099:3099:3099) (3099:3099:3099))
        (PORT d[2] (4140:4140:4140) (4140:4140:4140))
        (PORT d[3] (3872:3872:3872) (3872:3872:3872))
        (PORT d[4] (3426:3426:3426) (3426:3426:3426))
        (PORT d[5] (3631:3631:3631) (3631:3631:3631))
        (PORT d[6] (2414:2414:2414) (2414:2414:2414))
        (PORT d[7] (4505:4505:4505) (4505:4505:4505))
        (PORT d[8] (3815:3815:3815) (3815:3815:3815))
        (PORT d[9] (4709:4709:4709) (4709:4709:4709))
        (PORT d[10] (4311:4311:4311) (4311:4311:4311))
        (PORT d[11] (3884:3884:3884) (3884:3884:3884))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (3581:3581:3581) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (3539:3539:3539) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (3516:3516:3516) (3516:3516:3516))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1105:1105:1105))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT ena (2612:2612:2612) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2812:2812:2812))
        (PORT d[1] (2433:2433:2433) (2433:2433:2433))
        (PORT d[2] (2463:2463:2463) (2463:2463:2463))
        (PORT d[3] (2429:2429:2429) (2429:2429:2429))
        (PORT d[4] (3746:3746:3746) (3746:3746:3746))
        (PORT d[5] (3621:3621:3621) (3621:3621:3621))
        (PORT d[6] (3670:3670:3670) (3670:3670:3670))
        (PORT d[7] (3071:3071:3071) (3071:3071:3071))
        (PORT d[8] (2450:2450:2450) (2450:2450:2450))
        (PORT d[9] (2762:2762:2762) (2762:2762:2762))
        (PORT d[10] (2379:2379:2379) (2379:2379:2379))
        (PORT d[11] (3004:3004:3004) (3004:3004:3004))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2238:2238:2238))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT d[0] (2630:2630:2630) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3190:3190:3190))
        (PORT d[1] (3123:3123:3123) (3123:3123:3123))
        (PORT d[2] (3810:3810:3810) (3810:3810:3810))
        (PORT d[3] (3855:3855:3855) (3855:3855:3855))
        (PORT d[4] (3413:3413:3413) (3413:3413:3413))
        (PORT d[5] (4502:4502:4502) (4502:4502:4502))
        (PORT d[6] (2396:2396:2396) (2396:2396:2396))
        (PORT d[7] (4141:4141:4141) (4141:4141:4141))
        (PORT d[8] (3826:3826:3826) (3826:3826:3826))
        (PORT d[9] (5055:5055:5055) (5055:5055:5055))
        (PORT d[10] (4310:4310:4310) (4310:4310:4310))
        (PORT d[11] (3522:3522:3522) (3522:3522:3522))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT stall (3592:3592:3592) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1669:1669:1669) (1669:1669:1669))
        (PORT d[0] (3537:3537:3537) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (3514:3514:3514) (3514:3514:3514))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1119:1119:1119))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2806:2806:2806))
        (PORT d[1] (2416:2416:2416) (2416:2416:2416))
        (PORT d[2] (2772:2772:2772) (2772:2772:2772))
        (PORT d[3] (2434:2434:2434) (2434:2434:2434))
        (PORT d[4] (3649:3649:3649) (3649:3649:3649))
        (PORT d[5] (3616:3616:3616) (3616:3616:3616))
        (PORT d[6] (2838:2838:2838) (2838:2838:2838))
        (PORT d[7] (3087:3087:3087) (3087:3087:3087))
        (PORT d[8] (2461:2461:2461) (2461:2461:2461))
        (PORT d[9] (2444:2444:2444) (2444:2444:2444))
        (PORT d[10] (2347:2347:2347) (2347:2347:2347))
        (PORT d[11] (2980:2980:2980) (2980:2980:2980))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1696:1696:1696) (1696:1696:1696))
        (PORT d[0] (2627:2627:2627) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (2904:2904:2904) (2904:2904:2904))
        (PORT datad (2871:2871:2871) (2871:2871:2871))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5774:5774:5774))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3689:3689:3689))
        (PORT d[1] (3402:3402:3402) (3402:3402:3402))
        (PORT d[2] (3411:3411:3411) (3411:3411:3411))
        (PORT d[3] (3090:3090:3090) (3090:3090:3090))
        (PORT d[4] (3933:3933:3933) (3933:3933:3933))
        (PORT d[5] (3483:3483:3483) (3483:3483:3483))
        (PORT d[6] (2440:2440:2440) (2440:2440:2440))
        (PORT d[7] (3698:3698:3698) (3698:3698:3698))
        (PORT d[8] (3335:3335:3335) (3335:3335:3335))
        (PORT d[9] (3946:3946:3946) (3946:3946:3946))
        (PORT d[10] (5073:5073:5073) (5073:5073:5073))
        (PORT d[11] (3132:3132:3132) (3132:3132:3132))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (3263:3263:3263) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (4290:4290:4290) (4290:4290:4290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (4267:4267:4267) (4267:4267:4267))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1714:1714:1714))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2642:2642:2642) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2828:2828:2828))
        (PORT d[1] (2402:2402:2402) (2402:2402:2402))
        (PORT d[2] (2416:2416:2416) (2416:2416:2416))
        (PORT d[3] (3063:3063:3063) (3063:3063:3063))
        (PORT d[4] (2870:2870:2870) (2870:2870:2870))
        (PORT d[5] (3142:3142:3142) (3142:3142:3142))
        (PORT d[6] (3214:3214:3214) (3214:3214:3214))
        (PORT d[7] (3833:3833:3833) (3833:3833:3833))
        (PORT d[8] (2391:2391:2391) (2391:2391:2391))
        (PORT d[9] (2423:2423:2423) (2423:2423:2423))
        (PORT d[10] (2678:2678:2678) (2678:2678:2678))
        (PORT d[11] (2997:2997:2997) (2997:2997:2997))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2660:2660:2660) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2268:2268:2268))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2660:2660:2660) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2660:2660:2660) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3706:3706:3706))
        (PORT d[1] (3382:3382:3382) (3382:3382:3382))
        (PORT d[2] (3389:3389:3389) (3389:3389:3389))
        (PORT d[3] (3455:3455:3455) (3455:3455:3455))
        (PORT d[4] (3951:3951:3951) (3951:3951:3951))
        (PORT d[5] (3815:3815:3815) (3815:3815:3815))
        (PORT d[6] (2424:2424:2424) (2424:2424:2424))
        (PORT d[7] (3729:3729:3729) (3729:3729:3729))
        (PORT d[8] (3349:3349:3349) (3349:3349:3349))
        (PORT d[9] (3641:3641:3641) (3641:3641:3641))
        (PORT d[10] (5395:5395:5395) (5395:5395:5395))
        (PORT d[11] (3110:3110:3110) (3110:3110:3110))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (3278:3278:3278) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (4244:4244:4244) (4244:4244:4244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (4221:4221:4221) (4221:4221:4221))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1063:1063:1063))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT d[1] (2102:2102:2102) (2102:2102:2102))
        (PORT d[2] (2414:2414:2414) (2414:2414:2414))
        (PORT d[3] (3043:3043:3043) (3043:3043:3043))
        (PORT d[4] (2868:2868:2868) (2868:2868:2868))
        (PORT d[5] (2875:2875:2875) (2875:2875:2875))
        (PORT d[6] (3436:3436:3436) (3436:3436:3436))
        (PORT d[7] (3417:3417:3417) (3417:3417:3417))
        (PORT d[8] (2757:2757:2757) (2757:2757:2757))
        (PORT d[9] (2413:2413:2413) (2413:2413:2413))
        (PORT d[10] (2341:2341:2341) (2341:2341:2341))
        (PORT d[11] (2980:2980:2980) (2980:2980:2980))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2643:2643:2643) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2251:2251:2251))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2643:2643:2643) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2643:2643:2643) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (2586:2586:2586) (2586:2586:2586))
        (PORT datad (1628:1628:1628) (1628:1628:1628))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5890:5890:5890) (5890:5890:5890))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3153:3153:3153))
        (PORT d[1] (3092:3092:3092) (3092:3092:3092))
        (PORT d[2] (4149:4149:4149) (4149:4149:4149))
        (PORT d[3] (3870:3870:3870) (3870:3870:3870))
        (PORT d[4] (3393:3393:3393) (3393:3393:3393))
        (PORT d[5] (4151:4151:4151) (4151:4151:4151))
        (PORT d[6] (2731:2731:2731) (2731:2731:2731))
        (PORT d[7] (4516:4516:4516) (4516:4516:4516))
        (PORT d[8] (3069:3069:3069) (3069:3069:3069))
        (PORT d[9] (4406:4406:4406) (4406:4406:4406))
        (PORT d[10] (4288:4288:4288) (4288:4288:4288))
        (PORT d[11] (3879:3879:3879) (3879:3879:3879))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT stall (3953:3953:3953) (3953:3953:3953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT d[0] (3468:3468:3468) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (3445:3445:3445) (3445:3445:3445))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1070:1070:1070))
        (PORT clk (1681:1681:1681) (1681:1681:1681))
        (PORT ena (2940:2940:2940) (2940:2940:2940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3171:3171:3171))
        (PORT d[1] (2456:2456:2456) (2456:2456:2456))
        (PORT d[2] (2488:2488:2488) (2488:2488:2488))
        (PORT d[3] (2777:2777:2777) (2777:2777:2777))
        (PORT d[4] (3445:3445:3445) (3445:3445:3445))
        (PORT d[5] (3643:3643:3643) (3643:3643:3643))
        (PORT d[6] (3720:3720:3720) (3720:3720:3720))
        (PORT d[7] (3377:3377:3377) (3377:3377:3377))
        (PORT d[8] (2477:2477:2477) (2477:2477:2477))
        (PORT d[9] (2792:2792:2792) (2792:2792:2792))
        (PORT d[10] (2700:2700:2700) (2700:2700:2700))
        (PORT d[11] (3012:3012:3012) (3012:3012:3012))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2958:2958:2958) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT ena (2958:2958:2958) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1699:1699:1699))
        (PORT d[0] (2958:2958:2958) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2491:2491:2491))
        (PORT d[1] (2884:2884:2884) (2884:2884:2884))
        (PORT d[2] (3139:3139:3139) (3139:3139:3139))
        (PORT d[3] (3670:3670:3670) (3670:3670:3670))
        (PORT d[4] (2561:2561:2561) (2561:2561:2561))
        (PORT d[5] (4593:4593:4593) (4593:4593:4593))
        (PORT d[6] (4062:4062:4062) (4062:4062:4062))
        (PORT d[7] (3084:3084:3084) (3084:3084:3084))
        (PORT d[8] (2445:2445:2445) (2445:2445:2445))
        (PORT d[9] (1855:1855:1855) (1855:1855:1855))
        (PORT d[10] (2465:2465:2465) (2465:2465:2465))
        (PORT d[11] (2571:2571:2571) (2571:2571:2571))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT stall (4526:4526:4526) (4526:4526:4526))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT d[0] (3004:3004:3004) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2981:2981:2981) (2981:2981:2981))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1925:1925:1925))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
        (PORT ena (2559:2559:2559) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2186:2186:2186))
        (PORT d[1] (2684:2684:2684) (2684:2684:2684))
        (PORT d[2] (2709:2709:2709) (2709:2709:2709))
        (PORT d[3] (2186:2186:2186) (2186:2186:2186))
        (PORT d[4] (2202:2202:2202) (2202:2202:2202))
        (PORT d[5] (2243:2243:2243) (2243:2243:2243))
        (PORT d[6] (2678:2678:2678) (2678:2678:2678))
        (PORT d[7] (2577:2577:2577) (2577:2577:2577))
        (PORT d[8] (1891:1891:1891) (1891:1891:1891))
        (PORT d[9] (1868:1868:1868) (1868:1868:1868))
        (PORT d[10] (1876:1876:1876) (1876:1876:1876))
        (PORT d[11] (2150:2150:2150) (2150:2150:2150))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2577:2577:2577) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2185:2185:2185))
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT ena (2577:2577:2577) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1693:1693:1693))
        (PORT d[0] (2577:2577:2577) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (2729:2729:2729) (2729:2729:2729))
        (PORT datad (1869:1869:1869) (1869:1869:1869))
        (IOPATH datab combout (491:491:491) (491:491:491))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6635:6635:6635) (6635:6635:6635))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2527:2527:2527))
        (PORT d[1] (2846:2846:2846) (2846:2846:2846))
        (PORT d[2] (3107:3107:3107) (3107:3107:3107))
        (PORT d[3] (4149:4149:4149) (4149:4149:4149))
        (PORT d[4] (2529:2529:2529) (2529:2529:2529))
        (PORT d[5] (4608:4608:4608) (4608:4608:4608))
        (PORT d[6] (4408:4408:4408) (4408:4408:4408))
        (PORT d[7] (3088:3088:3088) (3088:3088:3088))
        (PORT d[8] (2786:2786:2786) (2786:2786:2786))
        (PORT d[9] (1886:1886:1886) (1886:1886:1886))
        (PORT d[10] (2521:2521:2521) (2521:2521:2521))
        (PORT d[11] (2924:2924:2924) (2924:2924:2924))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT stall (4171:4171:4171) (4171:4171:4171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT d[0] (3034:3034:3034) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1063:1063:1063))
        (PORT clk (1687:1687:1687) (1687:1687:1687))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2211:2211:2211))
        (PORT d[1] (2661:2661:2661) (2661:2661:2661))
        (PORT d[2] (2674:2674:2674) (2674:2674:2674))
        (PORT d[3] (2503:2503:2503) (2503:2503:2503))
        (PORT d[4] (2225:2225:2225) (2225:2225:2225))
        (PORT d[5] (2511:2511:2511) (2511:2511:2511))
        (PORT d[6] (3018:3018:3018) (3018:3018:3018))
        (PORT d[7] (2537:2537:2537) (2537:2537:2537))
        (PORT d[8] (1921:1921:1921) (1921:1921:1921))
        (PORT d[9] (1894:1894:1894) (1894:1894:1894))
        (PORT d[10] (1891:1891:1891) (1891:1891:1891))
        (PORT d[11] (2199:2199:2199) (2199:2199:2199))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2199:2199:2199))
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1705:1705:1705) (1705:1705:1705))
        (PORT d[0] (2591:2591:2591) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1939:1939:1939))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
        (PORT d[1] (3255:3255:3255) (3255:3255:3255))
        (PORT d[2] (3505:3505:3505) (3505:3505:3505))
        (PORT d[3] (3658:3658:3658) (3658:3658:3658))
        (PORT d[4] (2594:2594:2594) (2594:2594:2594))
        (PORT d[5] (3992:3992:3992) (3992:3992:3992))
        (PORT d[6] (4024:4024:4024) (4024:4024:4024))
        (PORT d[7] (3112:3112:3112) (3112:3112:3112))
        (PORT d[8] (2407:2407:2407) (2407:2407:2407))
        (PORT d[9] (1504:1504:1504) (1504:1504:1504))
        (PORT d[10] (2052:2052:2052) (2052:2052:2052))
        (PORT d[11] (2526:2526:2526) (2526:2526:2526))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (4530:4530:4530) (4530:4530:4530))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (2660:2660:2660) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1703:1703:1703))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2176:2176:2176))
        (PORT d[1] (1877:1877:1877) (1877:1877:1877))
        (PORT d[2] (1939:1939:1939) (1939:1939:1939))
        (PORT d[3] (1814:1814:1814) (1814:1814:1814))
        (PORT d[4] (2555:2555:2555) (2555:2555:2555))
        (PORT d[5] (2926:2926:2926) (2926:2926:2926))
        (PORT d[6] (2643:2643:2643) (2643:2643:2643))
        (PORT d[7] (2144:2144:2144) (2144:2144:2144))
        (PORT d[8] (1863:1863:1863) (1863:1863:1863))
        (PORT d[9] (1520:1520:1520) (1520:1520:1520))
        (PORT d[10] (1505:1505:1505) (1505:1505:1505))
        (PORT d[11] (2136:2136:2136) (2136:2136:2136))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1711:1711:1711))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT d[0] (2103:2103:2103) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1919:1919:1919))
        (PORT datac (1683:1683:1683) (1683:1683:1683))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (833:833:833) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (6084:6084:6084) (6084:6084:6084))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3388:3388:3388))
        (PORT d[1] (3092:3092:3092) (3092:3092:3092))
        (PORT d[2] (3074:3074:3074) (3074:3074:3074))
        (PORT d[3] (3073:3073:3073) (3073:3073:3073))
        (PORT d[4] (3608:3608:3608) (3608:3608:3608))
        (PORT d[5] (2818:2818:2818) (2818:2818:2818))
        (PORT d[6] (2813:2813:2813) (2813:2813:2813))
        (PORT d[7] (2696:2696:2696) (2696:2696:2696))
        (PORT d[8] (2911:2911:2911) (2911:2911:2911))
        (PORT d[9] (3594:3594:3594) (3594:3594:3594))
        (PORT d[10] (5790:5790:5790) (5790:5790:5790))
        (PORT d[11] (3509:3509:3509) (3509:3509:3509))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT stall (2990:2990:2990) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1663:1663:1663) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1663:1663:1663))
        (PORT d[0] (4334:4334:4334) (4334:4334:4334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (4311:4311:4311) (4311:4311:4311))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1426:1426:1426))
        (PORT clk (1671:1671:1671) (1671:1671:1671))
        (PORT ena (3022:3022:3022) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3193:3193:3193))
        (PORT d[1] (2471:2471:2471) (2471:2471:2471))
        (PORT d[2] (2772:2772:2772) (2772:2772:2772))
        (PORT d[3] (3076:3076:3076) (3076:3076:3076))
        (PORT d[4] (2753:2753:2753) (2753:2753:2753))
        (PORT d[5] (3176:3176:3176) (3176:3176:3176))
        (PORT d[6] (3236:3236:3236) (3236:3236:3236))
        (PORT d[7] (4205:4205:4205) (4205:4205:4205))
        (PORT d[8] (2741:2741:2741) (2741:2741:2741))
        (PORT d[9] (2498:2498:2498) (2498:2498:2498))
        (PORT d[10] (2961:2961:2961) (2961:2961:2961))
        (PORT d[11] (3029:3029:3029) (3029:3029:3029))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (3040:3040:3040) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2648:2648:2648))
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT ena (3040:3040:3040) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1689:1689:1689) (1689:1689:1689))
        (PORT d[0] (3040:3040:3040) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3347:3347:3347))
        (PORT d[1] (2771:2771:2771) (2771:2771:2771))
        (PORT d[2] (2735:2735:2735) (2735:2735:2735))
        (PORT d[3] (3084:3084:3084) (3084:3084:3084))
        (PORT d[4] (3967:3967:3967) (3967:3967:3967))
        (PORT d[5] (3461:3461:3461) (3461:3461:3461))
        (PORT d[6] (2796:2796:2796) (2796:2796:2796))
        (PORT d[7] (3330:3330:3330) (3330:3330:3330))
        (PORT d[8] (2917:2917:2917) (2917:2917:2917))
        (PORT d[9] (3608:3608:3608) (3608:3608:3608))
        (PORT d[10] (5690:5690:5690) (5690:5690:5690))
        (PORT d[11] (3147:3147:3147) (3147:3147:3147))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (2919:2919:2919) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (4306:4306:4306) (4306:4306:4306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (4283:4283:4283) (4283:4283:4283))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1466:1466:1466))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2971:2971:2971) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3170:3170:3170))
        (PORT d[1] (2123:2123:2123) (2123:2123:2123))
        (PORT d[2] (2426:2426:2426) (2426:2426:2426))
        (PORT d[3] (3064:3064:3064) (3064:3064:3064))
        (PORT d[4] (3146:3146:3146) (3146:3146:3146))
        (PORT d[5] (2802:2802:2802) (2802:2802:2802))
        (PORT d[6] (3231:3231:3231) (3231:3231:3231))
        (PORT d[7] (3836:3836:3836) (3836:3836:3836))
        (PORT d[8] (2757:2757:2757) (2757:2757:2757))
        (PORT d[9] (2510:2510:2510) (2510:2510:2510))
        (PORT d[10] (2691:2691:2691) (2691:2691:2691))
        (PORT d[11] (2999:2999:2999) (2999:2999:2999))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2989:2989:2989) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2989:2989:2989) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (2989:2989:2989) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2567:2567:2567))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datad (2289:2289:2289) (2289:2289:2289))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (843:843:843) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (5882:5882:5882) (5882:5882:5882))
        (PORT datad (1367:1367:1367) (1367:1367:1367))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3549:3549:3549))
        (PORT d[1] (3460:3460:3460) (3460:3460:3460))
        (PORT d[2] (3793:3793:3793) (3793:3793:3793))
        (PORT d[3] (3798:3798:3798) (3798:3798:3798))
        (PORT d[4] (4070:4070:4070) (4070:4070:4070))
        (PORT d[5] (4543:4543:4543) (4543:4543:4543))
        (PORT d[6] (2356:2356:2356) (2356:2356:2356))
        (PORT d[7] (4120:4120:4120) (4120:4120:4120))
        (PORT d[8] (3249:3249:3249) (3249:3249:3249))
        (PORT d[9] (4003:4003:4003) (4003:4003:4003))
        (PORT d[10] (4685:4685:4685) (4685:4685:4685))
        (PORT d[11] (3149:3149:3149) (3149:3149:3149))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT stall (3537:3537:3537) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1676:1676:1676) (1676:1676:1676))
        (PORT d[0] (3557:3557:3557) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (3534:3534:3534) (3534:3534:3534))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1440:1440:1440))
        (PORT clk (1685:1685:1685) (1685:1685:1685))
        (PORT ena (2576:2576:2576) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2768:2768:2768))
        (PORT d[1] (2077:2077:2077) (2077:2077:2077))
        (PORT d[2] (2449:2449:2449) (2449:2449:2449))
        (PORT d[3] (2392:2392:2392) (2392:2392:2392))
        (PORT d[4] (3641:3641:3641) (3641:3641:3641))
        (PORT d[5] (3250:3250:3250) (3250:3250:3250))
        (PORT d[6] (3297:3297:3297) (3297:3297:3297))
        (PORT d[7] (3454:3454:3454) (3454:3454:3454))
        (PORT d[8] (2451:2451:2451) (2451:2451:2451))
        (PORT d[9] (2413:2413:2413) (2413:2413:2413))
        (PORT d[10] (2692:2692:2692) (2692:2692:2692))
        (PORT d[11] (3010:3010:3010) (3010:3010:3010))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2594:2594:2594) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT ena (2594:2594:2594) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1703:1703:1703))
        (PORT d[0] (2594:2594:2594) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1672:1672:1672) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3196:3196:3196))
        (PORT d[1] (3117:3117:3117) (3117:3117:3117))
        (PORT d[2] (3815:3815:3815) (3815:3815:3815))
        (PORT d[3] (3519:3519:3519) (3519:3519:3519))
        (PORT d[4] (3757:3757:3757) (3757:3757:3757))
        (PORT d[5] (4532:4532:4532) (4532:4532:4532))
        (PORT d[6] (2384:2384:2384) (2384:2384:2384))
        (PORT d[7] (4154:4154:4154) (4154:4154:4154))
        (PORT d[8] (3831:3831:3831) (3831:3831:3831))
        (PORT d[9] (4358:4358:4358) (4358:4358:4358))
        (PORT d[10] (4676:4676:4676) (4676:4676:4676))
        (PORT d[11] (3491:3491:3491) (3491:3491:3491))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT stall (3598:3598:3598) (3598:3598:3598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1673:1673:1673))
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (3527:3527:3527) (3527:3527:3527))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1425:1425:1425))
        (PORT clk (1682:1682:1682) (1682:1682:1682))
        (PORT ena (2598:2598:2598) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2803:2803:2803))
        (PORT d[1] (2078:2078:2078) (2078:2078:2078))
        (PORT d[2] (2120:2120:2120) (2120:2120:2120))
        (PORT d[3] (2411:2411:2411) (2411:2411:2411))
        (PORT d[4] (3633:3633:3633) (3633:3633:3633))
        (PORT d[5] (3261:3261:3261) (3261:3261:3261))
        (PORT d[6] (3619:3619:3619) (3619:3619:3619))
        (PORT d[7] (2688:2688:2688) (2688:2688:2688))
        (PORT d[8] (2448:2448:2448) (2448:2448:2448))
        (PORT d[9] (2436:2436:2436) (2436:2436:2436))
        (PORT d[10] (2330:2330:2330) (2330:2330:2330))
        (PORT d[11] (3014:3014:3014) (3014:3014:3014))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2224:2224:2224))
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1700:1700:1700))
        (PORT d[0] (2616:2616:2616) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1178:1178:1178))
        (PORT datab (2639:2639:2639) (2639:2639:2639))
        (PORT datad (1181:1181:1181) (1181:1181:1181))
        (IOPATH dataa combout (544:544:544) (544:544:544))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\data_in\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (844:844:844) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst\|dataOut\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5941:5941:5941) (5941:5941:5941))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
        (IOPATH datad combout (178:178:178) (178:178:178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3316:3316:3316))
        (PORT d[1] (3470:3470:3470) (3470:3470:3470))
        (PORT d[2] (3825:3825:3825) (3825:3825:3825))
        (PORT d[3] (3508:3508:3508) (3508:3508:3508))
        (PORT d[4] (3785:3785:3785) (3785:3785:3785))
        (PORT d[5] (4886:4886:4886) (4886:4886:4886))
        (PORT d[6] (2036:2036:2036) (2036:2036:2036))
        (PORT d[7] (4119:4119:4119) (4119:4119:4119))
        (PORT d[8] (2919:2919:2919) (2919:2919:2919))
        (PORT d[9] (4026:4026:4026) (4026:4026:4026))
        (PORT d[10] (5030:5030:5030) (5030:5030:5030))
        (PORT d[11] (3489:3489:3489) (3489:3489:3489))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT stall (3545:3545:3545) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1678:1678:1678))
        (PORT d[0] (3915:3915:3915) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
        (PORT ena (3892:3892:3892) (3892:3892:3892))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1420:1420:1420))
        (PORT clk (1686:1686:1686) (1686:1686:1686))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2427:2427:2427))
        (PORT d[1] (2352:2352:2352) (2352:2352:2352))
        (PORT d[2] (2455:2455:2455) (2455:2455:2455))
        (PORT d[3] (2047:2047:2047) (2047:2047:2047))
        (PORT d[4] (3280:3280:3280) (3280:3280:3280))
        (PORT d[5] (3244:3244:3244) (3244:3244:3244))
        (PORT d[6] (3288:3288:3288) (3288:3288:3288))
        (PORT d[7] (3468:3468:3468) (3468:3468:3468))
        (PORT d[8] (2449:2449:2449) (2449:2449:2449))
        (PORT d[9] (2403:2403:2403) (2403:2403:2403))
        (PORT d[10] (2001:2001:2001) (2001:2001:2001))
        (PORT d[11] (2316:2316:2316) (2316:2316:2316))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2563:2563:2563) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2171:2171:2171))
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT ena (2563:2563:2563) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1704:1704:1704))
        (PORT d[0] (2563:2563:2563) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (117:117:117) (117:117:117))
        (PORT clk (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3553:3553:3553))
        (PORT d[1] (3405:3405:3405) (3405:3405:3405))
        (PORT d[2] (3410:3410:3410) (3410:3410:3410))
        (PORT d[3] (3481:3481:3481) (3481:3481:3481))
        (PORT d[4] (3810:3810:3810) (3810:3810:3810))
        (PORT d[5] (3842:3842:3842) (3842:3842:3842))
        (PORT d[6] (2386:2386:2386) (2386:2386:2386))
        (PORT d[7] (3733:3733:3733) (3733:3733:3733))
        (PORT d[8] (2978:2978:2978) (2978:2978:2978))
        (PORT d[9] (4002:4002:4002) (4002:4002:4002))
        (PORT d[10] (4688:4688:4688) (4688:4688:4688))
        (PORT d[11] (3105:3105:3105) (3105:3105:3105))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT stall (3015:3015:3015) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP stall (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD stall (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (346:346:346) (346:346:346))
        (PORT clk (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d[0] (4616:4616:4616) (4616:4616:4616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (4593:4593:4593) (4593:4593:4593))
        (IOPATH (posedge clk) q (332:332:332) (332:332:332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1447:1447:1447))
        (PORT clk (1690:1690:1690) (1690:1690:1690))
        (PORT ena (2598:2598:2598) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3066:3066:3066))
        (PORT d[1] (1732:1732:1732) (1732:1732:1732))
        (PORT d[2] (2041:2041:2041) (2041:2041:2041))
        (PORT d[3] (2693:2693:2693) (2693:2693:2693))
        (PORT d[4] (3278:3278:3278) (3278:3278:3278))
        (PORT d[5] (3194:3194:3194) (3194:3194:3194))
        (PORT d[6] (2483:2483:2483) (2483:2483:2483))
        (PORT d[7] (3476:3476:3476) (3476:3476:3476))
        (PORT d[8] (2741:2741:2741) (2741:2741:2741))
        (PORT d[9] (2343:2343:2343) (2343:2343:2343))
        (PORT d[10] (2689:2689:2689) (2689:2689:2689))
        (PORT d[11] (2682:2682:2682) (2682:2682:2682))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2224:2224:2224))
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (250:250:250))
      (HOLD ena (posedge clk) (250:250:250))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1708:1708:1708))
        (PORT d[0] (2616:2616:2616) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\inst1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|mux18\|result_node\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1189:1189:1189))
        (PORT datab (2639:2639:2639) (2639:2639:2639))
        (PORT datac (807:807:807) (807:807:807))
        (IOPATH dataa combout (545:545:545) (545:545:545))
        (IOPATH datab combout (521:521:521) (521:521:521))
        (IOPATH datac combout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_C15\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1085:1085:1085) (1085:1085:1085))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_E15\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (795:795:795) (795:795:795))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_M2\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4776:4776:4776) (4776:4776:4776))
        (IOPATH datain padio (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\IO_G16\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2460:2460:2460) (2460:2460:2460))
        (IOPATH datain padio (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2500:2500:2500) (2500:2500:2500))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2442:2442:2442) (2442:2442:2442))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2707:2707:2707) (2707:2707:2707))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2306:2306:2306) (2306:2306:2306))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2726:2726:2726) (2726:2726:2726))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3242:3242:3242) (3242:3242:3242))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2602:2602:2602) (2602:2602:2602))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2295:2295:2295) (2295:2295:2295))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2019:2019:2019) (2019:2019:2019))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2018:2018:2018) (2018:2018:2018))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2330:2330:2330) (2330:2330:2330))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2312:2312:2312) (2312:2312:2312))
        (IOPATH datain padio (2996:2996:2996) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2589:2589:2589) (2589:2589:2589))
        (IOPATH datain padio (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2327:2327:2327) (2327:2327:2327))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2183:2183:2183) (2183:2183:2183))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\fd\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1788:1788:1788) (1788:1788:1788))
        (IOPATH datain padio (2986:2986:2986) (2986:2986:2986))
      )
    )
  )
)
