/// Auto-generated bit field definitions for CRC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::crc {

using namespace alloy::hal::bitfields;

// ============================================================================
// CRC Bit Field Definitions
// ============================================================================

/// DR - Data register
namespace dr {
/// Data Register
/// Position: 0, Width: 32
using DR = BitField<0, 32>;
constexpr uint32_t DR_Pos = 0;
constexpr uint32_t DR_Msk = DR::mask;

}  // namespace dr

/// IDR - Independent Data register
namespace idr {
/// Independent Data register
/// Position: 0, Width: 8
using IDR = BitField<0, 8>;
constexpr uint32_t IDR_Pos = 0;
constexpr uint32_t IDR_Msk = IDR::mask;

}  // namespace idr

/// CR - Control register
namespace cr {
/// Control regidter
/// Position: 0, Width: 1
using CR = BitField<0, 1>;
constexpr uint32_t CR_Pos = 0;
constexpr uint32_t CR_Msk = CR::mask;

}  // namespace cr

}  // namespace alloy::hal::st::stm32f4::crc
