Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Mon Apr 18 09:53:03 2016
| Host         : pcphese57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705_gbt_example_design_timing_summary_routed.rpt -rpx kc705_gbt_example_design_timing_summary_routed.rpx
| Design       : kc705_gbt_example_design
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 150 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/RXOUTCLK (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 510 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.386        0.000                      0                 8687        0.066        0.000                      0                 8602        0.686        0.000                       0                  5137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
SMA_MGT_REFCLK                                                         {0.000 4.167}        8.333           120.005         
  clk_out1_xlx_k7v7_tx_pll                                             {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_tx_pll                                             {0.000 4.167}        8.333           120.005         
SYSCLK_P                                                               {0.000 2.500}        5.000           200.000         
USER_CLOCK                                                             {0.000 3.200}        6.400           156.250         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SMA_MGT_REFCLK                                                               5.235        0.000                      0                  175        0.217        0.000                      0                  175        2.167        0.000                       0                   102  
  clk_out1_xlx_k7v7_tx_pll                                                   7.465        0.000                      0                  962        0.094        0.000                      0                  877       11.857        0.000                       0                   646  
  clkfbout_xlx_k7v7_tx_pll                                                                                                                                                                                               6.925        0.000                       0                     3  
SYSCLK_P                                                                     1.386        0.000                      0                 6205        0.066        0.000                      0                 6205        1.732        0.000                       0                  4077  
USER_CLOCK                                                                   4.328        0.000                      0                   57        0.246        0.000                      0                   57        0.686        0.000                       0                    33  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.280        0.000                      0                  539        0.068        0.000                      0                  539       14.232        0.000                       0                   274  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.515        0.000                      0                    1        0.699        0.000                      0                    1       29.650        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SMA_MGT_REFCLK                                                       clk_out1_xlx_k7v7_tx_pll                                                   3.417        0.000                      0                  106        0.722        0.000                      0                  106  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.180        0.000                      0                   18        0.338        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  SYSCLK_P                                                           SYSCLK_P                                                                 2.607        0.000                      0                  103        0.272        0.000                      0                  103  
**async_default**                                                  USER_CLOCK                                                         USER_CLOCK                                                               3.827        0.000                      0                   29        0.884        0.000                      0                   29  
**async_default**                                                  SMA_MGT_REFCLK                                                     clk_out1_xlx_k7v7_tx_pll                                                 2.787        0.000                      0                  412        0.874        0.000                      0                  412  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.423        0.000                      0                  102        0.251        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SMA_MGT_REFCLK
  To Clock:  SMA_MGT_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.431ns (15.836%)  route 2.291ns (84.164%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.963 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.916     6.745    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X132Y282       LUT5 (Prop_lut5_I3_O)        0.043     6.788 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.788    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[7]_i_1_n_0
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.211    10.963    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[7]/C
                         clock pessimism              1.030    11.993    
                         clock uncertainty           -0.035    11.957    
    SLICE_X132Y282       FDCE (Setup_fdce_C_D)        0.066    12.023    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.431ns (15.889%)  route 2.282ns (84.111%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.963 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.907     6.736    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X132Y282       LUT5 (Prop_lut5_I3_O)        0.043     6.779 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     6.779    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[6]_i_1_n_0
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.211    10.963    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/C
                         clock pessimism              1.030    11.993    
                         clock uncertainty           -0.035    11.957    
    SLICE_X132Y282       FDCE (Setup_fdce_C_D)        0.066    12.023    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.431ns (15.999%)  route 2.263ns (84.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 10.962 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.889     6.718    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X132Y281       LUT5 (Prop_lut5_I3_O)        0.043     6.761 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.761    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[1]_i_1_n_0
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.210    10.962    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[1]/C
                         clock pessimism              1.030    11.992    
                         clock uncertainty           -0.035    11.956    
    SLICE_X132Y281       FDCE (Setup_fdce_C_D)        0.064    12.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.431ns (16.409%)  route 2.196ns (83.591%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.963 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.821     6.650    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X132Y282       LUT5 (Prop_lut5_I3_O)        0.043     6.693 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.693    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1_n_0
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.211    10.963    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/C
                         clock pessimism              1.030    11.993    
                         clock uncertainty           -0.035    11.957    
    SLICE_X132Y282       FDCE (Setup_fdce_C_D)        0.065    12.022    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.431ns (16.415%)  route 2.195ns (83.585%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.963 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.820     6.649    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X132Y282       LUT5 (Prop_lut5_I3_O)        0.043     6.692 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     6.692    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[2]_i_1_n_0
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.211    10.963    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/C
                         clock pessimism              1.030    11.993    
                         clock uncertainty           -0.035    11.957    
    SLICE_X132Y282       FDCE (Setup_fdce_C_D)        0.064    12.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.431ns (16.515%)  route 2.179ns (83.485%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 10.967 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.804     6.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X135Y287       LUT5 (Prop_lut5_I3_O)        0.043     6.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[23]_i_1/O
                         net (fo=1, routed)           0.000     6.676    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[23]_i_1_n_0
    SLICE_X135Y287       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.215    10.967    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y287       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/C
                         clock pessimism              1.057    12.024    
                         clock uncertainty           -0.035    11.988    
    SLICE_X135Y287       FDCE (Setup_fdce_C_D)        0.034    12.022    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.431ns (16.553%)  route 2.173ns (83.447%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 10.967 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.057ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.798     6.627    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X135Y287       LUT5 (Prop_lut5_I3_O)        0.043     6.670 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[22]_i_1/O
                         net (fo=1, routed)           0.000     6.670    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[22]_i_1_n_0
    SLICE_X135Y287       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.215    10.967    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y287       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[22]/C
                         clock pessimism              1.057    12.024    
                         clock uncertainty           -0.035    11.988    
    SLICE_X135Y287       FDCE (Setup_fdce_C_D)        0.033    12.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.021    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.431ns (16.562%)  route 2.171ns (83.438%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 10.962 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.332     5.652    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.695 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[0]_i_2/O
                         net (fo=29, routed)          0.931     6.626    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[0]_i_2_n_0
    SLICE_X132Y281       LUT5 (Prop_lut5_I1_O)        0.043     6.669 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     6.669    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[0]_i_1_n_0
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.210    10.962    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/C
                         clock pessimism              1.030    11.992    
                         clock uncertainty           -0.035    11.956    
    SLICE_X132Y281       FDCE (Setup_fdce_C_D)        0.066    12.022    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.431ns (16.657%)  route 2.156ns (83.343%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.963 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.466     5.786    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.829 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.782     6.611    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X135Y282       LUT4 (Prop_lut4_I0_O)        0.043     6.654 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.654    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[1]_i_1_n_0
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.211    10.963    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
                         clock pessimism              1.053    12.016    
                         clock uncertainty           -0.035    11.980    
    SLICE_X135Y282       FDCE (Setup_fdce_C_D)        0.033    12.013    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (SMA_MGT_REFCLK rise@8.333ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.431ns (16.619%)  route 2.162ns (83.381%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 10.962 - 8.333 ) 
    Source Clock Delay      (SCD):    4.067ns
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.712     4.067    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y286       FDCE (Prop_fdce_C_Q)         0.259     4.326 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/Q
                         net (fo=2, routed)           0.364     4.690    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]
    SLICE_X135Y286       LUT4 (Prop_lut4_I1_O)        0.043     4.733 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6/O
                         net (fo=1, routed)           0.544     5.277    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_6_n_0
    SLICE_X135Y284       LUT6 (Prop_lut6_I4_O)        0.043     5.320 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.332     5.652    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X131Y284       LUT6 (Prop_lut6_I5_O)        0.043     5.695 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[0]_i_2/O
                         net (fo=29, routed)          0.922     6.617    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[0]_i_2_n_0
    SLICE_X132Y281       LUT5 (Prop_lut5_I1_O)        0.043     6.660 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.660    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[4]_i_1_n_0
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    J8                                                0.000     8.333 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.210    10.962    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/C
                         clock pessimism              1.030    11.992    
                         clock uncertainty           -0.035    11.956    
    SLICE_X132Y281       FDCE (Setup_fdce_C_D)        0.066    12.022    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  5.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.376%)  route 0.206ns (61.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/Q
                         net (fo=34, routed)          0.206     1.247    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[1]
    SLICE_X132Y282       LUT5 (Prop_lut5_I2_O)        0.028     1.275 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.275    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1_n_0
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.702     1.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X132Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/C
                         clock pessimism             -0.463     0.972    
    SLICE_X132Y282       FDCE (Hold_fdce_C_D)         0.087     1.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.810%)  route 0.410ns (76.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/Q
                         net (fo=34, routed)          0.410     1.451    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[0]
    SLICE_X134Y286       LUT5 (Prop_lut5_I0_O)        0.028     1.479 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]_i_1/O
                         net (fo=1, routed)           0.000     1.479    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[19]_i_1_n_0
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.915     1.647    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]/C
                         clock pessimism             -0.481     1.166    
    SLICE_X134Y286       FDCE (Hold_fdce_C_D)         0.087     1.253    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.810%)  route 0.410ns (76.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/Q
                         net (fo=34, routed)          0.410     1.451    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[0]
    SLICE_X134Y286       LUT5 (Prop_lut5_I0_O)        0.028     1.479 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[20]_i_1/O
                         net (fo=1, routed)           0.000     1.479    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[20]_i_1_n_0
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.915     1.647    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[20]/C
                         clock pessimism             -0.481     1.166    
    SLICE_X134Y286       FDCE (Hold_fdce_C_D)         0.087     1.253    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.275%)  route 0.153ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.153     1.185    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.701     1.434    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[10]/C
                         clock pessimism             -0.481     0.953    
    SLICE_X130Y284       FDCE (Hold_fdce_C_CE)       -0.006     0.947    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.275%)  route 0.153ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.153     1.185    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.701     1.434    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[11]/C
                         clock pessimism             -0.481     0.953    
    SLICE_X130Y284       FDCE (Hold_fdce_C_CE)       -0.006     0.947    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.275%)  route 0.153ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.153     1.185    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.701     1.434    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]/C
                         clock pessimism             -0.481     0.953    
    SLICE_X130Y284       FDCE (Hold_fdce_C_CE)       -0.006     0.947    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.275%)  route 0.153ns (62.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.153     1.185    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.701     1.434    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X130Y284       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[9]/C
                         clock pessimism             -0.481     0.953    
    SLICE_X130Y284       FDCE (Hold_fdce_C_CE)       -0.006     0.947    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.584%)  route 0.158ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y281       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/Q
                         net (fo=30, routed)          0.158     1.189    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.702     1.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]/C
                         clock pessimism             -0.481     0.954    
    SLICE_X134Y282       FDCE (Hold_fdce_C_CE)       -0.006     0.948    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.584%)  route 0.158ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y281       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/Q
                         net (fo=30, routed)          0.158     1.189    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.702     1.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[13]/C
                         clock pessimism             -0.481     0.954    
    SLICE_X134Y282       FDCE (Hold_fdce_C_CE)       -0.006     0.948    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             SMA_MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SMA_MGT_REFCLK rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.584%)  route 0.158ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y281       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y281       FDCE (Prop_fdce_C_Q)         0.091     1.032 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/Q
                         net (fo=30, routed)          0.158     1.189    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.702     1.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X134Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[14]/C
                         clock pessimism             -0.481     0.954    
    SLICE_X134Y282       FDCE (Hold_fdce_C_CE)       -0.006     0.948    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SMA_MGT_REFCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { SMA_MGT_REFCLK_P }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.333       6.795      GTXE2_CHANNEL_X0Y10  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.333       6.925      BUFGCTRL_X0Y20       txPll/inst/clkin1_bufg/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.333       6.925      IBUFDS_GTE2_X0Y5     smaMgtRefClkIbufdsGtxe2/I
Min Period        n/a     PLLE2_ADV/CLKIN1         n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X131Y286       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         8.333       7.583      SLICE_X129Y285       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X131Y286       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X135Y281       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X131Y286       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a            0.400         4.166       3.766      SLICE_X129Y285       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X131Y286       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X131Y286       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X135Y282       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y6       txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X135Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[21]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X135Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[22]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X135Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X134Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X134Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X134Y287       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[26]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         4.166       3.816      SLICE_X135Y281       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X135Y281       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlx_k7v7_tx_pll
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.432ns  (logic 1.851ns (14.888%)  route 10.581ns (85.112%))
  Logic Levels:           19  (LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.910    10.289    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X103Y311       LUT4 (Prop_lut4_I0_O)        0.049    10.338 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4/O
                         net (fo=5, routed)           0.370    10.708    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4_n_0
    SLICE_X102Y311       LUT6 (Prop_lut6_I1_O)        0.136    10.844 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4/O
                         net (fo=6, routed)           0.501    11.345    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4_n_0
    SLICE_X103Y307       LUT5 (Prop_lut5_I3_O)        0.054    11.399 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_2__0/O
                         net (fo=6, routed)           0.479    11.878    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[2]
    SLICE_X104Y308       LUT3 (Prop_lut3_I1_O)        0.145    12.023 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[18]_i_1__5/O
                         net (fo=1, routed)           0.409    12.432    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[18]
    SLICE_X103Y309       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y309       FDCE (Setup_fdce_C_D)       -0.103    19.897    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.275ns  (logic 1.842ns (15.007%)  route 10.433ns (84.993%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=6 LUT5=2 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/Q
                         net (fo=7, routed)           0.772     1.008    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][11]
    SLICE_X105Y311       LUT4 (Prop_lut4_I3_O)        0.130     1.138 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30/O
                         net (fo=2, routed)           0.614     1.752    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30_n_0
    SLICE_X105Y314       LUT6 (Prop_lut6_I1_O)        0.136     1.888 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293/O
                         net (fo=3, routed)           0.408     2.296    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293_n_0
    SLICE_X106Y316       LUT3 (Prop_lut3_I2_O)        0.043     2.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_220/O
                         net (fo=35, routed)          0.853     3.192    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes[3]
    SLICE_X112Y315       LUT4 (Prop_lut4_I0_O)        0.050     3.242 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349/O
                         net (fo=1, routed)           0.459     3.701    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349_n_0
    SLICE_X113Y315       LUT6 (Prop_lut6_I2_O)        0.132     3.833 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.437     4.269    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307_n_0
    SLICE_X113Y316       LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.660     4.972    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I0_O)        0.054     5.026 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.237     5.263    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I3_O)        0.143     5.406 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.457     5.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207_n_0
    SLICE_X113Y318       LUT6 (Prop_lut6_I1_O)        0.136     6.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178/O
                         net (fo=3, routed)           0.321     6.321    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178_n_0
    SLICE_X113Y319       LUT6 (Prop_lut6_I0_O)        0.043     6.364 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120/O
                         net (fo=25, routed)          0.954     7.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120_n_0
    SLICE_X112Y324       LUT3 (Prop_lut3_I2_O)        0.049     7.367 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105/O
                         net (fo=2, routed)           0.488     7.856    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105_n_0
    SLICE_X112Y326       LUT6 (Prop_lut6_I1_O)        0.136     7.992 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52/O
                         net (fo=8, routed)           0.541     8.533    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52_n_0
    SLICE_X114Y325       LUT6 (Prop_lut6_I1_O)        0.043     8.576 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58/O
                         net (fo=2, routed)           0.357     8.933    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58_n_0
    SLICE_X115Y325       LUT6 (Prop_lut6_I0_O)        0.043     8.976 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25/O
                         net (fo=3, routed)           0.575     9.550    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25_n_0
    SLICE_X114Y323       LUT5 (Prop_lut5_I3_O)        0.043     9.593 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0/O
                         net (fo=13, routed)          0.767    10.360    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0_n_0
    SLICE_X113Y313       LUT4 (Prop_lut4_I2_O)        0.051    10.411 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[6]_i_3/O
                         net (fo=6, routed)           0.329    10.740    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[6]_i_3_n_0
    SLICE_X112Y315       LUT2 (Prop_lut2_I1_O)        0.136    10.876 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_5/O
                         net (fo=6, routed)           0.459    11.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_5_n_0
    SLICE_X111Y313       LUT5 (Prop_lut5_I1_O)        0.051    11.386 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[7]_i_2/O
                         net (fo=4, routed)           0.550    11.936    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[12]
    SLICE_X108Y311       LUT4 (Prop_lut4_I3_O)        0.144    12.080 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[7]_i_1__4/O
                         net (fo=1, routed)           0.194    12.275    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[7]
    SLICE_X108Y312       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y312       FDCE (Setup_fdce_C_D)       -0.095    19.905    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.242ns  (logic 1.837ns (15.006%)  route 10.405ns (84.994%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=5 LUT5=2 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/Q
                         net (fo=7, routed)           0.772     1.008    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][11]
    SLICE_X105Y311       LUT4 (Prop_lut4_I3_O)        0.130     1.138 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30/O
                         net (fo=2, routed)           0.614     1.752    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30_n_0
    SLICE_X105Y314       LUT6 (Prop_lut6_I1_O)        0.136     1.888 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293/O
                         net (fo=3, routed)           0.408     2.296    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293_n_0
    SLICE_X106Y316       LUT3 (Prop_lut3_I2_O)        0.043     2.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_220/O
                         net (fo=35, routed)          0.853     3.192    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes[3]
    SLICE_X112Y315       LUT4 (Prop_lut4_I0_O)        0.050     3.242 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349/O
                         net (fo=1, routed)           0.459     3.701    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349_n_0
    SLICE_X113Y315       LUT6 (Prop_lut6_I2_O)        0.132     3.833 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.437     4.269    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307_n_0
    SLICE_X113Y316       LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.660     4.972    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I0_O)        0.054     5.026 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.237     5.263    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I3_O)        0.143     5.406 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.457     5.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207_n_0
    SLICE_X113Y318       LUT6 (Prop_lut6_I1_O)        0.136     6.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178/O
                         net (fo=3, routed)           0.321     6.321    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178_n_0
    SLICE_X113Y319       LUT6 (Prop_lut6_I0_O)        0.043     6.364 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120/O
                         net (fo=25, routed)          0.954     7.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120_n_0
    SLICE_X112Y324       LUT3 (Prop_lut3_I2_O)        0.049     7.367 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105/O
                         net (fo=2, routed)           0.488     7.856    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105_n_0
    SLICE_X112Y326       LUT6 (Prop_lut6_I1_O)        0.136     7.992 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52/O
                         net (fo=8, routed)           0.541     8.533    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52_n_0
    SLICE_X114Y325       LUT6 (Prop_lut6_I1_O)        0.043     8.576 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58/O
                         net (fo=2, routed)           0.357     8.933    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58_n_0
    SLICE_X115Y325       LUT6 (Prop_lut6_I0_O)        0.043     8.976 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25/O
                         net (fo=3, routed)           0.575     9.550    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25_n_0
    SLICE_X114Y323       LUT5 (Prop_lut5_I3_O)        0.047     9.597 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.830    10.427    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13_n_0
    SLICE_X110Y315       LUT6 (Prop_lut6_I1_O)        0.134    10.561 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[14]_i_5/O
                         net (fo=3, routed)           0.452    11.013    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[14]_i_5_n_0
    SLICE_X111Y314       LUT5 (Prop_lut5_I0_O)        0.043    11.056 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_3/O
                         net (fo=2, routed)           0.231    11.288    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_3_n_0
    SLICE_X111Y314       LUT2 (Prop_lut2_I0_O)        0.049    11.337 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_2__0/O
                         net (fo=4, routed)           0.450    11.787    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[10]
    SLICE_X109Y313       LUT4 (Prop_lut4_I0_O)        0.147    11.934 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[10]_i_1__4/O
                         net (fo=1, routed)           0.308    12.242    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[10]
    SLICE_X109Y313       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y313       FDCE (Setup_fdce_C_D)       -0.116    19.884    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.203ns  (logic 1.749ns (14.333%)  route 10.454ns (85.667%))
  Logic Levels:           19  (LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.910    10.289    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X103Y311       LUT4 (Prop_lut4_I0_O)        0.049    10.338 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4/O
                         net (fo=5, routed)           0.370    10.708    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4_n_0
    SLICE_X102Y311       LUT6 (Prop_lut6_I1_O)        0.136    10.844 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4/O
                         net (fo=6, routed)           0.406    11.250    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4_n_0
    SLICE_X102Y306       LUT5 (Prop_lut5_I4_O)        0.043    11.293 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_2/O
                         net (fo=6, routed)           0.545    11.839    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[6]
    SLICE_X100Y306       LUT3 (Prop_lut3_I1_O)        0.054    11.893 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[6]_i_1__5/O
                         net (fo=1, routed)           0.310    12.203    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[6]
    SLICE_X99Y306        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y306        FDCE (Setup_fdce_C_D)       -0.125    19.875    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.213ns  (logic 1.648ns (13.494%)  route 10.565ns (86.506%))
  Logic Levels:           19  (LUT2=3 LUT3=2 LUT4=4 LUT6=10)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.826    10.205    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X102Y312       LUT6 (Prop_lut6_I1_O)        0.043    10.248 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_3__1/O
                         net (fo=6, routed)           0.556    10.804    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_3__1_n_0
    SLICE_X100Y310       LUT6 (Prop_lut6_I1_O)        0.043    10.847 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4__0/O
                         net (fo=1, routed)           0.441    11.288    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4__0_n_0
    SLICE_X99Y306        LUT2 (Prop_lut2_I1_O)        0.043    11.331 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_2__0/O
                         net (fo=6, routed)           0.530    11.861    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[20]_2
    SLICE_X100Y308       LUT3 (Prop_lut3_I1_O)        0.052    11.913 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[20]_i_1__5/O
                         net (fo=1, routed)           0.300    12.213    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[20]
    SLICE_X99Y308        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y308        FDCE (Setup_fdce_C_D)       -0.103    19.897    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.195ns  (logic 1.850ns (15.170%)  route 10.345ns (84.830%))
  Logic Levels:           19  (LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.910    10.289    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X103Y311       LUT4 (Prop_lut4_I0_O)        0.049    10.338 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4/O
                         net (fo=5, routed)           0.370    10.708    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4_n_0
    SLICE_X102Y311       LUT6 (Prop_lut6_I1_O)        0.136    10.844 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4/O
                         net (fo=6, routed)           0.501    11.345    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_4_n_0
    SLICE_X103Y307       LUT5 (Prop_lut5_I3_O)        0.054    11.399 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_2__0/O
                         net (fo=6, routed)           0.459    11.858    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[2]
    SLICE_X103Y307       LUT3 (Prop_lut3_I0_O)        0.144    12.002 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[2]_i_1__6/O
                         net (fo=1, routed)           0.193    12.195    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[2]
    SLICE_X103Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y306       FDCE (Setup_fdce_C_D)       -0.120    19.880    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         19.880    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.342ns  (logic 1.944ns (15.751%)  route 10.398ns (84.249%))
  Logic Levels:           19  (LUT3=3 LUT4=5 LUT5=2 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/Q
                         net (fo=7, routed)           0.772     1.008    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][11]
    SLICE_X105Y311       LUT4 (Prop_lut4_I3_O)        0.130     1.138 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30/O
                         net (fo=2, routed)           0.614     1.752    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30_n_0
    SLICE_X105Y314       LUT6 (Prop_lut6_I1_O)        0.136     1.888 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293/O
                         net (fo=3, routed)           0.408     2.296    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293_n_0
    SLICE_X106Y316       LUT3 (Prop_lut3_I2_O)        0.043     2.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_220/O
                         net (fo=35, routed)          0.853     3.192    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes[3]
    SLICE_X112Y315       LUT4 (Prop_lut4_I0_O)        0.050     3.242 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349/O
                         net (fo=1, routed)           0.459     3.701    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349_n_0
    SLICE_X113Y315       LUT6 (Prop_lut6_I2_O)        0.132     3.833 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.437     4.269    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307_n_0
    SLICE_X113Y316       LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.660     4.972    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I0_O)        0.054     5.026 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.237     5.263    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I3_O)        0.143     5.406 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.457     5.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207_n_0
    SLICE_X113Y318       LUT6 (Prop_lut6_I1_O)        0.136     6.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178/O
                         net (fo=3, routed)           0.321     6.321    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178_n_0
    SLICE_X113Y319       LUT6 (Prop_lut6_I0_O)        0.043     6.364 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120/O
                         net (fo=25, routed)          0.954     7.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120_n_0
    SLICE_X112Y324       LUT3 (Prop_lut3_I2_O)        0.049     7.367 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105/O
                         net (fo=2, routed)           0.488     7.856    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105_n_0
    SLICE_X112Y326       LUT6 (Prop_lut6_I1_O)        0.136     7.992 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52/O
                         net (fo=8, routed)           0.541     8.533    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52_n_0
    SLICE_X114Y325       LUT6 (Prop_lut6_I1_O)        0.043     8.576 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58/O
                         net (fo=2, routed)           0.357     8.933    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58_n_0
    SLICE_X115Y325       LUT6 (Prop_lut6_I0_O)        0.043     8.976 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25/O
                         net (fo=3, routed)           0.575     9.550    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25_n_0
    SLICE_X114Y323       LUT5 (Prop_lut5_I3_O)        0.047     9.597 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.695    10.293    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13_n_0
    SLICE_X113Y314       LUT4 (Prop_lut4_I0_O)        0.145    10.438 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_15/O
                         net (fo=7, routed)           0.395    10.833    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_15_n_0
    SLICE_X110Y314       LUT6 (Prop_lut6_I1_O)        0.137    10.970 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_9/O
                         net (fo=4, routed)           0.334    11.304    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_9_n_0
    SLICE_X110Y313       LUT5 (Prop_lut5_I3_O)        0.051    11.355 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_4/O
                         net (fo=7, routed)           0.840    12.195    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[16]
    SLICE_X109Y311       LUT3 (Prop_lut3_I2_O)        0.147    12.342 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[0]_i_1__3/O
                         net (fo=1, routed)           0.000    12.342    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[0]
    SLICE_X109Y311       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X109Y311       FDCE (Setup_fdce_C_D)        0.058    20.058    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         20.058    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.178ns  (logic 1.746ns (14.338%)  route 10.432ns (85.662%))
  Logic Levels:           19  (LUT2=2 LUT3=3 LUT4=5 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.910    10.289    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X103Y311       LUT4 (Prop_lut4_I0_O)        0.049    10.338 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4/O
                         net (fo=5, routed)           0.420    10.759    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4_n_0
    SLICE_X101Y310       LUT6 (Prop_lut6_I2_O)        0.136    10.895 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5__0/O
                         net (fo=4, routed)           0.344    11.239    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5__0_n_0
    SLICE_X100Y307       LUT3 (Prop_lut3_I1_O)        0.043    11.282 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[17]_i_2__1/O
                         net (fo=6, routed)           0.473    11.755    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[17]_0
    SLICE_X102Y310       LUT3 (Prop_lut3_I1_O)        0.051    11.806 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[17]_i_1__5/O
                         net (fo=1, routed)           0.372    12.178    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[17]
    SLICE_X103Y309       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y309       FDCE (Setup_fdce_C_D)       -0.100    19.900    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.139ns  (logic 1.696ns (13.972%)  route 10.443ns (86.028%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=5 LUT5=1 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[47]/Q
                         net (fo=7, routed)           0.772     1.008    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][11]
    SLICE_X105Y311       LUT4 (Prop_lut4_I3_O)        0.130     1.138 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30/O
                         net (fo=2, routed)           0.614     1.752    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_30_n_0
    SLICE_X105Y314       LUT6 (Prop_lut6_I1_O)        0.136     1.888 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293/O
                         net (fo=3, routed)           0.408     2.296    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_293_n_0
    SLICE_X106Y316       LUT3 (Prop_lut3_I2_O)        0.043     2.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_220/O
                         net (fo=35, routed)          0.853     3.192    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s3_from_syndromes[3]
    SLICE_X112Y315       LUT4 (Prop_lut4_I0_O)        0.050     3.242 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349/O
                         net (fo=1, routed)           0.459     3.701    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_349_n_0
    SLICE_X113Y315       LUT6 (Prop_lut6_I2_O)        0.132     3.833 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.437     4.269    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_307_n_0
    SLICE_X113Y316       LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.660     4.972    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_237_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I0_O)        0.054     5.026 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.237     5.263    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X115Y319       LUT4 (Prop_lut4_I3_O)        0.143     5.406 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.457     5.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_207_n_0
    SLICE_X113Y318       LUT6 (Prop_lut6_I1_O)        0.136     6.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178/O
                         net (fo=3, routed)           0.321     6.321    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_178_n_0
    SLICE_X113Y319       LUT6 (Prop_lut6_I0_O)        0.043     6.364 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120/O
                         net (fo=25, routed)          0.954     7.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_120_n_0
    SLICE_X112Y324       LUT3 (Prop_lut3_I2_O)        0.049     7.367 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105/O
                         net (fo=2, routed)           0.488     7.856    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_105_n_0
    SLICE_X112Y326       LUT6 (Prop_lut6_I1_O)        0.136     7.992 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52/O
                         net (fo=8, routed)           0.541     8.533    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_52_n_0
    SLICE_X114Y325       LUT6 (Prop_lut6_I1_O)        0.043     8.576 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58/O
                         net (fo=2, routed)           0.357     8.933    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_58_n_0
    SLICE_X115Y325       LUT6 (Prop_lut6_I0_O)        0.043     8.976 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25/O
                         net (fo=3, routed)           0.575     9.550    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_25_n_0
    SLICE_X114Y323       LUT5 (Prop_lut5_I3_O)        0.043     9.593 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0/O
                         net (fo=13, routed)          0.767    10.360    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0_n_0
    SLICE_X113Y313       LUT4 (Prop_lut4_I0_O)        0.043    10.403 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[14]_i_4/O
                         net (fo=6, routed)           0.586    10.989    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[14]_1
    SLICE_X110Y313       LUT2 (Prop_lut2_I0_O)        0.047    11.036 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_3/O
                         net (fo=34, routed)          0.764    11.799    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[11]_1
    SLICE_X107Y309       LUT3 (Prop_lut3_I1_O)        0.146    11.945 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[19]_i_1__4/O
                         net (fo=1, routed)           0.193    12.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[19]
    SLICE_X106Y309       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X106Y309       FDCE (Setup_fdce_C_D)       -0.104    19.896    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.126ns  (logic 1.848ns (15.240%)  route 10.278ns (84.760%))
  Logic Levels:           19  (LUT2=3 LUT3=1 LUT4=6 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y308                                    0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/C
    SLICE_X104Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[48]/Q
                         net (fo=9, routed)           0.806     1.042    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxFrame_from_rxGearbox[48]
    SLICE_X98Y309        LUT4 (Prop_lut4_I2_O)        0.132     1.174 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0/O
                         net (fo=1, routed)           0.254     1.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_20__0_n_0
    SLICE_X98Y309        LUT6 (Prop_lut6_I4_O)        0.134     1.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0/O
                         net (fo=3, routed)           0.419     1.981    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_12__0_n_0
    SLICE_X97Y312        LUT3 (Prop_lut3_I2_O)        0.043     2.024 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5/O
                         net (fo=37, routed)          0.562     2.585    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes[2]
    SLICE_X99Y315        LUT4 (Prop_lut4_I1_O)        0.055     2.640 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316/O
                         net (fo=4, routed)           0.365     3.005    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_316_n_0
    SLICE_X99Y314        LUT6 (Prop_lut6_I5_O)        0.137     3.142 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294/O
                         net (fo=1, routed)           0.447     3.589    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_294_n_0
    SLICE_X98Y314        LUT6 (Prop_lut6_I4_O)        0.043     3.632 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241/O
                         net (fo=18, routed)          0.740     4.372    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_241_n_0
    SLICE_X96Y316        LUT4 (Prop_lut4_I3_O)        0.049     4.421 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.443     4.864    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_181_n_0
    SLICE_X96Y317        LUT6 (Prop_lut6_I1_O)        0.136     5.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137/O
                         net (fo=2, routed)           0.559     5.559    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_137_n_0
    SLICE_X99Y318        LUT4 (Prop_lut4_I2_O)        0.049     5.608 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.660     6.268    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X105Y320       LUT2 (Prop_lut2_I0_O)        0.136     6.404 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.487     6.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X103Y321       LUT2 (Prop_lut2_I0_O)        0.052     6.943 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64/O
                         net (fo=1, routed)           0.398     7.341    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_64_n_0
    SLICE_X103Y323       LUT6 (Prop_lut6_I2_O)        0.136     7.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19/O
                         net (fo=10, routed)          0.747     8.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_19_n_0
    SLICE_X106Y321       LUT6 (Prop_lut6_I1_O)        0.043     8.267 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36/O
                         net (fo=2, routed)           0.480     8.747    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_36_n_0
    SLICE_X107Y322       LUT6 (Prop_lut6_I1_O)        0.043     8.790 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.546     9.336    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_13_n_0
    SLICE_X107Y320       LUT6 (Prop_lut6_I0_O)        0.043     9.379 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.910    10.289    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_7_n_0
    SLICE_X103Y311       LUT4 (Prop_lut4_I0_O)        0.049    10.338 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4/O
                         net (fo=5, routed)           0.420    10.759    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_4_n_0
    SLICE_X101Y310       LUT6 (Prop_lut6_I2_O)        0.136    10.895 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5__0/O
                         net (fo=4, routed)           0.344    11.239    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_5__0_n_0
    SLICE_X100Y307       LUT2 (Prop_lut2_I1_O)        0.049    11.288 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[9]_i_2/O
                         net (fo=4, routed)           0.471    11.759    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_1
    SLICE_X99Y306        LUT4 (Prop_lut4_I2_O)        0.147    11.906 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[9]_i_1__6/O
                         net (fo=1, routed)           0.220    12.126    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[9]
    SLICE_X99Y306        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X99Y306        FDCE (Setup_fdce_C_D)       -0.113    19.887    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  7.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.696     1.705    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X103Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y306       FDCE (Prop_fdce_C_Q)         0.100     1.805 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/Q
                         net (fo=2, routed)           0.064     1.869    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_3_in
    SLICE_X102Y306       LUT3 (Prop_lut3_I2_O)        0.028     1.897 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[0]
    SLICE_X102Y306       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.941     2.285    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X102Y306       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/C
                         clock pessimism             -0.569     1.716    
    SLICE_X102Y306       FDRE (Hold_fdre_C_D)         0.087     1.803    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.695     1.704    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y306        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y306        FDCE (Prop_fdce_C_Q)         0.100     1.804 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/Q
                         net (fo=2, routed)           0.064     1.868    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[19]_1[4]
    SLICE_X98Y306        LUT6 (Prop_lut6_I1_O)        0.028     1.896 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[9]_i_1/O
                         net (fo=1, routed)           0.000     1.896    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_FRAME_O_reg[112][3]
    SLICE_X98Y306        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.939     2.283    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X98Y306        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[9]/C
                         clock pessimism             -0.568     1.715    
    SLICE_X98Y306        FDRE (Hold_fdre_C_D)         0.087     1.802    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (31.987%)  route 0.193ns (68.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.700     1.709    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/FRAMECLK_40MHZ
    SLICE_X105Y305       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y305       FDCE (Prop_fdce_C_Q)         0.091     1.800 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/Q
                         net (fo=3, routed)           0.193     1.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y61         RAMB36E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.974     2.317    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y61         RAMB36E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
                         clock pessimism             -0.566     1.751    
    RAMB36_X3Y61         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     1.898    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.695     1.704    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y306        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y306        FDCE (Prop_fdce_C_Q)         0.100     1.804 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/Q
                         net (fo=2, routed)           0.065     1.869    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]_0[4]
    SLICE_X98Y306        LUT5 (Prop_lut5_I4_O)        0.028     1.897 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[7]_i_1/O
                         net (fo=1, routed)           0.000     1.897    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[7]
    SLICE_X98Y306        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.939     2.283    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X98Y306        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[7]/C
                         clock pessimism             -0.568     1.715    
    SLICE_X98Y306        FDRE (Hold_fdre_C_D)         0.087     1.802    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.103%)  route 0.232ns (69.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.700     1.709    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/FRAMECLK_40MHZ
    SLICE_X105Y305       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y305       FDCE (Prop_fdce_C_Q)         0.100     1.809 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/Q
                         net (fo=3, routed)           0.232     2.041    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y61         RAMB36E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.974     2.317    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y61         RAMB36E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
                         clock pessimism             -0.566     1.751    
    RAMB36_X3Y61         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.934    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.651     1.660    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y284       FDRE (Prop_fdre_C_Q)         0.100     1.760 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/Q
                         net (fo=1, routed)           0.055     1.814    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875     2.219    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/C
                         clock pessimism             -0.559     1.660    
    SLICE_X139Y284       FDRE (Hold_fdre_C_D)         0.047     1.707    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.653     1.662    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/FRAMECLK_40MHZ
    SLICE_X145Y288       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y288       FDRE (Prop_fdre_C_Q)         0.100     1.762 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync/Q
                         net (fo=1, routed)           0.055     1.816    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync1
    SLICE_X145Y288       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.879     2.223    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/FRAMECLK_40MHZ
    SLICE_X145Y288       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync_reg/C
                         clock pessimism             -0.561     1.662    
    SLICE_X145Y288       FDRE (Hold_fdre_C_D)         0.047     1.709    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_data_valid/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.651     1.660    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/FRAMECLK_40MHZ
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y284       FDRE (Prop_fdre_C_Q)         0.100     1.760 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync/Q
                         net (fo=1, routed)           0.055     1.814    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync1
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.875     2.219    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/FRAMECLK_40MHZ
    SLICE_X139Y284       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync_reg/C
                         clock pessimism             -0.559     1.660    
    SLICE_X139Y284       FDRE (Hold_fdre_C_D)         0.044     1.704    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_time_out_wait_bypass/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.649     1.658    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/FRAMECLK_40MHZ
    SLICE_X140Y282       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y282       FDRE (Prop_fdre_C_Q)         0.100     1.758 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync/Q
                         net (fo=1, routed)           0.060     1.818    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync1
    SLICE_X140Y282       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873     2.217    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/FRAMECLK_40MHZ
    SLICE_X140Y282       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync_reg/C
                         clock pessimism             -0.559     1.658    
    SLICE_X140Y282       FDRE (Hold_fdre_C_D)         0.047     1.705    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_TXRESETDONE/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.458%)  route 0.224ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.541     0.983    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.755     1.764    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -0.003 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     0.983    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.009 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.649     1.658    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/FRAMECLK_40MHZ
    SLICE_X132Y266       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y266       FDCE (Prop_fdce_C_Q)         0.118     1.776 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[0]/Q
                         net (fo=6, routed)           0.224     2.000    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X5Y106        RAMB18E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.903     2.246    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y106        RAMB18E1                                     r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.547     1.699    
    RAMB18_X5Y106        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.882    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { txPll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X3Y61    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X5Y55    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB18_X5Y106   gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X5Y54    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB18_X3Y126   gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X3Y62    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         24.999      23.591     BUFGCTRL_X0Y16  txPll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         24.999      23.928     PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.999      24.249     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.999      24.249     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.999      135.001    PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X108Y297  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X108Y296  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X108Y297  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X108Y296  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y283  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y284  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X145Y284  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X108Y296  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X108Y297  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X108Y296  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X108Y297  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X117Y296  gbtExmplDsgn_inst/dataCheckEn_gen.gbtBank_patCheck_gen[1].gbtBank_pattCheck/GBTRXREADY_LOST_FLAG_O_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X118Y298  gbtExmplDsgn_inst/dataCheckEn_gen.gbtBank_patCheck_gen[1].gbtBank_pattCheck/RXDATA_ERRORSEEN_FLAG_O_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X111Y296  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X105Y305  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X105Y305  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X105Y305  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_tx_pll
  To Clock:  clkfbout_xlx_k7v7_tx_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { txPll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y19  txPll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y6  txPll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.352ns (11.007%)  route 2.846ns (88.993%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.446     7.938    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X114Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.219     9.278    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X114Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.361     9.640    
                         clock uncertainty           -0.035     9.604    
    SLICE_X114Y279       FDRE (Setup_fdre_C_R)       -0.281     9.323    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.395ns (12.016%)  route 2.892ns (87.984%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 9.440 - 5.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.446     4.744    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y294       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y294       FDRE (Prop_fdre_C_Q)         0.223     4.967 f  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          0.886     5.853    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X133Y304       LUT2 (Prop_lut2_I0_O)        0.043     5.896 r  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.481     6.377    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X128Y301       LUT6 (Prop_lut6_I4_O)        0.043     6.420 r  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.456     6.877    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X122Y302       LUT6 (Prop_lut6_I2_O)        0.043     6.920 f  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.454     7.374    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X119Y302       LUT4 (Prop_lut4_I1_O)        0.043     7.417 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.614     8.031    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    RAMB36_X3Y60         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.380     9.440    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X3Y60         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.281     9.721    
                         clock uncertainty           -0.035     9.686    
    RAMB36_X3Y60         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     9.443    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.601ns (17.541%)  route 2.825ns (82.459%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y286       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDRE (Prop_fdre_C_Q)         0.204     4.944 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         1.989     6.933    txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X111Y276       LUT6 (Prop_lut6_I0_O)        0.123     7.056 r  txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_8/O
                         net (fo=1, routed)           0.325     7.381    txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_8_n_0
    SLICE_X111Y276       LUT6 (Prop_lut6_I0_O)        0.043     7.424 f  txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_4/O
                         net (fo=1, routed)           0.000     7.424    txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_4_n_0
    SLICE_X111Y276       MUXF7 (Prop_muxf7_I0_O)      0.107     7.531 f  txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[4]_i_2/O
                         net (fo=1, routed)           0.511     8.042    txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[4]_i_2_n_0
    SLICE_X117Y278       LUT6 (Prop_lut6_I1_O)        0.124     8.166 r  txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     8.166    txILa/inst/ila_core_inst/u_ila_regs/reg_7_n_11
    SLICE_X117Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.217     9.276    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X117Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.361     9.638    
                         clock uncertainty           -0.035     9.602    
    SLICE_X117Y278       FDRE (Setup_fdre_C_D)        0.034     9.636    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.352ns (11.404%)  route 2.735ns (88.596%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.334     7.826    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X115Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.217     9.276    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X115Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.361     9.638    
                         clock uncertainty           -0.035     9.602    
    SLICE_X115Y278       FDRE (Setup_fdre_C_R)       -0.304     9.298    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.352ns (11.404%)  route 2.735ns (88.596%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.334     7.826    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X115Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.217     9.276    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X115Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.361     9.638    
                         clock uncertainty           -0.035     9.602    
    SLICE_X115Y278       FDRE (Setup_fdre_C_R)       -0.304     9.298    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.602ns (17.571%)  route 2.824ns (82.429%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y286       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDRE (Prop_fdre_C_Q)         0.204     4.944 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         1.940     6.884    txILa/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_daddr_o[2]
    SLICE_X113Y276       LUT5 (Prop_lut5_I0_O)        0.123     7.007 f  txILa/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_11/O
                         net (fo=1, routed)           0.000     7.007    txILa/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_0
    SLICE_X113Y276       MUXF7 (Prop_muxf7_I1_O)      0.108     7.115 f  txILa/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[2]_i_7/O
                         net (fo=1, routed)           0.313     7.428    txILa/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_1
    SLICE_X115Y276       LUT6 (Prop_lut6_I5_O)        0.124     7.552 f  txILa/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2/O
                         net (fo=1, routed)           0.571     8.123    txILa/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0
    SLICE_X119Y279       LUT6 (Prop_lut6_I0_O)        0.043     8.166 r  txILa/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000     8.166    txILa/inst/ila_core_inst/u_ila_regs/reg_18_n_6
    SLICE_X119Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.220     9.279    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X119Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              0.361     9.641    
                         clock uncertainty           -0.035     9.605    
    SLICE_X119Y279       FDRE (Setup_fdre_C_D)        0.033     9.638    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.638    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.352ns (11.404%)  route 2.735ns (88.596%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.334     7.826    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X114Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.217     9.276    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X114Y278       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.361     9.638    
                         clock uncertainty           -0.035     9.602    
    SLICE_X114Y278       FDRE (Setup_fdre_C_R)       -0.281     9.321    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.413ns (12.029%)  route 3.020ns (87.971%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X125Y286       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDRE (Prop_fdre_C_Q)         0.204     4.944 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         2.108     7.052    txILa/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_daddr_o[2]
    SLICE_X112Y275       LUT6 (Prop_lut6_I1_O)        0.123     7.175 f  txILa/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_10/O
                         net (fo=1, routed)           0.668     7.843    txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]
    SLICE_X118Y279       LUT6 (Prop_lut6_I4_O)        0.043     7.886 f  txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_3/O
                         net (fo=1, routed)           0.244     8.130    txILa/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X118Y279       LUT6 (Prop_lut6_I1_O)        0.043     8.173 r  txILa/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.173    txILa/inst/ila_core_inst/u_ila_regs/reg_84_n_0
    SLICE_X118Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.220     9.279    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X118Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              0.361     9.641    
                         clock uncertainty           -0.035     9.605    
    SLICE_X118Y279       FDRE (Setup_fdre_C_D)        0.064     9.669    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.352ns (11.436%)  route 2.726ns (88.564%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.326     7.818    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X116Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.219     9.278    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X116Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.361     9.640    
                         clock uncertainty           -0.035     9.604    
    SLICE_X116Y279       FDRE (Setup_fdre_C_R)       -0.281     9.323    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.352ns (11.436%)  route 2.726ns (88.564%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 9.278 - 5.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.442     4.740    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X123Y287       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y287       FDRE (Prop_fdre_C_Q)         0.223     4.963 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.171     6.134    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X121Y274       LUT2 (Prop_lut2_I1_O)        0.043     6.177 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.484     6.661    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X121Y280       LUT6 (Prop_lut6_I3_O)        0.043     6.704 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.745     7.449    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X117Y278       LUT2 (Prop_lut2_I0_O)        0.043     7.492 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.326     7.818    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X116Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.219     9.278    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X116Y279       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.361     9.640    
                         clock uncertainty           -0.035     9.604    
    SLICE_X116Y279       FDRE (Setup_fdre_C_R)       -0.281     9.323    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  1.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X127Y295       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y295       FDRE (Prop_fdre_C_Q)         0.100     2.250 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.095     2.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X126Y294       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X126Y294       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.367     2.164    
    SLICE_X126Y294       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.279    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.549%)  route 0.106ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X128Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y292       FDRE (Prop_fdre_C_Q)         0.100     2.250 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
                         net (fo=1, routed)           0.106     2.356    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X126Y293       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y293       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.349     2.182    
    SLICE_X126Y293       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.290    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][71]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.107ns (48.682%)  route 0.113ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.642     2.139    txILa/inst/ila_core_inst/clk
    SLICE_X122Y271       FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y271       FDRE (Prop_fdre_C_Q)         0.107     2.246 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][71]/Q
                         net (fo=1, routed)           0.113     2.359    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][89][1]
    RAMB36_X4Y54         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.892     2.545    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y54         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.367     2.178    
    RAMB36_X4Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.111     2.289    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.584%)  route 0.147ns (55.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.642     2.139    txILa/inst/ila_core_inst/clk
    SLICE_X122Y271       FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y271       FDRE (Prop_fdre_C_Q)         0.118     2.257 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.147     2.404    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][9]
    RAMB36_X4Y54         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.892     2.545    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y54         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.367     2.178    
    RAMB36_X4Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.333    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.155ns (54.909%)  route 0.127ns (45.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.734     2.231    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/UNCONN_IN
    SLICE_X124Y300       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y300       FDRE (Prop_fdre_C_Q)         0.091     2.322 r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.127     2.450    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/Q[7]
    SLICE_X126Y299       LUT6 (Prop_lut6_I1_O)        0.064     2.514 r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[7]_i_1/O
                         net (fo=1, routed)           0.000     2.514    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg_n_15
    SLICE_X126Y299       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.879     2.533    rxIla/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X126Y299       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
                         clock pessimism             -0.184     2.348    
    SLICE_X126Y299       FDRE (Hold_fdre_C_D)         0.087     2.435    rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.155ns (54.814%)  route 0.128ns (45.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.734     2.231    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/UNCONN_IN
    SLICE_X124Y300       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y300       FDRE (Prop_fdre_C_Q)         0.091     2.322 r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.128     2.450    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/Q[3]
    SLICE_X126Y299       LUT6 (Prop_lut6_I1_O)        0.064     2.514 r  rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[3]_i_1/O
                         net (fo=1, routed)           0.000     2.514    rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg_n_19
    SLICE_X126Y299       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.879     2.533    rxIla/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X126Y299       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                         clock pessimism             -0.184     2.348    
    SLICE_X126Y299       FDRE (Hold_fdre_C_D)         0.087     2.435    rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.226%)  route 0.135ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.731     2.228    rxIla/inst/ila_core_inst/clk
    SLICE_X122Y308       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y308       FDRE (Prop_fdre_C_Q)         0.107     2.335 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/Q
                         net (fo=1, routed)           0.135     2.470    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[28]
    RAMB36_X4Y61         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.006     2.659    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y61         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.387     2.272    
    RAMB36_X4Y61         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.119     2.391    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.939%)  route 0.144ns (59.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.654     2.151    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X128Y293       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y293       FDRE (Prop_fdre_C_Q)         0.100     2.251 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.144     2.396    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X126Y294       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X126Y294       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.349     2.182    
    SLICE_X126Y294       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.314    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.739%)  route 0.138ns (56.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.731     2.228    rxIla/inst/ila_core_inst/clk
    SLICE_X122Y308       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y308       FDRE (Prop_fdre_C_Q)         0.107     2.335 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][116]/Q
                         net (fo=1, routed)           0.138     2.473    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[26]
    RAMB36_X4Y61         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.006     2.659    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y61         RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.387     2.272    
    RAMB36_X4Y61         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.119     2.391    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.107ns (44.412%)  route 0.134ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.647     2.144    txILa/inst/ila_core_inst/clk
    SLICE_X122Y266       FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y266       FDRE (Prop_fdre_C_Q)         0.107     2.251 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.134     2.385    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][2]
    RAMB36_X4Y53         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.898     2.551    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.367     2.184    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.119     2.303    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y60    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y60    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y54    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y54    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y61    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X4Y61    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y54    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y54    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X4Y124   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X4Y124   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.345ns (18.844%)  route 1.486ns (81.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 10.022 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.467     5.824    genRst/sel
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.273    10.022    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[0]/C
                         clock pessimism              0.343    10.365    
                         clock uncertainty           -0.035    10.330    
    SLICE_X132Y283       FDCE (Setup_fdce_C_CE)      -0.178    10.152    genRst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.345ns (18.844%)  route 1.486ns (81.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 10.022 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.467     5.824    genRst/sel
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.273    10.022    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[1]/C
                         clock pessimism              0.343    10.365    
                         clock uncertainty           -0.035    10.330    
    SLICE_X132Y283       FDCE (Setup_fdce_C_CE)      -0.178    10.152    genRst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.345ns (18.844%)  route 1.486ns (81.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 10.022 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.467     5.824    genRst/sel
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.273    10.022    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[2]/C
                         clock pessimism              0.343    10.365    
                         clock uncertainty           -0.035    10.330    
    SLICE_X132Y283       FDCE (Setup_fdce_C_CE)      -0.178    10.152    genRst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.345ns (18.844%)  route 1.486ns (81.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 10.022 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.467     5.824    genRst/sel
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.273    10.022    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism              0.343    10.365    
                         clock uncertainty           -0.035    10.330    
    SLICE_X132Y283       FDCE (Setup_fdce_C_CE)      -0.178    10.152    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.345ns (19.458%)  route 1.428ns (80.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.409     5.766    genRst/sel
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[20]/C
                         clock pessimism              0.343    10.368    
                         clock uncertainty           -0.035    10.333    
    SLICE_X132Y288       FDCE (Setup_fdce_C_CE)      -0.178    10.155    genRst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.345ns (19.458%)  route 1.428ns (80.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.409     5.766    genRst/sel
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[21]/C
                         clock pessimism              0.343    10.368    
                         clock uncertainty           -0.035    10.333    
    SLICE_X132Y288       FDCE (Setup_fdce_C_CE)      -0.178    10.155    genRst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[22]/CE
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.345ns (19.458%)  route 1.428ns (80.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.409     5.766    genRst/sel
    SLICE_X132Y288       FDPE                                         r  genRst/timer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDPE                                         r  genRst/timer_reg[22]/C
                         clock pessimism              0.343    10.368    
                         clock uncertainty           -0.035    10.333    
    SLICE_X132Y288       FDPE (Setup_fdpe_C_CE)      -0.178    10.155    genRst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.345ns (19.458%)  route 1.428ns (80.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.409     5.766    genRst/sel
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/C
                         clock pessimism              0.343    10.368    
                         clock uncertainty           -0.035    10.333    
    SLICE_X132Y288       FDCE (Setup_fdce_C_CE)      -0.178    10.155    genRst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.345ns (19.731%)  route 1.404ns (80.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 10.023 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.385     5.742    genRst/sel
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.274    10.023    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/C
                         clock pessimism              0.343    10.366    
                         clock uncertainty           -0.035    10.331    
    SLICE_X132Y284       FDCE (Setup_fdce_C_CE)      -0.178    10.153    genRst/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 genRst/timer_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.345ns (19.731%)  route 1.404ns (80.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 10.023 - 6.400 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.446     3.993    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.259     4.252 r  genRst/timer_reg[18]/Q
                         net (fo=2, routed)           0.555     4.807    genRst/timer_reg[18]
    SLICE_X134Y288       LUT6 (Prop_lut6_I2_O)        0.043     4.850 r  genRst/RESET_O_i_5/O
                         net (fo=1, routed)           0.464     5.314    genRst/RESET_O_i_5_n_0
    SLICE_X134Y286       LUT5 (Prop_lut5_I2_O)        0.043     5.357 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.385     5.742    genRst/sel
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.274    10.023    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[5]/C
                         clock pessimism              0.343    10.366    
                         clock uncertainty           -0.035    10.331    
    SLICE_X132Y284       FDCE (Setup_fdce_C_CE)      -0.178    10.153    genRst/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.814%)  route 0.146ns (43.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.839    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y285       FDPE                                         r  genRst/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y285       FDPE (Prop_fdpe_C_Q)         0.118     1.957 f  genRst/timer_reg[11]/Q
                         net (fo=2, routed)           0.146     2.103    genRst/timer_reg[11]
    SLICE_X132Y285       LUT1 (Prop_lut1_I0_O)        0.028     2.131 r  genRst/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     2.131    genRst/timer[8]_i_2_n_0
    SLICE_X132Y285       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.177 r  genRst/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    genRst/timer_reg[8]_i_1_n_4
    SLICE_X132Y285       FDPE                                         r  genRst/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.208    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y285       FDPE                                         r  genRst/timer_reg[11]/C
                         clock pessimism             -0.369     1.839    
    SLICE_X132Y285       FDPE (Hold_fdpe_C_D)         0.092     1.931    genRst/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.653     1.840    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDPE (Prop_fdpe_C_Q)         0.118     1.958 f  genRst/timer_reg[19]/Q
                         net (fo=2, routed)           0.146     2.104    genRst/timer_reg[19]
    SLICE_X132Y287       LUT1 (Prop_lut1_I0_O)        0.028     2.132 r  genRst/timer[16]_i_2/O
                         net (fo=1, routed)           0.000     2.132    genRst/timer[16]_i_2_n_0
    SLICE_X132Y287       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.178 r  genRst/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.178    genRst/timer_reg[16]_i_1_n_4
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.209    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[19]/C
                         clock pessimism             -0.369     1.840    
    SLICE_X132Y287       FDPE (Hold_fdpe_C_D)         0.092     1.932    genRst/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.654     1.841    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y288       FDCE (Prop_fdce_C_Q)         0.118     1.959 f  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.146     2.105    genRst/timer_reg[23]
    SLICE_X132Y288       LUT1 (Prop_lut1_I0_O)        0.028     2.133 r  genRst/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     2.133    genRst/timer[20]_i_2_n_0
    SLICE_X132Y288       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.179 r  genRst/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.179    genRst/timer_reg[20]_i_1_n_4
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.211    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/C
                         clock pessimism             -0.370     1.841    
    SLICE_X132Y288       FDCE (Hold_fdce_C_D)         0.092     1.933    genRst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.839    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDCE                                         r  genRst/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y286       FDCE (Prop_fdce_C_Q)         0.118     1.957 f  genRst/timer_reg[15]/Q
                         net (fo=2, routed)           0.146     2.103    genRst/timer_reg[15]
    SLICE_X132Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.131 r  genRst/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     2.131    genRst/timer[12]_i_2_n_0
    SLICE_X132Y286       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.177 r  genRst/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    genRst/timer_reg[12]_i_1_n_4
    SLICE_X132Y286       FDCE                                         r  genRst/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.208    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDCE                                         r  genRst/timer_reg[15]/C
                         clock pessimism             -0.369     1.839    
    SLICE_X132Y286       FDCE (Hold_fdce_C_D)         0.092     1.931    genRst/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.651     1.838    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y283       FDCE (Prop_fdce_C_Q)         0.118     1.956 f  genRst/timer_reg[3]/Q
                         net (fo=2, routed)           0.146     2.102    genRst/timer_reg[3]
    SLICE_X132Y283       LUT1 (Prop_lut1_I0_O)        0.028     2.130 r  genRst/timer[0]_i_2/O
                         net (fo=1, routed)           0.000     2.130    genRst/timer[0]_i_2_n_0
    SLICE_X132Y283       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.176 r  genRst/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.176    genRst/timer_reg[0]_i_1_n_4
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.206    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism             -0.368     1.838    
    SLICE_X132Y283       FDCE (Hold_fdce_C_D)         0.092     1.930    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 genRst/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.783%)  route 0.146ns (43.217%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.839    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y284       FDCE (Prop_fdce_C_Q)         0.118     1.957 f  genRst/timer_reg[7]/Q
                         net (fo=2, routed)           0.146     2.103    genRst/timer_reg[7]
    SLICE_X132Y284       LUT1 (Prop_lut1_I0_O)        0.028     2.131 r  genRst/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     2.131    genRst/timer[4]_i_2_n_0
    SLICE_X132Y284       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.177 r  genRst/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    genRst/timer_reg[4]_i_1_n_4
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[7]/C
                         clock pessimism             -0.368     1.839    
    SLICE_X132Y284       FDCE (Hold_fdce_C_D)         0.092     1.931    genRst/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 genRst/timer_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.192ns (56.461%)  route 0.148ns (43.539%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.654     1.841    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDPE                                         r  genRst/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y289       FDPE (Prop_fdpe_C_Q)         0.118     1.959 f  genRst/timer_reg[27]/Q
                         net (fo=2, routed)           0.148     2.107    genRst/timer_reg[27]
    SLICE_X132Y289       LUT1 (Prop_lut1_I0_O)        0.028     2.135 r  genRst/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     2.135    genRst/timer[24]_i_2_n_0
    SLICE_X132Y289       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.181 r  genRst/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.181    genRst/timer_reg[24]_i_1_n_4
    SLICE_X132Y289       FDPE                                         r  genRst/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.880     2.211    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDPE                                         r  genRst/timer_reg[27]/C
                         clock pessimism             -0.370     1.841    
    SLICE_X132Y289       FDPE (Hold_fdpe_C_D)         0.092     1.933    genRst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 genRst/timer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.319%)  route 0.146ns (42.681%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.653     1.840    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDCE                                         r  genRst/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y287       FDCE (Prop_fdce_C_Q)         0.118     1.958 f  genRst/timer_reg[16]/Q
                         net (fo=2, routed)           0.146     2.104    genRst/timer_reg[16]
    SLICE_X132Y287       LUT1 (Prop_lut1_I0_O)        0.028     2.132 r  genRst/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.132    genRst/timer[16]_i_5_n_0
    SLICE_X132Y287       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.182 r  genRst/timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.182    genRst/timer_reg[16]_i_1_n_7
    SLICE_X132Y287       FDCE                                         r  genRst/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.878     2.209    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDCE                                         r  genRst/timer_reg[16]/C
                         clock pessimism             -0.369     1.840    
    SLICE_X132Y287       FDCE (Hold_fdce_C_D)         0.092     1.932    genRst/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 genRst/timer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.319%)  route 0.146ns (42.681%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.839    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDPE                                         r  genRst/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y286       FDPE (Prop_fdpe_C_Q)         0.118     1.957 f  genRst/timer_reg[12]/Q
                         net (fo=2, routed)           0.146     2.103    genRst/timer_reg[12]
    SLICE_X132Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.131 r  genRst/timer[12]_i_5/O
                         net (fo=1, routed)           0.000     2.131    genRst/timer[12]_i_5_n_0
    SLICE_X132Y286       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.181 r  genRst/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.181    genRst/timer_reg[12]_i_1_n_7
    SLICE_X132Y286       FDPE                                         r  genRst/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.208    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDPE                                         r  genRst/timer_reg[12]/C
                         clock pessimism             -0.369     1.839    
    SLICE_X132Y286       FDPE (Hold_fdpe_C_D)         0.092     1.931    genRst/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 genRst/timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.196ns (57.319%)  route 0.146ns (42.681%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.839    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y284       FDCE (Prop_fdce_C_Q)         0.118     1.957 f  genRst/timer_reg[4]/Q
                         net (fo=2, routed)           0.146     2.103    genRst/timer_reg[4]
    SLICE_X132Y284       LUT1 (Prop_lut1_I0_O)        0.028     2.131 r  genRst/timer[4]_i_5/O
                         net (fo=1, routed)           0.000     2.131    genRst/timer[4]_i_5_n_0
    SLICE_X132Y284       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.181 r  genRst/timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.181    genRst/timer_reg[4]_i_1_n_7
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/C
                         clock pessimism             -0.368     1.839    
    SLICE_X132Y284       FDCE (Hold_fdce_C_D)         0.092     1.931    genRst/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { USER_CLOCK_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         6.400       0.686      GTXE2_CHANNEL_X0Y10  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y10  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         6.400       4.992      BUFGCTRL_X0Y0        fabricClk_from_userClockIbufgds_BUFG_inst/I
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X133Y287       genRst/RESET_O_reg/C
Min Period        n/a     FDCE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y283       genRst/timer_reg[0]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y285       genRst/timer_reg[10]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y285       genRst/timer_reg[11]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y286       genRst/timer_reg[12]/C
Min Period        n/a     FDCE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y286       genRst/timer_reg[13]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X132Y286       genRst/timer_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X126Y283       genRst/rstGenSlr/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X126Y283       genRst/rstGenSlr/CLK
Low Pulse Width   Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y283       genRst/timer_reg[0]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y283       genRst/timer_reg[1]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y283       genRst/timer_reg[2]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y283       genRst/timer_reg[3]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y284       genRst/timer_reg[4]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y284       genRst/timer_reg[5]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y284       genRst/timer_reg[6]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y284       genRst/timer_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X126Y283       genRst/rstGenSlr/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X126Y283       genRst/rstGenSlr/CLK
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X133Y287       genRst/RESET_O_reg/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X133Y287       genRst/RESET_O_reg/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y285       genRst/timer_reg[10]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y285       genRst/timer_reg[10]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y285       genRst/timer_reg[11]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y285       genRst/timer_reg[11]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y286       genRst/timer_reg[12]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X132Y286       genRst/timer_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.437ns (12.177%)  route 3.152ns (87.823%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 33.900 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT3 (Prop_lut3_I1_O)        0.049     7.601 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.483     8.084    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.275    33.900    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.600    34.500    
                         clock uncertainty           -0.035    34.465    
    SLICE_X123Y293       FDCE (Setup_fdce_C_D)       -0.101    34.364    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         34.364    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 26.280    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDPE (Setup_fdpe_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.431ns (12.707%)  route 2.961ns (87.293%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 33.901 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT4 (Prop_lut4_I0_O)        0.043     7.595 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.292     7.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.276    33.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X125Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.600    34.501    
                         clock uncertainty           -0.035    34.466    
    SLICE_X125Y295       FDCE (Setup_fdce_C_CE)      -0.201    34.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 26.378    

Slack (MET) :             26.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.437ns (12.563%)  route 3.041ns (87.437%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 33.900 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.824     6.002    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X116Y291       LUT6 (Prop_lut6_I1_O)        0.043     6.045 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.630     6.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X124Y291       LUT3 (Prop_lut3_I1_O)        0.043     6.718 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.834     7.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X123Y293       LUT3 (Prop_lut3_I1_O)        0.049     7.601 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.372     7.973    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.275    33.900    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.600    34.500    
                         clock uncertainty           -0.035    34.465    
    SLICE_X123Y293       FDCE (Setup_fdce_C_D)       -0.101    34.364    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         34.364    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 26.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.158%)  route 0.060ns (39.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.650     2.274    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y288       FDCE (Prop_fdce_C_Q)         0.091     2.365 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X122Y288       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.875     2.783    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y288       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.498     2.285    
    SLICE_X122Y288       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.357    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y290       FDCE (Prop_fdce_C_Q)         0.100     2.375 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.146     2.520    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X122Y289       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.875     2.783    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X122Y289       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.495     2.288    
    SLICE_X122Y289       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.653     2.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y294       FDCE (Prop_fdce_C_Q)         0.100     2.377 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.878     2.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.509     2.277    
    SLICE_X125Y294       FDCE (Hold_fdce_C_D)         0.047     2.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDCE (Prop_fdce_C_Q)         0.100     2.346 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.846     2.754    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.508     2.246    
    SLICE_X121Y287       FDCE (Hold_fdce_C_D)         0.047     2.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.623     2.247    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X112Y292       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y292       FDCE (Prop_fdce_C_Q)         0.100     2.347 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.058     2.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X112Y292       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X112Y292       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.509     2.247    
    SLICE_X112Y292       FDCE (Hold_fdce_C_D)         0.049     2.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.623     2.247    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X112Y291       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y291       FDCE (Prop_fdce_C_Q)         0.100     2.347 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.058     2.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X112Y291       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X112Y291       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.509     2.247    
    SLICE_X112Y291       FDCE (Hold_fdce_C_D)         0.049     2.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.638%)  route 0.152ns (60.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y290       FDCE (Prop_fdce_C_Q)         0.100     2.375 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.152     2.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X122Y290       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.876     2.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X122Y290       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     2.286    
    SLICE_X122Y290       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.653     2.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y294       FDCE (Prop_fdce_C_Q)         0.100     2.377 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.432    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.878     2.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X125Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.509     2.277    
    SLICE_X125Y294       FDCE (Hold_fdce_C_D)         0.044     2.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDCE (Prop_fdce_C_Q)         0.100     2.346 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.401    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.846     2.754    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X121Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.508     2.246    
    SLICE_X121Y287       FDCE (Hold_fdce_C_D)         0.044     2.290    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.653     2.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X124Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y294       FDCE (Prop_fdce_C_Q)         0.100     2.377 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.433    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X124Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.878     2.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X124Y294       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.509     2.277    
    SLICE_X124Y294       FDCE (Hold_fdce_C_D)         0.044     2.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         30.000      28.591     BUFGCTRL_X0Y2   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X116Y291  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X116Y291  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X114Y291  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X114Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X115Y292  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X114Y289  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X114Y289  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X112Y294  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X112Y293  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y290  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y289  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y288  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X122Y288  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.515ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.302ns (20.863%)  route 1.146ns (79.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63.811 - 60.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.220     5.890    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.503    62.503    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    62.586 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.225    63.811    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.631    64.442    
                         clock uncertainty           -0.035    64.407    
    SLICE_X110Y289       FDCE (Setup_fdce_C_D)       -0.002    64.405    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.405    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 58.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.146ns (19.849%)  route 0.590ns (80.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.483     2.819    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.028     2.847 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.106     2.953    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.845     1.845    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.875 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.846     2.721    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.504     2.217    
    SLICE_X110Y289       FDCE (Hold_fdce_C_D)         0.037     2.254    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.699    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         60.000      58.591     BUFGCTRL_X0Y3   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X110Y289  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X110Y289  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X110Y289  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X110Y289  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X110Y289  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SMA_MGT_REFCLK
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.646ns  (logic 0.266ns (4.712%)  route 5.380ns (95.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.342    26.017    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X101Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.646ns  (logic 0.266ns (4.712%)  route 5.380ns (95.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.342    26.017    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X101Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.646ns  (logic 0.266ns (4.712%)  route 5.380ns (95.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.342    26.017    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X101Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.646ns  (logic 0.266ns (4.712%)  route 5.380ns (95.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.342    26.017    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X101Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[20]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X101Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -26.017    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.535ns  (logic 0.266ns (4.805%)  route 5.269ns (95.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.231    25.907    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X100Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X100Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -25.907    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.535ns  (logic 0.266ns (4.805%)  route 5.269ns (95.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 28.892 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.231    25.907    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X100Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.347    28.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y308       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C
                         clock pessimism              0.937    29.829    
                         clock uncertainty           -0.194    29.635    
    SLICE_X100Y308       FDRE (Setup_fdre_C_CE)      -0.201    29.434    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -25.907    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.472ns  (logic 0.266ns (4.861%)  route 5.206ns (95.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 28.891 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.168    25.843    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.346    28.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[1]/C
                         clock pessimism              0.937    29.828    
                         clock uncertainty           -0.194    29.634    
    SLICE_X99Y307        FDRE (Setup_fdre_C_CE)      -0.201    29.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[1]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.472ns  (logic 0.266ns (4.861%)  route 5.206ns (95.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 28.891 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.168    25.843    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.346    28.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[3]/C
                         clock pessimism              0.937    29.828    
                         clock uncertainty           -0.194    29.634    
    SLICE_X99Y307        FDRE (Setup_fdre_C_CE)      -0.201    29.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.472ns  (logic 0.266ns (4.861%)  route 5.206ns (95.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 28.891 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.168    25.843    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.346    28.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/C
                         clock pessimism              0.937    29.828    
                         clock uncertainty           -0.194    29.634    
    SLICE_X99Y307        FDRE (Setup_fdre_C_CE)      -0.201    29.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.472ns  (logic 0.266ns (4.861%)  route 5.206ns (95.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 28.891 - 24.999 ) 
    Source Clock Delay      (SCD):    3.706ns = ( 20.372 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.350    20.372    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X129Y285       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDPE (Prop_fdpe_C_Q)         0.223    20.595 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           3.038    23.633    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X117Y298       LUT2 (Prop_lut2_I1_O)        0.043    23.676 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.168    25.843    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/E[0]
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.346    28.891    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X99Y307        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/C
                         clock pessimism              0.937    29.828    
                         clock uncertainty           -0.194    29.634    
    SLICE_X99Y307        FDRE (Setup_fdre_C_CE)      -0.201    29.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                         29.433    
                         arrival time                         -25.843    
  -------------------------------------------------------------------
                         slack                                  3.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/GTRXRESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.128ns (6.774%)  route 1.762ns (93.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.705     2.830    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/GTRXRESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/GTRXRESET_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X144Y285       FDRE (Hold_fdre_C_R)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/GTRXRESET_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXDFEAGCHOLD_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.128ns (6.774%)  route 1.762ns (93.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.705     2.830    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXDFEAGCHOLD_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXDFEAGCHOLD_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X144Y285       FDRE (Hold_fdre_C_R)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXDFEAGCHOLD_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.128ns (6.774%)  route 1.762ns (93.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.705     2.830    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X144Y285       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXUSERRDY_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X144Y285       FDRE (Hold_fdre_C_R)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.128ns (6.736%)  route 1.772ns (93.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           0.820     1.862    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X138Y282       LUT5 (Prop_lut5_I0_O)        0.028     1.890 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          0.952     2.842    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X139Y282       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.873     2.217    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X139Y282       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.291     1.926    
                         clock uncertainty            0.194     2.119    
    SLICE_X139Y282       FDRE (Hold_fdre_C_R)        -0.014     2.105    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.128ns (6.571%)  route 1.820ns (93.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           0.820     1.862    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X138Y282       LUT5 (Prop_lut5_I0_O)        0.028     1.890 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          1.000     2.890    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X138Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874     2.218    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X138Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/run_phase_alignment_int_reg/C
                         clock pessimism             -0.291     1.927    
                         clock uncertainty            0.194     2.120    
    SLICE_X138Y283       FDRE (Hold_fdre_C_R)         0.006     2.126    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.128ns (6.570%)  route 1.820ns (93.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.763     2.889    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X145Y286       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X145Y286       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/rx_fsm_reset_done_int_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X145Y286       FDRE (Hold_fdre_C_R)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/adapt_count_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.128ns (6.563%)  route 1.822ns (93.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.765     2.891    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X144Y286       FDSE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/adapt_count_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X144Y286       FDSE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/adapt_count_reset_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X144Y286       FDSE (Hold_fdse_C_S)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/adapt_count_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.128ns (6.563%)  route 1.822ns (93.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.057     2.097    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X144Y285       LUT6 (Prop_lut6_I1_O)        0.028     2.125 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.765     2.891    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X144Y286       FDSE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.876     2.220    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X144Y286       FDSE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/reset_time_out_reg/C
                         clock pessimism             -0.291     1.929    
                         clock uncertainty            0.194     2.122    
    SLICE_X144Y286       FDSE (Hold_fdse_C_S)        -0.014     2.108    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.128ns (6.571%)  route 1.820ns (93.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           0.820     1.862    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X138Y282       LUT5 (Prop_lut5_I0_O)        0.028     1.890 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          1.000     2.890    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X139Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874     2.218    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X139Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.291     1.927    
                         clock uncertainty            0.194     2.120    
    SLICE_X139Y283       FDRE (Hold_fdre_C_R)        -0.014     2.106    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.128ns (6.571%)  route 1.820ns (93.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.500     0.942    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X135Y282       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y282       FDCE (Prop_fdce_C_Q)         0.100     1.042 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           0.820     1.862    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X138Y282       LUT5 (Prop_lut5_I0_O)        0.028     1.890 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          1.000     2.890    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X139Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.874     2.218    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X139Y283       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.291     1.927    
                         clock uncertainty            0.194     2.120    
    SLICE_X139Y283       FDRE (Hold_fdre_C_R)        -0.014     2.106    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.783    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.811%)  route 1.608ns (84.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 33.849 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.925     5.627    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X110Y289       LUT1 (Prop_lut1_I0_O)        0.043     5.670 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.683     6.352    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.224    63.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.849    
                         clock uncertainty           -0.035    63.814    
    SLICE_X110Y288       FDRE (Setup_fdre_C_R)       -0.281    63.533    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.533    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 57.180    

Slack (MET) :             57.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.302ns (16.768%)  route 1.499ns (83.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.734     5.436    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.043     5.479 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.765     6.243    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    63.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.851    
                         clock uncertainty           -0.035    63.816    
    SLICE_X114Y289       FDCE (Setup_fdce_C_CE)      -0.178    63.638    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.638    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 57.394    

Slack (MET) :             57.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.302ns (16.768%)  route 1.499ns (83.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.955     2.955    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.048 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.394     4.442    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.259     4.701 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.734     5.436    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.043     5.479 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.765     6.243    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    62.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    62.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    63.851    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.851    
                         clock uncertainty           -0.035    63.816    
    SLICE_X114Y289       FDCE (Setup_fdce_C_CE)      -0.178    63.638    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         63.638    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 57.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.146ns (16.489%)  route 0.739ns (83.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.359     3.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.755    
    SLICE_X115Y289       FDCE (Hold_fdce_C_CE)        0.010     2.765    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.146ns (16.489%)  route 0.739ns (83.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.359     3.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     2.755    
    SLICE_X115Y289       FDCE (Hold_fdce_C_CE)        0.010     2.765    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.146ns (16.489%)  route 0.739ns (83.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.359     3.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     2.755    
    SLICE_X115Y289       FDCE (Hold_fdce_C_CE)        0.010     2.765    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.146ns (16.489%)  route 0.739ns (83.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.359     3.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X115Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     2.755    
    SLICE_X115Y289       FDCE (Hold_fdce_C_CE)        0.010     2.765    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.146ns (15.799%)  route 0.778ns (84.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.596 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.621     2.217    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X110Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y289       FDCE (Prop_fdce_C_Q)         0.118     2.335 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.380     2.716    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X110Y289       LUT2 (Prop_lut2_I1_O)        0.028     2.744 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.398     3.141    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.847     2.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X114Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     2.755    
    SLICE_X114Y289       FDCE (Hold_fdce_C_CE)        0.030     2.785    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        2.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.302ns (14.032%)  route 1.850ns (85.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 9.285 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.749     5.702    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X120Y294       LUT2 (Prop_lut2_I1_O)        0.043     5.745 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.102     6.847    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X119Y287       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.226     9.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X119Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.382     9.668    
                         clock uncertainty           -0.035     9.632    
    SLICE_X119Y287       FDPE (Recov_fdpe_C_PRE)     -0.178     9.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.302ns (14.032%)  route 1.850ns (85.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 9.285 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.749     5.702    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X120Y294       LUT2 (Prop_lut2_I1_O)        0.043     5.745 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.102     6.847    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X119Y287       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.226     9.285    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X119Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.382     9.668    
                         clock uncertainty           -0.035     9.632    
    SLICE_X119Y287       FDPE (Recov_fdpe_C_PRE)     -0.178     9.454    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.302ns (21.797%)  route 1.084ns (78.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 9.289 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.749     5.702    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X120Y294       LUT2 (Prop_lut2_I1_O)        0.043     5.745 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.335     6.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X120Y296       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.230     9.289    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y296       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.382     9.672    
                         clock uncertainty           -0.035     9.636    
    SLICE_X120Y296       FDPE (Recov_fdpe_C_PRE)     -0.187     9.449    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.302ns (21.797%)  route 1.084ns (78.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 9.289 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.749     5.702    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X120Y294       LUT2 (Prop_lut2_I1_O)        0.043     5.745 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.335     6.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X120Y296       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.230     9.289    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y296       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.382     9.672    
                         clock uncertainty           -0.035     9.636    
    SLICE_X120Y296       FDPE (Recov_fdpe_C_PRE)     -0.154     9.482    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.302ns (29.159%)  route 0.734ns (70.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 9.335 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.399     4.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y297       FDPE (Prop_fdpe_C_Q)         0.259     4.956 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.296     5.251    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X120Y297       LUT2 (Prop_lut2_I0_O)        0.043     5.294 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.438     5.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X122Y297       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.276     9.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.361     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X122Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     9.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.302ns (29.159%)  route 0.734ns (70.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 9.335 - 5.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.399     4.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y297       FDPE (Prop_fdpe_C_Q)         0.259     4.956 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.296     5.251    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X120Y297       LUT2 (Prop_lut2_I0_O)        0.043     5.294 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.438     5.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X122Y297       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.276     9.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.361     9.697    
                         clock uncertainty           -0.035     9.661    
    SLICE_X122Y297       FDPE (Recov_fdpe_C_PRE)     -0.187     9.474    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.945%)  route 0.702ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 9.288 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.702     5.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X115Y295       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.229     9.288    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y295       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.361     9.650    
                         clock uncertainty           -0.035     9.614    
    SLICE_X115Y295       FDCE (Recov_fdce_C_CLR)     -0.212     9.402    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.259ns (26.509%)  route 0.718ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 9.289 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.718     5.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X119Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.230     9.289    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X119Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.382     9.672    
                         clock uncertainty           -0.035     9.636    
    SLICE_X119Y296       FDCE (Recov_fdce_C_CLR)     -0.212     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.259ns (26.509%)  route 0.718ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 9.289 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.718     5.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X119Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.230     9.289    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X119Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.382     9.672    
                         clock uncertainty           -0.035     9.636    
    SLICE_X119Y296       FDCE (Recov_fdce_C_CLR)     -0.212     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.945%)  route 0.702ns (73.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 9.288 - 5.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_inst/O
                         net (fo=1, routed)           2.299     3.205    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.397     4.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X118Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y291       FDRE (Prop_fdre_C_Q)         0.259     4.954 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.702     5.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X115Y295       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  sysclk_inst/O
                         net (fo=1, routed)           2.173     7.976    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        1.229     9.288    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y295       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.361     9.650    
                         clock uncertainty           -0.035     9.614    
    SLICE_X115Y295       FDPE (Recov_fdpe_C_PRE)     -0.178     9.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  3.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.625     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y296       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y296       FDPE (Prop_fdpe_C_Q)         0.107     2.229 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.321    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X120Y297       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.851     2.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X120Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.367     2.137    
    SLICE_X120Y297       FDPE (Remov_fdpe_C_PRE)     -0.088     2.049    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.368    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X123Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.877     2.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X123Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.367     2.163    
    SLICE_X123Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.840%)  route 0.151ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X124Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X124Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.349     2.182    
    SLICE_X124Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.840%)  route 0.151ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X124Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X124Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.349     2.182    
    SLICE_X124Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.840%)  route 0.151ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_inst/O
                         net (fo=1, routed)           1.083     1.471    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.653     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y297       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDPE (Prop_fdpe_C_Q)         0.118     2.268 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.420    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X124Y296       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_inst/O
                         net (fo=1, routed)           1.154     1.624    sysclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sysclk_BUFG_inst/O
                         net (fo=4076, routed)        0.878     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X124Y296       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.349     2.182    
    SLICE_X124Y296       FDCE (Remov_fdce_C_CLR)     -0.069     2.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        3.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[24]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.043ns (45.095%)  route 1.270ns (54.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 10.026 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.898     6.298    genRst/rst_from_orGate
    SLICE_X132Y289       FDPE                                         f  genRst/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.277    10.026    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDPE                                         r  genRst/timer_reg[24]/C
                         clock pessimism              0.321    10.347    
                         clock uncertainty           -0.035    10.312    
    SLICE_X132Y289       FDPE (Recov_fdpe_C_PRE)     -0.187    10.125    genRst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[27]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.043ns (45.095%)  route 1.270ns (54.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 10.026 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.898     6.298    genRst/rst_from_orGate
    SLICE_X132Y289       FDPE                                         f  genRst/timer_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.277    10.026    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDPE                                         r  genRst/timer_reg[27]/C
                         clock pessimism              0.321    10.347    
                         clock uncertainty           -0.035    10.312    
    SLICE_X132Y289       FDPE (Recov_fdpe_C_PRE)     -0.187    10.125    genRst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[25]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.043ns (45.095%)  route 1.270ns (54.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 10.026 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.898     6.298    genRst/rst_from_orGate
    SLICE_X132Y289       FDCE                                         f  genRst/timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.277    10.026    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDCE                                         r  genRst/timer_reg[25]/C
                         clock pessimism              0.321    10.347    
                         clock uncertainty           -0.035    10.312    
    SLICE_X132Y289       FDCE (Recov_fdce_C_CLR)     -0.154    10.158    genRst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         10.158    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[26]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.043ns (45.095%)  route 1.270ns (54.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 10.026 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.898     6.298    genRst/rst_from_orGate
    SLICE_X132Y289       FDCE                                         f  genRst/timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.277    10.026    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y289       FDCE                                         r  genRst/timer_reg[26]/C
                         clock pessimism              0.321    10.347    
                         clock uncertainty           -0.035    10.312    
    SLICE_X132Y289       FDCE (Recov_fdce_C_CLR)     -0.154    10.158    genRst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         10.158    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[22]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.043ns (46.824%)  route 1.184ns (53.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.812     6.213    genRst/rst_from_orGate
    SLICE_X132Y288       FDPE                                         f  genRst/timer_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDPE                                         r  genRst/timer_reg[22]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y288       FDPE (Recov_fdpe_C_PRE)     -0.187    10.124    genRst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[20]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.043ns (46.824%)  route 1.184ns (53.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.812     6.213    genRst/rst_from_orGate
    SLICE_X132Y288       FDCE                                         f  genRst/timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[20]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y288       FDCE (Recov_fdce_C_CLR)     -0.154    10.157    genRst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[21]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.043ns (46.824%)  route 1.184ns (53.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.812     6.213    genRst/rst_from_orGate
    SLICE_X132Y288       FDCE                                         f  genRst/timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[21]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y288       FDCE (Recov_fdce_C_CLR)     -0.154    10.157    genRst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[23]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.043ns (46.824%)  route 1.184ns (53.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.812     6.213    genRst/rst_from_orGate
    SLICE_X132Y288       FDCE                                         f  genRst/timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y288       FDCE                                         r  genRst/timer_reg[23]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y288       FDCE (Recov_fdce_C_CLR)     -0.154    10.157    genRst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[18]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 1.043ns (48.784%)  route 1.095ns (51.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.723     6.123    genRst/rst_from_orGate
    SLICE_X132Y287       FDPE                                         f  genRst/timer_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[18]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y287       FDPE (Recov_fdpe_C_PRE)     -0.187    10.124    genRst/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[19]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 1.043ns (48.784%)  route 1.095ns (51.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 10.025 - 6.400 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  userClockIbufgds/O
                         net (fo=1, routed)           1.634     2.454    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.438     3.985    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.985 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.372     5.357    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.043     5.400 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.723     6.123    genRst/rst_from_orGate
    SLICE_X132Y287       FDPE                                         f  genRst/timer_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    K28                                               0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.143 r  userClockIbufgds/O
                         net (fo=1, routed)           1.523     8.666    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.749 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.276    10.025    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y287       FDPE                                         r  genRst/timer_reg[19]/C
                         clock pessimism              0.321    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X132Y287       FDPE (Recov_fdpe_C_PRE)     -0.187    10.124    genRst/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         10.124    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[0]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.426ns (49.065%)  route 0.442ns (50.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.248     2.703    genRst/rst_from_orGate
    SLICE_X132Y283       FDCE                                         f  genRst/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.206    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[0]/C
                         clock pessimism             -0.337     1.869    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    genRst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[1]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.426ns (49.065%)  route 0.442ns (50.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.248     2.703    genRst/rst_from_orGate
    SLICE_X132Y283       FDCE                                         f  genRst/timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.206    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[1]/C
                         clock pessimism             -0.337     1.869    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    genRst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[2]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.426ns (49.065%)  route 0.442ns (50.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.248     2.703    genRst/rst_from_orGate
    SLICE_X132Y283       FDCE                                         f  genRst/timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.206    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[2]/C
                         clock pessimism             -0.337     1.869    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    genRst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.426ns (49.065%)  route 0.442ns (50.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.248     2.703    genRst/rst_from_orGate
    SLICE_X132Y283       FDCE                                         f  genRst/timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.875     2.206    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y283       FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism             -0.337     1.869    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.050     1.819    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[4]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.273%)  route 0.495ns (53.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.301     2.755    genRst/rst_from_orGate
    SLICE_X132Y284       FDCE                                         f  genRst/timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[4]/C
                         clock pessimism             -0.337     1.870    
    SLICE_X132Y284       FDCE (Remov_fdce_C_CLR)     -0.050     1.820    genRst/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[5]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.273%)  route 0.495ns (53.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.301     2.755    genRst/rst_from_orGate
    SLICE_X132Y284       FDCE                                         f  genRst/timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[5]/C
                         clock pessimism             -0.337     1.870    
    SLICE_X132Y284       FDCE (Remov_fdce_C_CLR)     -0.050     1.820    genRst/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[6]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.273%)  route 0.495ns (53.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.301     2.755    genRst/rst_from_orGate
    SLICE_X132Y284       FDCE                                         f  genRst/timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[6]/C
                         clock pessimism             -0.337     1.870    
    SLICE_X132Y284       FDCE (Remov_fdce_C_CLR)     -0.050     1.820    genRst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[7]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.273%)  route 0.495ns (53.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.301     2.755    genRst/rst_from_orGate
    SLICE_X132Y284       FDCE                                         f  genRst/timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.207    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y284       FDCE                                         r  genRst/timer_reg[7]/C
                         clock pessimism             -0.337     1.870    
    SLICE_X132Y284       FDCE (Remov_fdce_C_CLR)     -0.050     1.820    genRst/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[13]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.426ns (44.414%)  route 0.533ns (55.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.339     2.794    genRst/rst_from_orGate
    SLICE_X132Y286       FDCE                                         f  genRst/timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.208    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDCE                                         r  genRst/timer_reg[13]/C
                         clock pessimism             -0.337     1.871    
    SLICE_X132Y286       FDCE (Remov_fdce_C_CLR)     -0.050     1.821    genRst/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[15]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.426ns (44.414%)  route 0.533ns (55.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  userClockIbufgds/O
                         net (fo=1, routed)           0.717     1.161    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.648     1.835    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X126Y283       SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y283       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.233 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.194     2.427    genRst/rst_powerup_b
    SLICE_X126Y283       LUT3 (Prop_lut3_I2_O)        0.028     2.455 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.339     2.794    genRst/rst_from_orGate
    SLICE_X132Y286       FDCE                                         f  genRst/timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  userClockIbufgds/O
                         net (fo=1, routed)           0.784     1.301    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.208    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X132Y286       FDCE                                         r  genRst/timer_reg[15]/C
                         clock pessimism             -0.337     1.871    
    SLICE_X132Y286       FDCE (Remov_fdce_C_CLR)     -0.050     1.821    genRst/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SMA_MGT_REFCLK
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.170ns  (logic 0.272ns (4.408%)  route 5.898ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.904    26.544    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y306       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y306       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[15]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.544    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.170ns  (logic 0.272ns (4.408%)  route 5.898ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.904    26.544    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y306       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y306       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.544    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.170ns  (logic 0.272ns (4.408%)  route 5.898ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.904    26.544    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[0]
    SLICE_X100Y306       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X100Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[10]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y306       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[10]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.544    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[41]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.170ns  (logic 0.272ns (4.408%)  route 5.898ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.904    26.544    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[0]
    SLICE_X100Y306       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X100Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[41]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y306       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[41]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.544    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[81]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.170ns  (logic 0.272ns (4.408%)  route 5.898ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.904    26.544    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[0]
    SLICE_X100Y306       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X100Y306       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[81]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y306       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[81]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.544    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.006ns  (logic 0.272ns (4.529%)  route 5.734ns (95.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 28.890 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.740    26.379    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[0]
    SLICE_X99Y309        FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.345    28.890    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X99Y309        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[2]/C
                         clock pessimism              0.937    29.827    
                         clock uncertainty           -0.194    29.633    
    SLICE_X99Y309        FDCE (Recov_fdce_C_CLR)     -0.305    29.328    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[2]
  -------------------------------------------------------------------
                         required time                         29.328    
                         arrival time                         -26.379    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.992ns  (logic 0.272ns (4.539%)  route 5.720ns (95.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.726    26.365    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y307       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y307       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[11]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y307       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.365    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.992ns  (logic 0.272ns (4.539%)  route 5.720ns (95.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.726    26.365    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y307       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y307       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[16]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y307       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[16]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.365    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.992ns  (logic 0.272ns (4.539%)  route 5.720ns (95.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.726    26.365    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y307       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y307       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[1]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y307       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.365    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - SMA_MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.992ns  (logic 0.272ns (4.539%)  route 5.720ns (95.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 28.893 - 24.999 ) 
    Source Clock Delay      (SCD):    3.708ns = ( 20.374 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    J8                                                0.000    16.666 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    16.666    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.352    20.374    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.223    20.597 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           2.994    23.591    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X117Y297       LUT2 (Prop_lut2_I1_O)        0.049    23.640 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/GBTRXREADY_LOST_FLAG_O_i_2/O
                         net (fo=120, routed)         2.726    26.365    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X100Y307       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    J8                                                0.000    24.999 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.044    27.462    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.528    29.073    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    25.679 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    27.462    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    27.545 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.348    28.893    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X100Y307       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[20]/C
                         clock pessimism              0.937    29.830    
                         clock uncertainty           -0.194    29.636    
    SLICE_X100Y307       FDCE (Recov_fdce_C_CLR)     -0.305    29.331    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         29.331    
                         arrival time                         -26.365    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[30]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[51]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[51]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[70]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[70]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[71]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[71]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.128ns (6.479%)  route 1.848ns (93.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.275     2.916    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X129Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X129Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X129Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.128ns (6.472%)  route 1.850ns (93.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.277     2.918    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X128Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X128Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[12]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X128Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.128ns (6.472%)  route 1.850ns (93.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.277     2.918    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X128Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X128Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[13]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X128Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.128ns (6.472%)  route 1.850ns (93.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.277     2.918    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X128Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X128Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[14]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X128Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by SMA_MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - SMA_MGT_REFCLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.128ns (6.472%)  route 1.850ns (93.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SMA_MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.499     0.941    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X131Y286       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y286       FDCE (Prop_fdce_C_Q)         0.100     1.041 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           0.573     1.613    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm
    SLICE_X131Y285       LUT2 (Prop_lut2_I1_O)        0.028     1.641 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.277     2.918    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X128Y271       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    J8                                                0.000     0.000 r  SMA_MGT_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_P
    J8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.581     1.314    txPll/inst/clk_in1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.010     2.354    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097     0.257 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     1.314    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.344 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.865     2.209    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X128Y271       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[15]/C
                         clock pessimism             -0.291     1.918    
                         clock uncertainty            0.194     2.111    
    SLICE_X128Y271       FDCE (Remov_fdce_C_CLR)     -0.069     2.042    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/commonWordCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.388ns (11.719%)  route 2.923ns (88.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.170     7.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X118Y288       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    33.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y288       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.600    34.451    
                         clock uncertainty           -0.035    34.416    
    SLICE_X118Y288       FDPE (Recov_fdpe_C_PRE)     -0.187    34.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.229    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 26.423    

Slack (MET) :             26.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.388ns (11.719%)  route 2.923ns (88.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.170     7.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X118Y288       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    33.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y288       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.600    34.451    
                         clock uncertainty           -0.035    34.416    
    SLICE_X118Y288       FDPE (Recov_fdpe_C_PRE)     -0.187    34.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.229    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 26.423    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.388ns (11.719%)  route 2.923ns (88.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.170     7.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X118Y288       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    33.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y288       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.600    34.451    
                         clock uncertainty           -0.035    34.416    
    SLICE_X118Y288       FDPE (Recov_fdpe_C_PRE)     -0.154    34.262    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.262    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.388ns (11.719%)  route 2.923ns (88.281%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 33.851 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.170     7.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X118Y288       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.226    33.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y288       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.600    34.451    
                         clock uncertainty           -0.035    34.416    
    SLICE_X118Y288       FDPE (Recov_fdpe_C_PRE)     -0.154    34.262    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.262    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    

Slack (MET) :             26.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.388ns (12.849%)  route 2.632ns (87.151%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 33.897 - 30.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.009     3.009    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.102 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.393     4.495    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X110Y288       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y288       FDRE (Prop_fdre_C_Q)         0.259     4.754 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.382     5.136    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X114Y288       LUT2 (Prop_lut2_I0_O)        0.043     5.179 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=9, routed)           0.812     5.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X115Y292       LUT6 (Prop_lut6_I1_O)        0.043     6.034 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.559     6.593    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X120Y294       LUT2 (Prop_lut2_I0_O)        0.043     6.636 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.879     7.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X123Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.542    32.542    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    32.625 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.272    33.897    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.600    34.497    
                         clock uncertainty           -0.035    34.462    
    SLICE_X123Y288       FDCE (Recov_fdce_C_CLR)     -0.212    34.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         34.250    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 26.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X123Y293       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDCE (Remov_fdce_C_CLR)     -0.069     2.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X123Y293       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDCE (Remov_fdce_C_CLR)     -0.069     2.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X123Y293       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDCE (Remov_fdce_C_CLR)     -0.069     2.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X123Y293       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDPE (Remov_fdpe_C_PRE)     -0.072     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X123Y293       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X123Y293       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDPE (Remov_fdpe_C_PRE)     -0.072     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.651     2.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y292       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y292       FDPE (Prop_fdpe_C_Q)         0.100     2.375 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.097     2.472    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X123Y293       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.877     2.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/idrck
    SLICE_X123Y293       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.495     2.290    
    SLICE_X123Y293       FDPE (Remov_fdpe_C_PRE)     -0.072     2.218    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.768%)  route 0.152ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y287       FDPE (Prop_fdpe_C_Q)         0.118     2.364 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X119Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X119Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.495     2.261    
    SLICE_X119Y288       FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.768%)  route 0.152ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y287       FDPE (Prop_fdpe_C_Q)         0.118     2.364 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X119Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X119Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.495     2.261    
    SLICE_X119Y288       FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.768%)  route 0.152ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y287       FDPE (Prop_fdpe_C_Q)         0.118     2.364 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X119Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X119Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.495     2.261    
    SLICE_X119Y288       FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.768%)  route 0.152ns (56.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.598     1.598    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.624 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.622     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X118Y287       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y287       FDPE (Prop_fdpe_C_Q)         0.118     2.364 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X119Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.878     1.878    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.908 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.848     2.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X119Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.495     2.261    
    SLICE_X119Y288       FDCE (Remov_fdce_C_CLR)     -0.069     2.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.324    





