{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684595351867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684595351873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:09:11 2023 " "Processing started: Sat May 20 12:09:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684595351873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595351873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595351873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684595352518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684595352518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/sensor_movimentacaov2/sensor_movimentov2.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/sensor_movimentacaov2/sensor_movimentov2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_MovimentoV2 " "Found entity 1: Sensor_MovimentoV2" {  } { { "../../Sensor_MovimentacaoV2/Sensor_MovimentoV2.v" "" { Text "C:/Quartus (Project Test V2)/Sensor_MovimentacaoV2/Sensor_MovimentoV2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/valor_serial_paralelo/valor_serial_paralelo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/valor_serial_paralelo/valor_serial_paralelo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Valor_Serial_Paralelo " "Found entity 1: Valor_Serial_Paralelo" {  } { { "../../Valor_Serial_Paralelo/Valor_Serial_Paralelo.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Valor_Serial_Paralelo/Valor_Serial_Paralelo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/preferencia_elevador/preferencia_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/preferencia_elevador/preferencia_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Preferencia_Elevador " "Found entity 1: Preferencia_Elevador" {  } { { "../../Preferencia_Elevador/Preferencia_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Preferencia_Elevador/Preferencia_Elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/multiplexador_elevador/multiplexador_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/multiplexador_elevador/multiplexador_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_Elevador " "Found entity 1: Multiplexador_Elevador" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/mod_pu/mod_pu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/mod_pu/mod_pu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod_PU " "Found entity 1: mod_PU" {  } { { "../../mod_PU/mod_PU.bdf" "" { Schematic "C:/Quartus (Project Test V2)/mod_PU/mod_PU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/entrada_pulsounico/entrada_pulsounico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/entrada_pulsounico/entrada_pulsounico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada_PulsoUnico " "Found entity 1: Entrada_PulsoUnico" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/elevador_movimento/elevador_movimento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/elevador_movimento/elevador_movimento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador_Movimento " "Found entity 1: Elevador_Movimento" {  } { { "../../Elevador_Movimento/Elevador_Movimento.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Elevador_Movimento/Elevador_Movimento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/divfreq50m_v2/divfreq50m_v2/div_50mhz_to_1hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/divfreq50m_v2/divfreq50m_v2/div_50mhz_to_1hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_50MHz_to_1Hz " "Found entity 1: DIV_50MHz_to_1Hz" {  } { { "../../DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" "" { Schematic "C:/Quartus (Project Test V2)/DivFreq50M_v2/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/controlador_prioridade/controlador_prioridade.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/controlador_prioridade/controlador_prioridade.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador_Prioridade " "Found entity 1: Controlador_Prioridade" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/circuito combinacional (elevador)/circuito_combinacional_5_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/circuito combinacional (elevador)/circuito_combinacional_5_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito_Combinacional_5_3bit " "Found entity 1: Circuito_Combinacional_5_3bit" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s2/andares_elevador_s2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s2/andares_elevador_s2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S2 " "Found entity 1: Andares_Elevador_S2" {  } { { "../../Andares_Elevador_S2/Andares_Elevador_S2.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S2/Andares_Elevador_S2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s1/andares_elevador_s1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s1/andares_elevador_s1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S1 " "Found entity 1: Andares_Elevador_S1" {  } { { "../../Andares_Elevador_S1/Andares_Elevador_S1.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S1/Andares_Elevador_S1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/andares_elevador_s0/andares_elevador_s0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/andares_elevador_s0/andares_elevador_s0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Andares_Elevador_S0 " "Found entity 1: Andares_Elevador_S0" {  } { { "../../Andares_Elevador_S0/Andares_Elevador_S0.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S0/Andares_Elevador_S0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevadorbetav3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elevadorbetav3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElevadorBetaV3 " "Found entity 1: ElevadorBetaV3" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ElevadorBetaV3 " "Elaborating entity \"ElevadorBetaV3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684595363630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst2 " "Elaborating entity \"7485\" for hierarchy \"7485:inst2\"" {  } { { "ElevadorBetaV3.bdf" "inst2" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 352 2256 2376 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 352 2256 2376 560 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst2\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst2\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst2\|f7485:sub 7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\|f7485:sub\", which is child of megafunction instantiation \"7485:inst2\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 352 2256 2376 560 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_MovimentoV2 Sensor_MovimentoV2:inst " "Elaborating entity \"Sensor_MovimentoV2\" for hierarchy \"Sensor_MovimentoV2:inst\"" {  } { { "ElevadorBetaV3.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 576 1560 1704 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst14 " "Elaborating entity \"7447\" for hierarchy \"7447:inst14\"" {  } { { "ElevadorBetaV3.bdf" "inst14" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 824 2360 2480 984 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst14 " "Elaborated megafunction instantiation \"7447:inst14\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 824 2360 2480 984 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst22 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst22\"" {  } { { "ElevadorBetaV3.bdf" "inst22" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 840 2072 2232 1008 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst22 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst22\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 840 2072 2232 1008 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst22 " "Instantiated megafunction \"LPM_ADD_SUB:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363782 ""}  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 840 2072 2232 1008 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684595363782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ek " "Found entity 1: add_sub_6ek" {  } { { "db/add_sub_6ek.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/add_sub_6ek.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595363839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595363839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6ek LPM_ADD_SUB:inst22\|add_sub_6ek:auto_generated " "Elaborating entity \"add_sub_6ek\" for hierarchy \"LPM_ADD_SUB:inst22\|add_sub_6ek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst18 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst18\"" {  } { { "ElevadorBetaV3.bdf" "inst18" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 928 1560 1672 976 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst18 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst18\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 928 1560 1672 976 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst18 " "Instantiated megafunction \"LPM_CONSTANT:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363875 ""}  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 928 1560 1672 976 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684595363875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador_Prioridade Controlador_Prioridade:inst6 " "Elaborating entity \"Controlador_Prioridade\" for hierarchy \"Controlador_Prioridade:inst6\"" {  } { { "ElevadorBetaV3.bdf" "inst6" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 408 968 1120 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Valor_Serial_Paralelo Controlador_Prioridade:inst6\|Valor_Serial_Paralelo:inst " "Elaborating entity \"Valor_Serial_Paralelo\" for hierarchy \"Controlador_Prioridade:inst6\|Valor_Serial_Paralelo:inst\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 584 1128 1264 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_Elevador Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6 " "Elaborating entity \"Multiplexador_Elevador\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst6" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 584 856 1032 744 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborated megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Instantiated megafunction \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595363910 ""}  } { { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684595363910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000 Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst " "Elaborated megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../../Multiplexador_Elevador/Multiplexador_Elevador.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Multiplexador_Elevador/Multiplexador_Elevador.bdf" { { 280 768 880 368 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595363951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/mux_9rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"Controlador_Prioridade:inst6\|Multiplexador_Elevador:inst6\|BUSMUX:inst\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Preferencia_Elevador Controlador_Prioridade:inst6\|Preferencia_Elevador:inst13 " "Elaborating entity \"Preferencia_Elevador\" for hierarchy \"Controlador_Prioridade:inst6\|Preferencia_Elevador:inst13\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst13" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 720 552 648 816 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuito_Combinacional_5_3bit Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4 " "Elaborating entity \"Circuito_Combinacional_5_3bit\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\"" {  } { { "../../Controlador_Prioridade/Controlador_Prioridade.bdf" "inst4" { Schematic "C:/Quartus (Project Test V2)/Controlador_Prioridade/Controlador_Prioridade.bdf" { { 632 312 432 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S2 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S2:inst5 " "Elaborating entity \"Andares_Elevador_S2\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S2:inst5\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst5" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 360 352 448 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364024 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "../../Andares_Elevador_S2/Andares_Elevador_S2.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Andares_Elevador_S2/Andares_Elevador_S2.bdf" { { 440 368 400 488 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684595364025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S0 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S0:inst " "Elaborating entity \"Andares_Elevador_S0\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S0:inst\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 72 352 448 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andares_Elevador_S1 Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S1:inst4 " "Elaborating entity \"Andares_Elevador_S1\" for hierarchy \"Controlador_Prioridade:inst6\|Circuito_Combinacional_5_3bit:inst4\|Andares_Elevador_S1:inst4\"" {  } { { "../../Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" "inst4" { Schematic "C:/Quartus (Project Test V2)/Circuito Combinacional (Elevador)/Circuito_Combinacional_5_3bit.bdf" { { 216 352 448 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada_PulsoUnico Entrada_PulsoUnico:inst1 " "Elaborating entity \"Entrada_PulsoUnico\" for hierarchy \"Entrada_PulsoUnico:inst1\"" {  } { { "ElevadorBetaV3.bdf" "inst1" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 408 696 824 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364040 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst9 " "Port \"CLK\" of type mod_PU and instance \"inst9\" is missing source signal" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 512 400 496 608 "inst9" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1684595364042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst7 " "Port \"CLK\" of type mod_PU and instance \"inst7\" is missing source signal" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 704 400 496 800 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1684595364042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_PU Entrada_PulsoUnico:inst1\|mod_PU:inst " "Elaborating entity \"mod_PU\" for hierarchy \"Entrada_PulsoUnico:inst1\|mod_PU:inst\"" {  } { { "../../Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 24 400 496 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO LPM_FIFO:inst8 " "Elaborating entity \"LPM_FIFO\" for hierarchy \"LPM_FIFO:inst8\"" {  } { { "ElevadorBetaV3.bdf" "inst8" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FIFO:inst8 " "Elaborated megafunction instantiation \"LPM_FIFO:inst8\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FIFO:inst8 " "Instantiated megafunction \"LPM_FIFO:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 16 " "Parameter \"LPM_NUMWORDS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 4 " "Parameter \"LPM_WIDTHU\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684595364084 ""}  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684595364084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LPM_FIFO:inst8\|scfifo:myFIFO " "Elaborating entity \"scfifo\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\"" {  } { { "lpm_fifo.tdf" "myFIFO" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst8\|scfifo:myFIFO LPM_FIFO:inst8 " "Elaborated megafunction instantiation \"LPM_FIFO:inst8\|scfifo:myFIFO\", which is child of megafunction instantiation \"LPM_FIFO:inst8\"" {  } { { "lpm_fifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ji01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ji01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ji01 " "Found entity 1: scfifo_ji01" {  } { { "db/scfifo_ji01.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/scfifo_ji01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ji01 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated " "Elaborating entity \"scfifo_ji01\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_get.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_get.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_get " "Found entity 1: a_dpfifo_get" {  } { { "db/a_dpfifo_get.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_get LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo " "Elaborating entity \"a_dpfifo_get\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\"" {  } { { "db/scfifo_ji01.tdf" "dpfifo" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/scfifo_ji01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_get.tdf" "fifo_state" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugm1 " "Found entity 1: altsyncram_ugm1" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/altsyncram_ugm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugm1 LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram " "Elaborating entity \"altsyncram_ugm1\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\"" {  } { { "db/a_dpfifo_get.tdf" "FIFOram" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684595364592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595364592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"LPM_FIFO:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_get.tdf" "rd_ptr_count" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595364596 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[0\] " "Synthesized away node \"lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/altsyncram_ugm1.tdf" 39 2 0 } } { "db/a_dpfifo_get.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 42 2 0 } } { "db/scfifo_ji01.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/scfifo_ji01.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "lpm_fifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684595364794 "|ElevadorBetaV3|lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[1\] " "Synthesized away node \"lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/altsyncram_ugm1.tdf" 69 2 0 } } { "db/a_dpfifo_get.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 42 2 0 } } { "db/scfifo_ji01.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/scfifo_ji01.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "lpm_fifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684595364794 "|ElevadorBetaV3|lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[2\] " "Synthesized away node \"lpm_fifo:inst8\|scfifo:myFIFO\|scfifo_ji01:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/altsyncram_ugm1.tdf" 99 2 0 } } { "db/a_dpfifo_get.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/a_dpfifo_get.tdf" 42 2 0 } } { "db/scfifo_ji01.tdf" "" { Text "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/db/scfifo_ji01.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "lpm_fifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 400 1376 1520 528 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684595364794 "|ElevadorBetaV3|lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684595364794 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684595364794 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1684595364946 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1684595364946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OA GND " "Pin \"OA\" is stuck at GND" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 840 2528 2704 856 "OA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|OA"} { "Warning" "WMLS_MLS_STUCK_PIN" "OB GND " "Pin \"OB\" is stuck at GND" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 856 2528 2704 872 "OB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|OB"} { "Warning" "WMLS_MLS_STUCK_PIN" "OC GND " "Pin \"OC\" is stuck at GND" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 872 2528 2704 888 "OC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|OC"} { "Warning" "WMLS_MLS_STUCK_PIN" "OG VCC " "Pin \"OG\" is stuck at VCC" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 936 2528 2704 952 "OG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|OG"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAP\[2\] GND " "Pin \"SAP\[2\]\" is stuck at GND" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 656 2048 2224 672 "SAP\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|SAP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAP\[1\] GND " "Pin \"SAP\[1\]\" is stuck at GND" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 656 2048 2224 672 "SAP\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684595365420 "|ElevadorBetaV3|SAP[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684595365420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684595365491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684595365872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684595366196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684595366196 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[2\] " "No output dependent on input pin \"BE\[2\]\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 576 368 536 592 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684595366333 "|ElevadorBetaV3|BE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[0\] " "No output dependent on input pin \"BE\[0\]\"" {  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 576 368 536 592 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684595366333 "|ElevadorBetaV3|BE[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684595366333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684595366333 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684595366333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684595366333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684595366333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684595366349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:09:26 2023 " "Processing ended: Sat May 20 12:09:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684595366349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684595366349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684595366349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684595366349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684595367588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684595367594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:09:27 2023 " "Processing started: Sat May 20 12:09:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684595367594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684595367594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684595367594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684595367736 ""}
{ "Info" "0" "" "Project  = ElevadorBetaV3" {  } {  } 0 0 "Project  = ElevadorBetaV3" 0 0 "Fitter" 0 0 1684595367736 ""}
{ "Info" "0" "" "Revision = ElevadorBetaV3" {  } {  } 0 0 "Revision = ElevadorBetaV3" 0 0 "Fitter" 0 0 1684595367736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684595367796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684595367796 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ElevadorBetaV3 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design ElevadorBetaV3" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1684595367927 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1684595367970 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1684595367970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684595368097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684595368105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684595368376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684595368376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684595368376 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684595368376 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684595368378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684595368378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684595368378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684595368378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684595368378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684595368378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684595368380 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684595368581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElevadorBetaV3.sdc " "Synopsys Design Constraints File file not found: 'ElevadorBetaV3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684595369284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684595369285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684595369287 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1684595369287 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684595369288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684595369300 ""}  } { { "ElevadorBetaV3.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/ElevadorBetaV3.bdf" { { 728 296 464 744 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684595369300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684595369628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684595369629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684595369629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684595369629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684595369630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684595369630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684595369630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684595369630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684595369663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684595369663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684595369663 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 10 19 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 10 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684595369665 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684595369665 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684595369665 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684595369665 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684595369665 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684595369665 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684595369743 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684595369745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684595370176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684595370250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684595370261 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684595371052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684595371052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684595371258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684595371625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684595371625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684595372039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684595372039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684595372042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684595372203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684595372207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684595372328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684595372328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684595372418 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684595372736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/output_files/ElevadorBetaV3.fit.smsg " "Generated suppressed messages file C:/Quartus (Project Test V2)/Versoes_Beta/Elevador_BetaV3/output_files/ElevadorBetaV3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684595373021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5489 " "Peak virtual memory: 5489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684595373348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:09:33 2023 " "Processing ended: Sat May 20 12:09:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684595373348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684595373348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684595373348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684595373348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684595374363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684595374369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:09:34 2023 " "Processing started: Sat May 20 12:09:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684595374369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684595374369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ElevadorBetaV3 -c ElevadorBetaV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684595374369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684595374674 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684595374961 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684595374976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684595375123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:09:35 2023 " "Processing ended: Sat May 20 12:09:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684595375123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684595375123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684595375123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684595375123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684595375726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684595376360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684595376365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:09:35 2023 " "Processing started: Sat May 20 12:09:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684595376365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684595376365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ElevadorBetaV3 -c ElevadorBetaV3 " "Command: quartus_sta ElevadorBetaV3 -c ElevadorBetaV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684595376365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684595376510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684595376834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684595376834 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684595376881 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1684595376881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElevadorBetaV3.sdc " "Synopsys Design Constraints File file not found: 'ElevadorBetaV3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684595377025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684595377026 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684595377026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684595377026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684595377026 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684595377027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684595377061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684595377070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684595377070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.447 " "Worst-case setup slack is -0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -0.545 CLK  " "   -0.447              -0.545 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLK  " "    0.356               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.000 CLK  " "   -3.000             -20.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684595377095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684595377113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684595377688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684595377712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684595377716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684595377716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.311 " "Worst-case setup slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -0.311 CLK  " "   -0.311              -0.311 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 CLK  " "    0.310               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.000 CLK  " "   -3.000             -20.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377727 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684595377742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684595377807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.216 " "Worst-case setup slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLK  " "    0.216               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1684595377818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684595377818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684595377818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.066 CLK  " "   -3.000             -21.066 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684595377820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684595377820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684595378180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684595378181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684595378228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:09:38 2023 " "Processing ended: Sat May 20 12:09:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684595378228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684595378228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684595378228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684595378228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684595378906 ""}
