{"sha": "6c0c402240cf54622b4f78695383bdec3fcc153e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmMwYzQwMjI0MGNmNTQ2MjJiNGY3ODY5NTM4M2JkZWMzZmNjMTUzZQ==", "commit": {"author": {"name": "Jeffrey A Law", "email": "law@cygnus.com", "date": "1999-08-04T19:27:02Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1999-08-04T19:27:02Z"}, "message": "pa.md (divsi3, [...]): Clobber a new dummy operand.\n\n        * pa.md (divsi3, udivsi3, modsi3, umodsi3 expanders): Clobber a new\n        dummy operand.  Allocate a new pseudo for the dummy operand.\n        (divsi3, udivsi3, modis3, umodsi3 patterns): Corresponding changes.\n\nFrom-SVN: r28502", "tree": {"sha": "db2c31793c1348c27035ddf0402006bd55abb6ce", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/db2c31793c1348c27035ddf0402006bd55abb6ce"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6c0c402240cf54622b4f78695383bdec3fcc153e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6c0c402240cf54622b4f78695383bdec3fcc153e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6c0c402240cf54622b4f78695383bdec3fcc153e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6c0c402240cf54622b4f78695383bdec3fcc153e/comments", "author": null, "committer": null, "parents": [{"sha": "0aefc57b5d775faaf12c8e2599f7dc661c6fdd27", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0aefc57b5d775faaf12c8e2599f7dc661c6fdd27", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0aefc57b5d775faaf12c8e2599f7dc661c6fdd27"}], "stats": {"total": 16, "additions": 16, "deletions": 0}, "files": [{"sha": "c4fba9c3a33d1ae2e2e3338f69fde3d6b48d3c27", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6c0c402240cf54622b4f78695383bdec3fcc153e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6c0c402240cf54622b4f78695383bdec3fcc153e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6c0c402240cf54622b4f78695383bdec3fcc153e", "patch": "@@ -1,5 +1,9 @@\n Wed Aug  4 13:12:17 1999  Jeffrey A Law  (law@cygnus.com)\n \n+\t* pa.md (divsi3, udivsi3, modsi3, umodsi3 expanders): Clobber a new\n+\tdummy operand.  Allocate a new pseudo for the dummy operand.\n+\t(divsi3, udivsi3, modis3, umodsi3 patterns): Corresponding changes.\n+\n \t* pa.md (movqi, movhi patterns): Do not expose FP regs to regclass.\n \n Wed Aug  4 11:53:55 1999  Tom Tromey  <tromey@cygnus.com>"}, {"sha": "8b22dc098568385171553e0b486d499fdf9af99a", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6c0c402240cf54622b4f78695383bdec3fcc153e/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6c0c402240cf54622b4f78695383bdec3fcc153e/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=6c0c402240cf54622b4f78695383bdec3fcc153e", "patch": "@@ -3173,6 +3173,7 @@\n    (set (reg:SI 25) (match_operand:SI 2 \"move_operand\" \"\"))\n    (parallel [(set (reg:SI 29) (div:SI (reg:SI 26) (reg:SI 25)))\n \t      (clobber (match_dup 3))\n+\t      (clobber (match_dup 4))\n \t      (clobber (reg:SI 26))\n \t      (clobber (reg:SI 25))\n \t      (clobber (reg:SI 31))])\n@@ -3181,6 +3182,7 @@\n   \"\n {\n   operands[3] = gen_reg_rtx (SImode);\n+  operands[4] = gen_reg_rtx (SImode);\n   if (GET_CODE (operands[2]) == CONST_INT && emit_hpdiv_const (operands, 0))\n     DONE;\n }\")\n@@ -3189,6 +3191,7 @@\n   [(set (reg:SI 29)\n \t(div:SI (reg:SI 26) (match_operand:SI 0 \"div_operand\" \"\")))\n    (clobber (match_operand:SI 1 \"register_operand\" \"=a\"))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r\"))\n    (clobber (reg:SI 26))\n    (clobber (reg:SI 25))\n    (clobber (reg:SI 31))]\n@@ -3226,6 +3229,7 @@\n    (set (reg:SI 25) (match_operand:SI 2 \"move_operand\" \"\"))\n    (parallel [(set (reg:SI 29) (udiv:SI (reg:SI 26) (reg:SI 25)))\n \t      (clobber (match_dup 3))\n+\t      (clobber (match_dup 4))\n \t      (clobber (reg:SI 26))\n \t      (clobber (reg:SI 25))\n \t      (clobber (reg:SI 31))])\n@@ -3234,6 +3238,7 @@\n   \"\n {\n   operands[3] = gen_reg_rtx (SImode);\n+  operands[4] = gen_reg_rtx (SImode);\n   if (GET_CODE (operands[2]) == CONST_INT && emit_hpdiv_const (operands, 1))\n     DONE;\n }\")\n@@ -3242,6 +3247,7 @@\n   [(set (reg:SI 29)\n \t(udiv:SI (reg:SI 26) (match_operand:SI 0 \"div_operand\" \"\")))\n    (clobber (match_operand:SI 1 \"register_operand\" \"=a\"))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r\"))\n    (clobber (reg:SI 26))\n    (clobber (reg:SI 25))\n    (clobber (reg:SI 31))]\n@@ -3279,19 +3285,22 @@\n    (set (reg:SI 25) (match_operand:SI 2 \"move_operand\" \"\"))\n    (parallel [(set (reg:SI 29) (mod:SI (reg:SI 26) (reg:SI 25)))\n \t      (clobber (match_dup 3))\n+\t      (clobber (match_dup 4))\n \t      (clobber (reg:SI 26))\n \t      (clobber (reg:SI 25))\n \t      (clobber (reg:SI 31))])\n    (set (match_operand:SI 0 \"general_operand\" \"\") (reg:SI 29))]\n   \"\"\n   \"\n {\n+  operands[4] = gen_reg_rtx (SImode);\n   operands[3] = gen_reg_rtx (SImode);\n }\")\n \n (define_insn \"\"\n   [(set (reg:SI 29) (mod:SI (reg:SI 26) (reg:SI 25)))\n    (clobber (match_operand:SI 0 \"register_operand\" \"=a\"))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r\"))\n    (clobber (reg:SI 26))\n    (clobber (reg:SI 25))\n    (clobber (reg:SI 31))]\n@@ -3329,19 +3338,22 @@\n    (set (reg:SI 25) (match_operand:SI 2 \"move_operand\" \"\"))\n    (parallel [(set (reg:SI 29) (umod:SI (reg:SI 26) (reg:SI 25)))\n \t      (clobber (match_dup 3))\n+\t      (clobber (match_dup 4))\n \t      (clobber (reg:SI 26))\n \t      (clobber (reg:SI 25))\n \t      (clobber (reg:SI 31))])\n    (set (match_operand:SI 0 \"general_operand\" \"\") (reg:SI 29))]\n   \"\"\n   \"\n {\n+  operands[4] = gen_reg_rtx (SImode);\n   operands[3] = gen_reg_rtx (SImode);\n }\")\n \n (define_insn \"\"\n   [(set (reg:SI 29) (umod:SI (reg:SI 26) (reg:SI 25)))\n    (clobber (match_operand:SI 0 \"register_operand\" \"=a\"))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"=&r\"))\n    (clobber (reg:SI 26))\n    (clobber (reg:SI 25))\n    (clobber (reg:SI 31))]"}]}