# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -view vsim.wlf
# vsim.wlf opened as dataset "vsim"
add wave -position end  vsim:/tb_pipeline/helper
add wave -position end  vsim:/tb_pipeline/N
add wave -position end  vsim:/tb_pipeline/clock
add wave -position end  vsim:/tb_pipeline/flush_IFID
add wave -position end  vsim:/tb_pipeline/flush_IDEX
add wave -position end  vsim:/tb_pipeline/flush_EXMEM
add wave -position end  vsim:/tb_pipeline/flush_MEMWB
add wave -position end  vsim:/tb_pipeline/stall_IFID
add wave -position end  vsim:/tb_pipeline/stall_IDEX
add wave -position end  vsim:/tb_pipeline/stall_EXMEM
add wave -position end  vsim:/tb_pipeline/stall_MEMWB
add wave -position end  vsim:/tb_pipeline/s_PC
add wave -position end  vsim:/tb_pipeline/s_inst
add wave -position end  vsim:/tb_pipeline/s_rt1
add wave -position end  vsim:/tb_pipeline/s_rd1
add wave -position end  vsim:/tb_pipeline/s_immediateExtend
add wave -position end  vsim:/tb_pipeline/s_ALUOut_MEM
add wave -position end  vsim:/tb_pipeline/s_ALUb
add wave -position end  vsim:/tb_pipeline/s_sltu1_MEM
add wave -position end  vsim:/tb_pipeline/s_upperImmediateD_MEM
add wave -position end  vsim:/tb_pipeline/s_DMEM
add wave -position end  vsim:/tb_pipeline/s_ALU_WB
add wave -position end  vsim:/tb_pipeline/s_upperImmediateD_WB
add wave -position end  vsim:/tb_pipeline/s_sltu1_WB
add wave -position end  vsim:/tb_pipeline/s_writeaddr_EX
add wave -position end  vsim:/tb_pipeline/s_writeaddr_MEM
add wave -position end  vsim:/tb_pipeline/s_rd
add wave -position end  vsim:/tb_pipeline/s_rt
add wave -position end  vsim:/tb_pipeline/s_shamt
add wave -position end  vsim:/tb_pipeline/s_writeaddr_WB
add wave -position end  vsim:/tb_pipeline/s_Op
add wave -position end  vsim:/tb_pipeline/s_upperImmediate_EX
add wave -position end  vsim:/tb_pipeline/s_upperImmediate_MEM
add wave -position end  vsim:/tb_pipeline/s_sltu_EX
add wave -position end  vsim:/tb_pipeline/s_sltu_MEM
add wave -position end  vsim:/tb_pipeline/s_jal_EX
add wave -position end  vsim:/tb_pipeline/s_jal_MEM
add wave -position end  vsim:/tb_pipeline/s_memToReg_EX
add wave -position end  vsim:/tb_pipeline/s_memToReg_MEM
add wave -position end  vsim:/tb_pipeline/s_regWrite_EX
add wave -position end  vsim:/tb_pipeline/s_regWrite_MEM
add wave -position end  vsim:/tb_pipeline/s_memWrite_EX
add wave -position end  vsim:/tb_pipeline/s_memWrite_MEM
add wave -position end  vsim:/tb_pipeline/s_ALUSrc
add wave -position end  vsim:/tb_pipeline/s_sl
add wave -position end  vsim:/tb_pipeline/s_sr
add wave -position end  vsim:/tb_pipeline/s_ALUControl
add wave -position end  vsim:/tb_pipeline/s_ShiftVariable
add wave -position end  vsim:/tb_pipeline/s_upperImmediate_WB
add wave -position end  vsim:/tb_pipeline/s_sltu_WB
add wave -position end  vsim:/tb_pipeline/s_jal_WB
add wave -position end  vsim:/tb_pipeline/s_memToReg_WB
add wave -position end  vsim:/tb_pipeline/s_regWrite_WB
