digraph "CFG for '_Z12blendingGrayP15HIP_vector_typeIhLj3EES1_S1_iif' function" {
	label="CFG for '_Z12blendingGrayP15HIP_vector_typeIhLj3EES1_S1_iif' function";

	Node0x53a01b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %7\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 2, !range !5, !invariant.load !6\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = add i32 %22, %16\l  %24 = mul nsw i32 %23, %3\l  %25 = add nsw i32 %24, %15\l  %26 = icmp slt i32 %15, %3\l  %27 = icmp slt i32 %23, %4\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %42\l|{<s0>T|<s1>F}}"];
	Node0x53a01b0:s0 -> Node0x53a3ce0;
	Node0x53a01b0:s1 -> Node0x53a3d70;
	Node0x53a3ce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = mul nsw i32 %4, %3\l  %31 = sitofp i32 %30 to float\l  %32 = fmul contract float %31, %5\l  %33 = fptosi float %32 to i32\l  %34 = icmp sgt i32 %25, %33\l  %35 = sext i32 %25 to i64\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %35, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %37 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %35, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %38 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %35, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %39 = select i1 %34, %struct.HIP_vector_type addrspace(1)* %1,\l... %struct.HIP_vector_type addrspace(1)* %0\l  %40 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %39, i64 %35, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %41 = load i8, i8 addrspace(1)* %40, align 1, !tbaa !7\l  store i8 %41, i8 addrspace(1)* %36, align 1, !tbaa !7\l  store i8 %41, i8 addrspace(1)* %37, align 1, !tbaa !7\l  store i8 %41, i8 addrspace(1)* %38, align 1, !tbaa !7\l  br label %42\l}"];
	Node0x53a3ce0 -> Node0x53a3d70;
	Node0x53a3d70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
