//--------------------------------------------------------------------------------
// Auto-generated by LiteX (67e8d774) on 2023-06-02 10:33:27
//--------------------------------------------------------------------------------
#ifndef __GENERATED_SOC_H
#define __GENERATED_SOC_H
#define CONFIG_CLOCK_FREQUENCY 125000000
#define CONFIG_CPU_TYPE_NONE
#define CONFIG_CPU_VARIANT_STANDARD
#define CONFIG_CPU_HUMAN_NAME "Unknown"
#define DMA_CHANNELS 8
#define PCIE_DMA0_READER_INTERRUPT 0
#define PCIE_DMA0_WRITER_INTERRUPT 1
#define PCIE_DMA1_READER_INTERRUPT 2
#define PCIE_DMA1_WRITER_INTERRUPT 3
#define PCIE_DMA2_READER_INTERRUPT 4
#define PCIE_DMA2_WRITER_INTERRUPT 5
#define PCIE_DMA3_READER_INTERRUPT 6
#define PCIE_DMA3_WRITER_INTERRUPT 7
#define PCIE_DMA4_READER_INTERRUPT 8
#define PCIE_DMA4_WRITER_INTERRUPT 9
#define PCIE_DMA5_READER_INTERRUPT 10
#define PCIE_DMA5_WRITER_INTERRUPT 11
#define PCIE_DMA6_READER_INTERRUPT 12
#define PCIE_DMA6_WRITER_INTERRUPT 13
#define PCIE_DMA7_READER_INTERRUPT 14
#define PCIE_DMA7_WRITER_INTERRUPT 15
#define CONFIG_CSR_DATA_WIDTH 32
#define CONFIG_CSR_ALIGNMENT 32
#define CONFIG_BUS_STANDARD "WISHBONE"
#define CONFIG_BUS_DATA_WIDTH 32
#define CONFIG_BUS_ADDRESS_WIDTH 32
#define CONFIG_BUS_BURSTING 0

#endif
