module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    reg [3:0] Q;
    always @(posedge clk) begin
        if(~resetn)
            Q<=0;
    else
        Q <= {in,Q[3:1]};
    end
    assign out = Q[0];
endmodule
// using right shift 
//data comes through q[3]
//and is read through q[1]
