Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: SEQ_DECOMPOSER_WITH_ADC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SEQ_DECOMPOSER_WITH_ADC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SEQ_DECOMPOSER_WITH_ADC"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : SEQ_DECOMPOSER_WITH_ADC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "division.v" in library work
Compiling verilog file "PHASE_measure.v" in library work
Module <division> compiled
Compiling verilog file "FREQ_measure.v" in library work
Module <PHASE_measure> compiled
Compiling verilog file "AMP_measure.v" in library work
Module <FREQ_measure> compiled
Compiling verilog file "SCE_module.v" in library work
Module <AMP_measure> compiled
Compiling verilog file "DZCPD_module.v" in library work
Module <SCE_module> compiled
Compiling verilog file "DC_offset_removal.v" in library work
Module <DZCPD_module> compiled
Compiling verilog file "CLOCK.v" in library work
Module <DC_offset_removal> compiled
Compiling verilog file "ADS_module.v" in library work
Module <CLOCK> compiled
Compiling verilog file "adcread.v" in library work
Module <ADS_module> compiled
Compiling verilog file "SEQ_DECOMPOSER_WITH_ADC.v" in library work
Module <adcread> compiled
Module <SEQ_DECOMPOSER_WITH_ADC> compiled
No errors in compilation
Analysis of file <"SEQ_DECOMPOSER_WITH_ADC.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SEQ_DECOMPOSER_WITH_ADC> in library <work> with parameters.
	M = "00000000000000000000000000001110"

Analyzing hierarchy for module <division> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <CLOCK> in library <work>.

Analyzing hierarchy for module <adcread> in library <work>.

Analyzing hierarchy for module <ADS_module> in library <work>.

Analyzing hierarchy for module <DC_offset_removal> in library <work> with parameters.
	M = "00000000000000000000000000001110"
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"

Analyzing hierarchy for module <FREQ_measure> in library <work> with parameters.
	M = "00000000000000000000000000001110"
	count1 = "01"
	count2 = "10"
	done = "11"
	idle = "00"

Analyzing hierarchy for module <SCE_module> in library <work> with parameters.
	M = "00000000000000000000000000001110"

Analyzing hierarchy for module <DZCPD_module> in library <work> with parameters.
	M = "00000000000000000000000000001110"

Analyzing hierarchy for module <division> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <division> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <AMP_measure> in library <work> with parameters.
	M = "00000000000000000000000000001110"
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"

Analyzing hierarchy for module <FREQ_measure> in library <work> with parameters.
	M = "00000000000000000000000000001110"
	count1 = "01"
	count2 = "10"
	done = "11"
	idle = "00"

Analyzing hierarchy for module <PHASE_measure> in library <work> with parameters.
	M = "00000000000000000000000000001110"

Analyzing hierarchy for module <division> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SEQ_DECOMPOSER_WITH_ADC>.
	M = 32'sb00000000000000000000000000001110
Module <SEQ_DECOMPOSER_WITH_ADC> is correct for synthesis.
 
    Set user-defined property "KEEP =  True" for signal <Vneg_amp>.
    Set user-defined property "KEEP =  True" for signal <Vzero_amp>.
    Set user-defined property "KEEP =  True" for signal <Vzero_freq>.
    Set user-defined property "KEEP =  True" for signal <Vneg_freq>.
    Set user-defined property "KEEP =  True" for signal <Vzero_phase>.
    Set user-defined property "KEEP =  True" for signal <Vneg_phase>.
    Set user-defined property "KEEP =  True" for signal <Vpos_amp>.
    Set user-defined property "KEEP =  True" for signal <Vpos_freq>.
    Set user-defined property "KEEP =  True" for signal <Vpos_phase>.
Analyzing module <division.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011000
Module <division.1> is correct for synthesis.
 
Analyzing module <CLOCK> in library <work>.
Module <CLOCK> is correct for synthesis.
 
Analyzing module <adcread> in library <work>.
Module <adcread> is correct for synthesis.
 
Analyzing module <ADS_module> in library <work>.
Module <ADS_module> is correct for synthesis.
 
Analyzing module <DC_offset_removal> in library <work>.
	M = 32'sb00000000000000000000000000001110
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
Module <DC_offset_removal> is correct for synthesis.
 
Analyzing module <FREQ_measure> in library <work>.
	M = 32'sb00000000000000000000000000001110
	count1 = 2'b01
	count2 = 2'b10
	done = 2'b11
	idle = 2'b00
Module <FREQ_measure> is correct for synthesis.
 
Analyzing module <SCE_module> in library <work>.
	M = 32'sb00000000000000000000000000001110
Module <SCE_module> is correct for synthesis.
 
Analyzing module <division.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <division.2> is correct for synthesis.
 
Analyzing module <DZCPD_module> in library <work>.
	M = 32'sb00000000000000000000000000001110
Module <DZCPD_module> is correct for synthesis.
 
Analyzing module <AMP_measure> in library <work>.
	M = 32'sb00000000000000000000000000001110
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
Module <AMP_measure> is correct for synthesis.
 
Analyzing module <PHASE_measure> in library <work>.
	M = 32'sb00000000000000000000000000001110
Module <PHASE_measure> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <division_1>.
    Related source file is "division.v".
WARNING:Xst:646 - Signal <p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit adder for signal <$add0000> created at line 38.
    Found 25-bit adder for signal <old_p1_10$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_13$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_16$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_19$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_22$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_25$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_28$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_31$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_34$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_37$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_4$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_40$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_43$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_46$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_49$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_52$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_55$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_58$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_61$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_64$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_67$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_7$addsub0000> created at line 48.
    Found 25-bit adder for signal <old_p1_70$addsub0000> created at line 48.
    Found 25-bit comparator greater for signal <p1$cmp_gt0000> created at line 38.
    Found 24-bit adder for signal <Res$addsub0000> created at line 52.
    Summary:
	inferred  49 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <division_1> synthesized.


Synthesizing Unit <CLOCK>.
    Related source file is "CLOCK.v".
    Found 1-bit register for signal <clk_100>.
    Found 1-bit register for signal <clk_80k>.
    Found 1-bit register for signal <clk_20k>.
    Found 1-bit register for signal <clk_16k>.
    Found 1-bit register for signal <clk_400k>.
    Found 1-bit register for signal <clk_40k>.
    Found 1-bit register for signal <clk_8k>.
    Found 1-bit register for signal <clk_800hz>.
    Found 33-bit comparator greatequal for signal <clk_100$cmp_ge0000> created at line 84.
    Found 33-bit comparator greatequal for signal <clk_16k$cmp_ge0000> created at line 115.
    Found 33-bit comparator greatequal for signal <clk_20k$cmp_ge0000> created at line 44.
    Found 33-bit comparator greatequal for signal <clk_400k$cmp_ge0000> created at line 74.
    Found 33-bit comparator greatequal for signal <clk_40k$cmp_ge0000> created at line 54.
    Found 33-bit comparator greatequal for signal <clk_800hz$cmp_ge0000> created at line 104.
    Found 33-bit comparator greatequal for signal <clk_80k$cmp_ge0000> created at line 64.
    Found 33-bit comparator greatequal for signal <clk_8k$cmp_ge0000> created at line 94.
    Found 32-bit register for signal <COUNTER1>.
    Found 32-bit adder for signal <COUNTER1$add0000> created at line 49.
    Found 32-bit register for signal <COUNTER12>.
    Found 32-bit adder for signal <COUNTER12$add0000> created at line 89.
    Found 32-bit register for signal <COUNTER13>.
    Found 32-bit adder for signal <COUNTER13$add0000> created at line 99.
    Found 32-bit register for signal <COUNTER14>.
    Found 32-bit adder for signal <COUNTER14$add0000> created at line 109.
    Found 32-bit register for signal <COUNTER15>.
    Found 32-bit adder for signal <COUNTER15$add0000> created at line 120.
    Found 32-bit register for signal <COUNTER2>.
    Found 32-bit adder for signal <COUNTER2$add0000> created at line 59.
    Found 32-bit register for signal <COUNTER3>.
    Found 32-bit adder for signal <COUNTER3$add0000> created at line 69.
    Found 32-bit register for signal <COUNTER4>.
    Found 32-bit adder for signal <COUNTER4$add0000> created at line 79.
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <CLOCK> synthesized.


Synthesizing Unit <adcread>.
    Related source file is "adcread.v".
WARNING:Xst:653 - Signal <GAIN_AB> is used but never assigned. This sourceless signal will be automatically connected to value 00010001.
    Found 14-bit register for signal <ADC_A>.
    Found 14-bit register for signal <ADC_B>.
    Found 1-bit register for signal <AD_CONV>.
    Found 1-bit register for signal <AMP_CS>.
    Found 1-bit register for signal <SPI_MOSI>.
    Found 1-bit register for signal <tick>.
    Found 8-bit up counter for signal <COUNTER>.
    Found 8-bit comparator greatequal for signal <COUNTER$cmp_ge0000> created at line 68.
    Found 8-bit adder for signal <old_COUNTER_81$add0000> created at line 67.
    Found 1-bit register for signal <STOP_CLK>.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <adcread> synthesized.


Synthesizing Unit <ADS_module>.
    Related source file is "ADS_module.v".
    Found 1-bit register for signal <dclk>.
    Found 32-bit up counter for signal <i>.
    Found 33-bit comparator greatequal for signal <i$cmp_ge0000> created at line 32.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ADS_module> synthesized.


Synthesizing Unit <DC_offset_removal>.
    Related source file is "DC_offset_removal.v".
WARNING:Xst:646 - Signal <next_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vtemp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | rst                       (negative)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit register for signal <Vout>.
    Found 14-bit register for signal <max_val>.
    Found 14-bit comparator greater for signal <max_val$cmp_gt0000> created at line 67.
    Found 14-bit register for signal <min_val>.
    Found 14-bit comparator less for signal <min_val$cmp_lt0000> created at line 78.
    Found 14-bit register for signal <offset>.
    Found 15-bit adder for signal <offset$add0000> created at line 89.
    Found 14-bit comparator greatequal for signal <old_offset_83$cmp_ge0000> created at line 87.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0000> created at line 54.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0001> created at line 62.
    Found 15-bit comparator less for signal <state$cmp_lt0000> created at line 54.
    Found 15-bit comparator less for signal <state$cmp_lt0001> created at line 62.
    Found 14-bit register for signal <Vin_prev>.
    Found 14-bit subtractor for signal <Vout$sub0000> created at line 96.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  70 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <DC_offset_removal> synthesized.


Synthesizing Unit <division_2>.
    Related source file is "division.v".
WARNING:Xst:646 - Signal <p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <$add0000> created at line 38.
    Found 33-bit adder for signal <old_p1_100$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_103$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_106$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_109$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_112$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_115$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_118$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_121$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_124$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_127$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_130$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_133$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_136$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_139$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_142$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_145$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_148$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_151$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_154$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_157$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_160$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_163$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_166$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_169$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_172$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_175$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_178$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_88$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_91$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_94$addsub0000> created at line 48.
    Found 33-bit adder for signal <old_p1_97$addsub0000> created at line 48.
    Found 32-bit adder for signal <Res$addsub0000> created at line 52.
    Found 33-bit comparator greater for signal <Res$cmp_gt0000> created at line 52.
    Summary:
	inferred  65 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <division_2> synthesized.


Synthesizing Unit <AMP_measure>.
    Related source file is "AMP_measure.v".
WARNING:Xst:646 - Signal <next_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_neg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | rst                       (negative)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit register for signal <amp>.
    Found 14-bit comparator less for signal <amp$cmp_lt0000> created at line 84.
    Found 15-bit subtractor for signal <amp$sub0000> created at line 86.
    Found 14-bit register for signal <max_val>.
    Found 14-bit comparator greater for signal <max_val$cmp_gt0000> created at line 64.
    Found 14-bit register for signal <min_val>.
    Found 14-bit comparator less for signal <min_val$cmp_lt0000> created at line 75.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0000> created at line 51.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0001> created at line 59.
    Found 15-bit comparator less for signal <state$cmp_lt0000> created at line 51.
    Found 15-bit comparator less for signal <state$cmp_lt0001> created at line 59.
    Found 14-bit register for signal <Vin_prev>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <AMP_measure> synthesized.


Synthesizing Unit <PHASE_measure>.
    Related source file is "PHASE_measure.v".
WARNING:Xst:653 - Signal <wait2> is used but never assigned. This sourceless signal will be automatically connected to value 10.
WARNING:Xst:653 - Signal <wait1> is used but never assigned. This sourceless signal will be automatically connected to value 01.
WARNING:Xst:653 - Signal <result> is used but never assigned. This sourceless signal will be automatically connected to value 11.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <phase_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <phase>.
    Found 8-bit up counter for signal <counter>.
    Found 15-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 58.
    Found 15-bit comparator greatequal for signal <counter$cmp_ge0001> created at line 64.
    Found 15-bit comparator less for signal <counter$cmp_lt0000> created at line 58.
    Found 15-bit comparator less for signal <counter$cmp_lt0001> created at line 64.
    Found 4-bit register for signal <next_state>.
    Found 15-bit comparator greatequal for signal <next_state$cmp_ge0000> created at line 58.
    Found 15-bit comparator greatequal for signal <next_state$cmp_ge0001> created at line 64.
    Found 15-bit comparator less for signal <next_state$cmp_lt0000> created at line 58.
    Found 15-bit comparator less for signal <next_state$cmp_lt0001> created at line 64.
    Found 8x9-bit multiplier for signal <phase$mult0000> created at line 72.
    Found 4-bit register for signal <state>.
    Found 14-bit register for signal <Vin_prev>.
    Found 14-bit register for signal <Vref_prev>.
    Summary:
	inferred   1 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   8 Comparator(s).
Unit <PHASE_measure> synthesized.


Synthesizing Unit <FREQ_measure>.
    Related source file is "FREQ_measure.v".
WARNING:Xst:646 - Signal <next_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_temp<23:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | rst                       (negative)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "FREQ_measure.v" line 40: The result of a 17x8-bit multiplication is partially used. Only the 24 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16-bit register for signal <freq>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter$share0000> created at line 56.
    Found 16-bit adder carry out for signal <den$addsub0001> created at line 40.
    Found 16-bit comparator greater for signal <den$cmp_gt0000> created at line 40.
    Found 17x8-bit multiplier for signal <den$mult0001> created at line 40.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0000> created at line 59.
    Found 15-bit comparator greatequal for signal <state$cmp_ge0001> created at line 70.
    Found 15-bit comparator less for signal <state$cmp_lt0000> created at line 59.
    Found 15-bit comparator less for signal <state$cmp_lt0001> created at line 70.
    Found 14-bit register for signal <Vin_prev>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   5 Comparator(s).
Unit <FREQ_measure> synthesized.


Synthesizing Unit <SCE_module>.
    Related source file is "SCE_module.v".
WARNING:Xst:1780 - Signal <max_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_neg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <den> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cf> is used but never assigned. This sourceless signal will be automatically connected to value 001111101000.
WARNING:Xst:653 - Signal <Zc> is used but never assigned. This sourceless signal will be automatically connected to value 0001000101010111.
WARNING:Xst:653 - Signal <Zb> is used but never assigned. This sourceless signal will be automatically connected to value 0001000101010111.
WARNING:Xst:646 - Signal <Vzero1<31:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Vpos1<31:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Vneg1<31:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Va1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Pc> is used but never assigned. This sourceless signal will be automatically connected to value 0001001011110101.
WARNING:Xst:653 - Signal <Pb> is used but never assigned. This sourceless signal will be automatically connected to value 0000111100001101.
    Found 32-bit subtractor for signal <num1>.
    Found 31-bit adder for signal <num1$add0000> created at line 122.
    Found 31-bit adder for signal <num1$add0001> created at line 122.
    Found 32-bit adder for signal <num1$addsub0000> created at line 122.
    Found 14x12-bit multiplier for signal <num1$mult0000> created at line 122.
    Found 14x16-bit multiplier for signal <num1$mult0001> created at line 122.
    Found 14x16-bit multiplier for signal <num1$mult0002> created at line 122.
    Found 14x16-bit multiplier for signal <num1$mult0003> created at line 122.
    Found 14x16-bit multiplier for signal <num1$mult0004> created at line 122.
    Found 32-bit subtractor for signal <num2>.
    Found 31-bit adder for signal <num2$add0000> created at line 123.
    Found 31-bit adder for signal <num2$add0001> created at line 123.
    Found 32-bit adder for signal <num2$addsub0000> created at line 123.
    Found 14x16-bit multiplier for signal <num2$mult0000> created at line 123.
    Found 14x16-bit multiplier for signal <num2$mult0001> created at line 123.
    Found 14x16-bit multiplier for signal <num2$mult0002> created at line 123.
    Found 14x16-bit multiplier for signal <num2$mult0003> created at line 123.
    Found 15-bit adder for signal <num3$addsub0000> created at line 124.
    Found 15-bit adder carry out for signal <num3$addsub0002> created at line 124.
    Found 16x12-bit multiplier for signal <num3$mult0000> created at line 124.
    Found 14-bit register for signal <Va2>.
    Found 14-bit register for signal <Vb1>.
    Found 14-bit register for signal <Vb2>.
    Found 14-bit register for signal <Vc1>.
    Found 14-bit register for signal <Vc2>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred  10 Multiplier(s).
Unit <SCE_module> synthesized.


Synthesizing Unit <DZCPD_module>.
    Related source file is "DZCPD_module.v".
Unit <DZCPD_module> synthesized.


Synthesizing Unit <SEQ_DECOMPOSER_WITH_ADC>.
    Related source file is "SEQ_DECOMPOSER_WITH_ADC.v".
WARNING:Xst:646 - Signal <tick1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_8k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_80k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_800hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_40k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_20k> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_100> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <Vzero_phase> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vzero_freq> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vzero_amp> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vpos_phase> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vpos_freq> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vpos_amp> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vneg_phase> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vneg_freq> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <Vneg_amp> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:646 - Signal <Vd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vcf_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vc_filtered> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Vc2_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vbf_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vb_filtered> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Vb2_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Vaf_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Va_filtered> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Va2_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <B_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <A_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "SEQ_DECOMPOSER_WITH_ADC.v" line 92: The result of a 24x24-bit multiplication is partially used. Only the 24 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit adder for signal <k$addsub0000> created at line 94.
    Found 16-bit comparator greater for signal <k$cmp_gt0000> created at line 94.
    Found 24-bit comparator greater for signal <k$cmp_gt0001> created at line 94.
    Found 24-bit adder for signal <r>.
    Found 24x24-bit multiplier for signal <r$mult0001> created at line 92.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <SEQ_DECOMPOSER_WITH_ADC> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 18
 14x12-bit multiplier                                  : 1
 14x16-bit multiplier                                  : 8
 16x12-bit multiplier                                  : 1
 17x8-bit multiplier                                   : 4
 24x24-bit multiplier                                  : 1
 8x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 481
 14-bit subtractor                                     : 3
 15-bit adder                                          : 4
 15-bit adder carry out                                : 1
 15-bit subtractor                                     : 3
 16-bit adder                                          : 4
 16-bit adder carry out                                : 4
 24-bit adder                                          : 11
 25-bit adder                                          : 115
 25-bit subtractor                                     : 120
 31-bit adder                                          : 4
 32-bit adder                                          : 18
 32-bit subtractor                                     : 2
 33-bit adder                                          : 93
 33-bit subtractor                                     : 96
 8-bit adder                                           : 3
# Counters                                             : 7
 32-bit up counter                                     : 2
 8-bit up counter                                      : 5
# Registers                                            : 152
 1-bit register                                        : 88
 14-bit register                                       : 42
 16-bit register                                       : 11
 32-bit register                                       : 8
 4-bit register                                        : 3
# Comparators                                          : 108
 14-bit comparator greatequal                          : 3
 14-bit comparator greater                             : 6
 14-bit comparator less                                : 9
 15-bit comparator greatequal                          : 32
 15-bit comparator less                                : 32
 16-bit comparator greater                             : 5
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 5
 33-bit comparator greatequal                          : 10
 33-bit comparator greater                             : 3
 8-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <m8/m3/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <m9/m3/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <m10/m3/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <m2/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <m8/m1/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <m9/m1/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <m10/m1/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i1/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <i2/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <i3/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <phase_12> in Unit <m4> is equivalent to the following 3 FFs/Latches, which will be removed : <phase_13> <phase_14> <phase_15> 
INFO:Xst:2261 - The FF/Latch <phase_12> in Unit <m4> is equivalent to the following 3 FFs/Latches, which will be removed : <phase_13> <phase_14> <phase_15> 
INFO:Xst:2261 - The FF/Latch <phase_12> in Unit <m4> is equivalent to the following 3 FFs/Latches, which will be removed : <phase_13> <phase_14> <phase_15> 
WARNING:Xst:1710 - FF/Latch <next_state_0> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phase_12> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_state_0> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phase_12> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_state_0> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phase_12> (without init value) has a constant value of 0 in block <m4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <phase<15:12>> (without init value) have a constant value of 0 in block <PHASE_measure>.

Synthesizing (advanced) Unit <SCE_module>.
	Multiplier <Mmult_num2_mult0001> in block <SCE_module> and adder/subtractor <Madd_num2_addsub0000> in block <SCE_module> are combined into a MAC<Maddsub_num2_mult0001>.
	Multiplier <Mmult_num1_mult0003> in block <SCE_module> and adder/subtractor <Madd_num1_add0001> in block <SCE_module> are combined into a MAC<Maddsub_num1_mult0003>.
	Multiplier <Mmult_num2_mult0000> in block <SCE_module> and adder/subtractor <Madd_num2_add0000> in block <SCE_module> are combined into a MAC<Maddsub_num2_mult0000>.
	Multiplier <Mmult_num2_mult0003> in block <SCE_module> and adder/subtractor <Madd_num2_add0001> in block <SCE_module> are combined into a MAC<Maddsub_num2_mult0003>.
	Multiplier <Mmult_num1_mult0002> in block <SCE_module> and adder/subtractor <Madd_num1_addsub0000> in block <SCE_module> are combined into a MAC<Maddsub_num1_mult0002>.
	Multiplier <Mmult_num1_mult0001> in block <SCE_module> and adder/subtractor <Madd_num1_add0000> in block <SCE_module> are combined into a MAC<Maddsub_num1_mult0001>.
Unit <SCE_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# MACs                                                 : 6
 14x16-to-31-bit MAC                                   : 4
 14x16-to-32-bit MAC                                   : 2
# Multipliers                                          : 12
 14x12-bit multiplier                                  : 1
 14x16-bit multiplier                                  : 2
 16x12-bit multiplier                                  : 1
 17x8-bit multiplier                                   : 4
 24x17-bit multiplier                                  : 1
 8x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 475
 14-bit subtractor                                     : 3
 15-bit adder                                          : 4
 15-bit adder carry out                                : 1
 15-bit subtractor                                     : 3
 16-bit adder                                          : 4
 16-bit adder carry out                                : 4
 23-bit adder                                          : 115
 24-bit adder                                          : 11
 24-bit subtractor                                     : 120
 31-bit adder                                          : 93
 32-bit adder                                          : 16
 32-bit subtractor                                     : 98
 8-bit adder                                           : 3
# Counters                                             : 7
 32-bit up counter                                     : 2
 8-bit up counter                                      : 5
# Registers                                            : 1108
 Flip-Flops                                            : 1108
# Comparators                                          : 108
 14-bit comparator greatequal                          : 3
 14-bit comparator greater                             : 6
 14-bit comparator less                                : 9
 15-bit comparator greatequal                          : 32
 15-bit comparator less                                : 32
 16-bit comparator greater                             : 5
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 5
 33-bit comparator greatequal                          : 10
 33-bit comparator greater                             : 3
 8-bit comparator greatequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <next_state_0> (without init value) has a constant value of 0 in block <PHASE_measure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Vin_prev_0> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_1> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_2> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_3> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_4> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_5> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_6> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_7> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_8> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_9> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_10> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_11> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_12> of sequential type is unconnected in block <DC_offset_removal>.
WARNING:Xst:2677 - Node <Vin_prev_0> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_1> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_2> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_3> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_4> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_5> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_6> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_7> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_8> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_9> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_10> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_11> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:2677 - Node <Vin_prev_12> of sequential type is unconnected in block <AMP_measure>.
WARNING:Xst:1710 - FF/Latch <phase_9> (without init value) has a constant value of 0 in block <PHASE_measure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phase_10> (without init value) has a constant value of 0 in block <PHASE_measure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phase_11> (without init value) has a constant value of 0 in block <PHASE_measure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Vref_prev_0> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_1> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_2> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_3> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_4> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_5> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_6> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_7> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_8> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_9> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_10> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_11> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vref_prev_12> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_0> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_1> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_2> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_3> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_4> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_5> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_6> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_7> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_8> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_9> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_10> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_11> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_12> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <counter_5> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <counter_6> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <counter_7> of sequential type is unconnected in block <PHASE_measure>.
WARNING:Xst:2677 - Node <Vin_prev_0> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_1> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_2> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_3> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_4> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_5> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_6> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_7> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_8> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_9> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_10> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_11> of sequential type is unconnected in block <FREQ_measure>.
WARNING:Xst:2677 - Node <Vin_prev_12> of sequential type is unconnected in block <FREQ_measure>.

Optimizing unit <SEQ_DECOMPOSER_WITH_ADC> ...

Optimizing unit <division_1> ...

Optimizing unit <CLOCK> ...

Optimizing unit <adcread> ...

Optimizing unit <ADS_module> ...

Optimizing unit <DC_offset_removal> ...

Optimizing unit <division_2> ...

Optimizing unit <AMP_measure> ...

Optimizing unit <PHASE_measure> ...

Optimizing unit <FREQ_measure> ...

Optimizing unit <SCE_module> ...

Optimizing unit <DZCPD_module> ...
WARNING:Xst:2677 - Node <clk_20k> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <clk_40k> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <clk_80k> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <clk_100> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <clk_8k> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <clk_800hz> of sequential type is unconnected in block <Iclk>.
WARNING:Xst:2677 - Node <ADC_B_13> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_12> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_11> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_10> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_9> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_8> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_7> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_4> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_6> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_5> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_3> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_2> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_1> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <ADC_B_0> of sequential type is unconnected in block <Iadc2>.
WARNING:Xst:2677 - Node <tick> of sequential type is unconnected in block <Iadc>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SEQ_DECOMPOSER_WITH_ADC, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 982
 Flip-Flops                                            : 982

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SEQ_DECOMPOSER_WITH_ADC.ngr
Top Level Output File Name         : SEQ_DECOMPOSER_WITH_ADC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 42904
#      GND                         : 25
#      INV                         : 433
#      LUT1                        : 352
#      LUT2                        : 6111
#      LUT3                        : 5419
#      LUT4                        : 5945
#      LUT5                        : 207
#      LUT6                        : 283
#      MUXCY                       : 12017
#      MUXF7                       : 11
#      VCC                         : 28
#      XORCY                       : 12073
# FlipFlops/Latches                : 982
#      FD                          : 271
#      FD_1                        : 8
#      FDC                         : 350
#      FDCE                        : 106
#      FDCP                        : 12
#      FDE                         : 70
#      FDE_1                       : 43
#      FDR                         : 91
#      FDRE                        : 27
#      FDS                         : 4
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
# DSPs                             : 17
#      DSP48E                      : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             982  out of  28800     3%  
 Number of Slice LUTs:                18750  out of  28800    65%  
    Number used as Logic:             18750  out of  28800    65%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  19002
   Number with an unused Flip Flop:   18020  out of  19002    94%  
   Number with an unused LUT:           252  out of  19002     1%  
   Number of fully used LUT-FF pairs:   730  out of  19002     3%  
   Number of unique control sets:        96

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    480     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48Es:                      17  out of     48    35%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100m                           | BUFGP                  | 258   |
Iclk/clk_400k1                     | BUFG                   | 67    |
Iclk/clk_16k1                      | BUFG                   | 66    |
m0/dclk1                           | BUFG                   | 212   |
m3/dclk1                           | BUFG                   | 379   |
m7/N0                              | NONE(m7/Msub_num11)    | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 468   |
m10/m4/phase<9>(m10/m4/XST_GND:G)  | NONE(m10/m4/state_0)   | 4     |
m8/m4/phase<9>(m8/m4/XST_GND:G)    | NONE(m8/m4/state_0)    | 4     |
m9/m4/phase<9>(m9/m4/XST_GND:G)    | NONE(m9/m4/state_0)    | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 97.874ns (Maximum Frequency: 10.217MHz)
   Minimum input arrival time before clock: 2.233ns
   Maximum output required time after clock: 3.930ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100m'
  Clock period: 4.585ns (frequency: 218.088MHz)
  Total number of paths / destination ports: 246171 / 260
-------------------------------------------------------------------------
Delay:               4.585ns (Levels of Logic = 40)
  Source:            Iclk/COUNTER13_3 (FF)
  Destination:       Iclk/COUNTER13_31 (FF)
  Source Clock:      clk_100m rising
  Destination Clock: clk_100m rising

  Data Path: Iclk/COUNTER13_3 to Iclk/COUNTER13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   0.984  COUNTER13_3 (COUNTER13_3)
     LUT5:I0->O            1   0.094   0.000  Mcompar_clk_8k_cmp_ge0000_lut<0> (Mcompar_clk_8k_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_clk_8k_cmp_ge0000_cy<0> (Mcompar_clk_8k_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_clk_8k_cmp_ge0000_cy<1> (Mcompar_clk_8k_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_clk_8k_cmp_ge0000_cy<2> (Mcompar_clk_8k_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_clk_8k_cmp_ge0000_cy<3> (Mcompar_clk_8k_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_clk_8k_cmp_ge0000_cy<4> (Mcompar_clk_8k_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_clk_8k_cmp_ge0000_cy<5> (Mcompar_clk_8k_cmp_ge0000_cy<5>)
     MUXCY:CI->O          32   0.254   0.703  Mcompar_clk_8k_cmp_ge0000_cy<6> (clk_8k_cmp_ge0000)
     LUT2:I0->O            1   0.094   0.000  _old_COUNTER13_78<1>1 (_old_COUNTER13_78<1>)
     MUXCY:S->O            1   0.372   0.000  Madd_COUNTER13_add0000_cy<1> (Madd_COUNTER13_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<2> (Madd_COUNTER13_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<3> (Madd_COUNTER13_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<4> (Madd_COUNTER13_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<5> (Madd_COUNTER13_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<6> (Madd_COUNTER13_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<7> (Madd_COUNTER13_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<8> (Madd_COUNTER13_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<9> (Madd_COUNTER13_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<10> (Madd_COUNTER13_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<11> (Madd_COUNTER13_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<12> (Madd_COUNTER13_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<13> (Madd_COUNTER13_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<14> (Madd_COUNTER13_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<15> (Madd_COUNTER13_add0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<16> (Madd_COUNTER13_add0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<17> (Madd_COUNTER13_add0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<18> (Madd_COUNTER13_add0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<19> (Madd_COUNTER13_add0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<20> (Madd_COUNTER13_add0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<21> (Madd_COUNTER13_add0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<22> (Madd_COUNTER13_add0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<23> (Madd_COUNTER13_add0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<24> (Madd_COUNTER13_add0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<25> (Madd_COUNTER13_add0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<26> (Madd_COUNTER13_add0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<27> (Madd_COUNTER13_add0000_cy<27>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<28> (Madd_COUNTER13_add0000_cy<28>)
     MUXCY:CI->O           1   0.026   0.000  Madd_COUNTER13_add0000_cy<29> (Madd_COUNTER13_add0000_cy<29>)
     MUXCY:CI->O           0   0.026   0.000  Madd_COUNTER13_add0000_cy<30> (Madd_COUNTER13_add0000_cy<30>)
     XORCY:CI->O           1   0.357   0.000  Madd_COUNTER13_add0000_xor<31> (COUNTER13_add0000<31>)
     FD:D                     -0.018          COUNTER13_31
    ----------------------------------------
    Total                      4.585ns (2.898ns logic, 1.687ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Iclk/clk_400k1'
  Clock period: 6.250ns (frequency: 160.000MHz)
  Total number of paths / destination ports: 653 / 84
-------------------------------------------------------------------------
Delay:               3.125ns (Levels of Logic = 2)
  Source:            Iadc/COUNTER_4 (FF)
  Destination:       Iadc/ADC_A_7 (FF)
  Source Clock:      Iclk/clk_400k1 rising
  Destination Clock: Iclk/clk_400k1 falling

  Data Path: Iadc/COUNTER_4 to Iadc/ADC_A_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.471   1.191  COUNTER_4 (COUNTER_4)
     LUT6:I0->O            4   0.094   0.726  ADC_B_4_and000011 (N20)
     LUT3:I0->O            1   0.094   0.336  ADC_B_7_and00001 (ADC_B_7_and0000)
     FDE_1:CE                  0.213          ADC_B_7
    ----------------------------------------
    Total                      3.125ns (0.872ns logic, 2.253ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Iclk/clk_16k1'
  Clock period: 5.099ns (frequency: 196.098MHz)
  Total number of paths / destination ports: 70754 / 132
-------------------------------------------------------------------------
Delay:               5.099ns (Levels of Logic = 33)
  Source:            m3/i_0 (FF)
  Destination:       m3/i_0 (FF)
  Source Clock:      Iclk/clk_16k1 rising
  Destination Clock: Iclk/clk_16k1 rising

  Data Path: m3/i_0 to m3/i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  i_0 (i_0)
     INV:I->O              1   0.238   0.000  Madd__old_i_82_lut<0>_INV_0 (Madd__old_i_82_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd__old_i_82_cy<0> (Madd__old_i_82_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<1> (Madd__old_i_82_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<2> (Madd__old_i_82_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<3> (Madd__old_i_82_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<4> (Madd__old_i_82_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<5> (Madd__old_i_82_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<6> (Madd__old_i_82_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<7> (Madd__old_i_82_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<8> (Madd__old_i_82_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<9> (Madd__old_i_82_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<10> (Madd__old_i_82_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<11> (Madd__old_i_82_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<12> (Madd__old_i_82_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<13> (Madd__old_i_82_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<14> (Madd__old_i_82_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<15> (Madd__old_i_82_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<16> (Madd__old_i_82_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<17> (Madd__old_i_82_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<18> (Madd__old_i_82_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<19> (Madd__old_i_82_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<20> (Madd__old_i_82_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<21> (Madd__old_i_82_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<22> (Madd__old_i_82_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<23> (Madd__old_i_82_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<24> (Madd__old_i_82_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<25> (Madd__old_i_82_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<26> (Madd__old_i_82_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Madd__old_i_82_cy<27> (Madd__old_i_82_cy<27>)
     XORCY:CI->O           2   0.357   0.978  Madd__old_i_82_xor<28> (_old_i_82<28>)
     LUT5:I0->O            0   0.094   0.000  Mcompar_i_cmp_ge0000_lutdi7 (Mcompar_i_cmp_ge0000_lutdi7)
     MUXCY:DI->O           1   0.362   0.000  Mcompar_i_cmp_ge0000_cy<7> (Mcompar_i_cmp_ge0000_cy<7>)
     MUXCY:CI->O          33   0.148   0.463  Mcompar_i_cmp_ge0000_cy<8> (i_cmp_ge0000)
     FDR:R                     0.573          i_0
    ----------------------------------------
    Total                      5.099ns (3.317ns logic, 1.782ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/dclk1'
  Clock period: 74.471ns (frequency: 13.428MHz)
  Total number of paths / destination ports: 39467077356586963000000000000000000000000000000000000000 / 225
-------------------------------------------------------------------------
Delay:               74.471ns (Levels of Logic = 157)
  Source:            m2/counter_0 (FF)
  Destination:       m2/freq_0 (FF)
  Source Clock:      m0/dclk1 rising
  Destination Clock: m0/dclk1 rising

  Data Path: m2/counter_0 to m2/freq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.471   0.352  counter_0 (counter_0)
     INV:I->O              1   0.238   0.000  Madd_den_addsub0001_lut<0>_INV_0 (Madd_den_addsub0001_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_den_addsub0001_cy<0> (Madd_den_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<1> (Madd_den_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<2> (Madd_den_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<3> (Madd_den_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<4> (Madd_den_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<5> (Madd_den_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<6> (Madd_den_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<7> (Madd_den_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<8> (Madd_den_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<9> (Madd_den_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<10> (Madd_den_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<11> (Madd_den_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<12> (Madd_den_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<13> (Madd_den_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Madd_den_addsub0001_cy<14> (Madd_den_addsub0001_cy<14>)
     XORCY:CI->O           1   0.357   0.336  Madd_den_addsub0001_xor<15> (den_addsub0001<15>)
     DSP48E:A15->P0        1   3.646   0.480  Mmult_den_mult0001 (den_mult0001<0>)
     LUT2:I1->O           47   0.094   0.466  den<0>1 (den<0>)
     begin scope: 'dv1'
     INV:I->O              1   0.238   0.000  Msub__old_p1_3_Madd_lut<0>1_INV_0 (Msub__old_p1_3_Madd_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_3_Madd_cy<0> (Msub__old_p1_3_Madd_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_3_Madd_cy<1> (Msub__old_p1_3_Madd_cy<1>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_3_Madd_xor<2> (_old_p1_3<2>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_4_addsub0000_Madd_lut<2> (Madd_old_p1_4_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_4_addsub0000_Madd_cy<2> (Madd_old_p1_4_addsub0000_Madd_cy<2>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_4_addsub0000_Madd_xor<3> (old_p1_4_addsub0000<3>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_6_Madd_lut<4> (Msub__old_p1_6_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_6_Madd_cy<4> (Msub__old_p1_6_Madd_cy<4>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_6_Madd_xor<5> (_old_p1_6<5>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_7_addsub0000_Madd_lut<5> (Madd_old_p1_7_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_7_addsub0000_Madd_cy<5> (Madd_old_p1_7_addsub0000_Madd_cy<5>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_7_addsub0000_Madd_xor<6> (old_p1_7_addsub0000<6>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_9_Madd_lut<7> (Msub__old_p1_9_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_9_Madd_cy<7> (Msub__old_p1_9_Madd_cy<7>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_9_Madd_xor<8> (_old_p1_9<8>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_10_addsub0000_Madd_lut<8> (Madd_old_p1_10_addsub0000_Madd_lut<8>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_10_addsub0000_Madd_cy<8> (Madd_old_p1_10_addsub0000_Madd_cy<8>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_10_addsub0000_Madd_xor<9> (old_p1_10_addsub0000<9>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_12_Madd_lut<10> (Msub__old_p1_12_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_12_Madd_cy<10> (Msub__old_p1_12_Madd_cy<10>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_12_Madd_xor<11> (_old_p1_12<11>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_13_addsub0000_Madd_lut<11> (Madd_old_p1_13_addsub0000_Madd_lut<11>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_13_addsub0000_Madd_cy<11> (Madd_old_p1_13_addsub0000_Madd_cy<11>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_13_addsub0000_Madd_xor<12> (old_p1_13_addsub0000<12>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_15_Madd_lut<13> (Msub__old_p1_15_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_15_Madd_cy<13> (Msub__old_p1_15_Madd_cy<13>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_15_Madd_xor<14> (_old_p1_15<14>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_16_addsub0000_Madd_lut<14> (Madd_old_p1_16_addsub0000_Madd_lut<14>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_16_addsub0000_Madd_cy<14> (Madd_old_p1_16_addsub0000_Madd_cy<14>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_16_addsub0000_Madd_xor<15> (old_p1_16_addsub0000<15>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_18_Madd_lut<16> (Msub__old_p1_18_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_18_Madd_cy<16> (Msub__old_p1_18_Madd_cy<16>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_18_Madd_xor<17> (_old_p1_18<17>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_19_addsub0000_Madd_lut<17> (Madd_old_p1_19_addsub0000_Madd_lut<17>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_19_addsub0000_Madd_cy<17> (Madd_old_p1_19_addsub0000_Madd_cy<17>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_19_addsub0000_Madd_xor<18> (old_p1_19_addsub0000<18>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_21_Madd_lut<19> (Msub__old_p1_21_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_21_Madd_cy<19> (Msub__old_p1_21_Madd_cy<19>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_21_Madd_xor<20> (_old_p1_21<20>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_22_addsub0000_Madd_lut<20> (Madd_old_p1_22_addsub0000_Madd_lut<20>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_22_addsub0000_Madd_cy<20> (Madd_old_p1_22_addsub0000_Madd_cy<20>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_22_addsub0000_Madd_xor<21> (old_p1_22_addsub0000<21>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_24_Madd_lut<22> (Msub__old_p1_24_Madd_lut<22>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_24_Madd_cy<22> (Msub__old_p1_24_Madd_cy<22>)
     XORCY:CI->O          45   0.357   0.919  Msub__old_p1_24_Madd_xor<23> (_old_p1_24<23>)
     LUT4:I0->O            1   0.094   0.000  Msub__old_p1_27_Madd_lut<1> (Msub__old_p1_27_Madd_lut<1>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_27_Madd_cy<1> (Msub__old_p1_27_Madd_cy<1>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_27_Madd_xor<2> (_old_p1_27<2>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_28_addsub0000_Madd_lut<2> (Madd_old_p1_28_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_28_addsub0000_Madd_cy<2> (Madd_old_p1_28_addsub0000_Madd_cy<2>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_28_addsub0000_Madd_xor<3> (old_p1_28_addsub0000<3>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_30_Madd_lut<4> (Msub__old_p1_30_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_30_Madd_cy<4> (Msub__old_p1_30_Madd_cy<4>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_30_Madd_xor<5> (_old_p1_30<5>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_31_addsub0000_Madd_lut<5> (Madd_old_p1_31_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_31_addsub0000_Madd_cy<5> (Madd_old_p1_31_addsub0000_Madd_cy<5>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_31_addsub0000_Madd_xor<6> (old_p1_31_addsub0000<6>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_33_Madd_lut<7> (Msub__old_p1_33_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_33_Madd_cy<7> (Msub__old_p1_33_Madd_cy<7>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_33_Madd_xor<8> (_old_p1_33<8>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_34_addsub0000_Madd_lut<8> (Madd_old_p1_34_addsub0000_Madd_lut<8>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_34_addsub0000_Madd_cy<8> (Madd_old_p1_34_addsub0000_Madd_cy<8>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_34_addsub0000_Madd_xor<9> (old_p1_34_addsub0000<9>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_36_Madd_lut<10> (Msub__old_p1_36_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_36_Madd_cy<10> (Msub__old_p1_36_Madd_cy<10>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_36_Madd_xor<11> (_old_p1_36<11>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_37_addsub0000_Madd_lut<11> (Madd_old_p1_37_addsub0000_Madd_lut<11>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_37_addsub0000_Madd_cy<11> (Madd_old_p1_37_addsub0000_Madd_cy<11>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_37_addsub0000_Madd_xor<12> (old_p1_37_addsub0000<12>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_39_Madd_lut<13> (Msub__old_p1_39_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_39_Madd_cy<13> (Msub__old_p1_39_Madd_cy<13>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_39_Madd_xor<14> (_old_p1_39<14>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_40_addsub0000_Madd_lut<14> (Madd_old_p1_40_addsub0000_Madd_lut<14>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_40_addsub0000_Madd_cy<14> (Madd_old_p1_40_addsub0000_Madd_cy<14>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_40_addsub0000_Madd_xor<15> (old_p1_40_addsub0000<15>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_42_Madd_lut<16> (Msub__old_p1_42_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_42_Madd_cy<16> (Msub__old_p1_42_Madd_cy<16>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_42_Madd_xor<17> (_old_p1_42<17>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_43_addsub0000_Madd_lut<17> (Madd_old_p1_43_addsub0000_Madd_lut<17>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_43_addsub0000_Madd_cy<17> (Madd_old_p1_43_addsub0000_Madd_cy<17>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_43_addsub0000_Madd_xor<18> (old_p1_43_addsub0000<18>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_45_Madd_lut<19> (Msub__old_p1_45_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_45_Madd_cy<19> (Msub__old_p1_45_Madd_cy<19>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_45_Madd_xor<20> (_old_p1_45<20>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_46_addsub0000_Madd_lut<20> (Madd_old_p1_46_addsub0000_Madd_lut<20>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_46_addsub0000_Madd_cy<20> (Madd_old_p1_46_addsub0000_Madd_cy<20>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_46_addsub0000_Madd_xor<21> (old_p1_46_addsub0000<21>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_48_Madd_lut<22> (Msub__old_p1_48_Madd_lut<22>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_48_Madd_cy<22> (Msub__old_p1_48_Madd_cy<22>)
     XORCY:CI->O          46   0.357   0.919  Msub__old_p1_48_Madd_xor<23> (_old_p1_48<23>)
     LUT4:I0->O            1   0.094   0.000  Msub__old_p1_51_Madd_lut<1> (Msub__old_p1_51_Madd_lut<1>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_51_Madd_cy<1> (Msub__old_p1_51_Madd_cy<1>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_51_Madd_xor<2> (_old_p1_51<2>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_52_addsub0000_Madd_lut<2> (Madd_old_p1_52_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_52_addsub0000_Madd_cy<2> (Madd_old_p1_52_addsub0000_Madd_cy<2>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_52_addsub0000_Madd_xor<3> (old_p1_52_addsub0000<3>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_54_Madd_lut<4> (Msub__old_p1_54_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_54_Madd_cy<4> (Msub__old_p1_54_Madd_cy<4>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_54_Madd_xor<5> (_old_p1_54<5>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_55_addsub0000_Madd_lut<5> (Madd_old_p1_55_addsub0000_Madd_lut<5>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_55_addsub0000_Madd_cy<5> (Madd_old_p1_55_addsub0000_Madd_cy<5>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_55_addsub0000_Madd_xor<6> (old_p1_55_addsub0000<6>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_57_Madd_lut<7> (Msub__old_p1_57_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_57_Madd_cy<7> (Msub__old_p1_57_Madd_cy<7>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_57_Madd_xor<8> (_old_p1_57<8>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_58_addsub0000_Madd_lut<8> (Madd_old_p1_58_addsub0000_Madd_lut<8>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_58_addsub0000_Madd_cy<8> (Madd_old_p1_58_addsub0000_Madd_cy<8>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_58_addsub0000_Madd_xor<9> (old_p1_58_addsub0000<9>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_60_Madd_lut<10> (Msub__old_p1_60_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_60_Madd_cy<10> (Msub__old_p1_60_Madd_cy<10>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_60_Madd_xor<11> (_old_p1_60<11>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_61_addsub0000_Madd_lut<11> (Madd_old_p1_61_addsub0000_Madd_lut<11>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_61_addsub0000_Madd_cy<11> (Madd_old_p1_61_addsub0000_Madd_cy<11>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_61_addsub0000_Madd_xor<12> (old_p1_61_addsub0000<12>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_63_Madd_lut<13> (Msub__old_p1_63_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_63_Madd_cy<13> (Msub__old_p1_63_Madd_cy<13>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_63_Madd_xor<14> (_old_p1_63<14>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_64_addsub0000_Madd_lut<14> (Madd_old_p1_64_addsub0000_Madd_lut<14>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_64_addsub0000_Madd_cy<14> (Madd_old_p1_64_addsub0000_Madd_cy<14>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_64_addsub0000_Madd_xor<15> (old_p1_64_addsub0000<15>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_66_Madd_lut<16> (Msub__old_p1_66_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_66_Madd_cy<16> (Msub__old_p1_66_Madd_cy<16>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_66_Madd_xor<17> (_old_p1_66<17>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_67_addsub0000_Madd_lut<17> (Madd_old_p1_67_addsub0000_Madd_lut<17>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_67_addsub0000_Madd_cy<17> (Madd_old_p1_67_addsub0000_Madd_cy<17>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_67_addsub0000_Madd_xor<18> (old_p1_67_addsub0000<18>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_69_Madd_lut<19> (Msub__old_p1_69_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_69_Madd_cy<19> (Msub__old_p1_69_Madd_cy<19>)
     XORCY:CI->O           3   0.357   0.587  Msub__old_p1_69_Madd_xor<20> (_old_p1_69<20>)
     LUT2:I0->O            1   0.094   0.000  Madd_old_p1_70_addsub0000_Madd_lut<20> (Madd_old_p1_70_addsub0000_Madd_lut<20>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_70_addsub0000_Madd_cy<20> (Madd_old_p1_70_addsub0000_Madd_cy<20>)
     XORCY:CI->O           2   0.357   0.715  Madd_old_p1_70_addsub0000_Madd_xor<21> (old_p1_70_addsub0000<21>)
     LUT4:I1->O            1   0.094   0.000  Msub__old_p1_72_Madd_lut<22> (Msub__old_p1_72_Madd_lut<22>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_72_Madd_cy<22> (Msub__old_p1_72_Madd_cy<22>)
     XORCY:CI->O           1   0.357   0.336  Msub__old_p1_72_Madd_xor<23> (_old_p1_72<23>)
     INV:I->O              1   0.238   0.336  Res<0>1_INV_0 (Res<0>)
     end scope: 'dv1'
     FDCE:D                   -0.018          freq_0
    ----------------------------------------
    Total                     74.471ns (42.985ns logic, 31.486ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm3/dclk1'
  Clock period: 97.874ns (frequency: 10.217MHz)
  Total number of paths / destination ports: 20054466660456551000000000000000000000000000000000000000000000000000000000000000000000000 / 490
-------------------------------------------------------------------------
Delay:               97.874ns (Levels of Logic = 236)
  Source:            m7/Va2_13 (FF)
  Destination:       m8/m1/max_val_0 (FF)
  Source Clock:      m3/dclk1 rising
  Destination Clock: m3/dclk1 rising

  Data Path: m7/Va2_13 to m8/m1/max_val_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.471   0.407  Va2_13 (Va2_13)
     DSP48E:A13->P25      23   3.646   0.453  Mmult_num1_mult0000 (num1_mult0000<25>)
     DSP48E:C25->PCOUT45    1   2.277   0.000  Maddsub_num1_mult0001 (Maddsub_num1_mult0001_PCOUT_to_Maddsub_num1_mult0002_PCIN_45)
     DSP48E:PCIN45->PCOUT41    1   2.013   0.000  Maddsub_num1_mult0002 (Maddsub_num1_mult0002_PCOUT_to_Msub_num11_PCIN_41)
     DSP48E:PCIN41->P0     4   1.816   0.989  Msub_num11 (num1<0>)
     begin scope: 'dv1'
     LUT5:I0->O            1   0.094   0.000  Mcompar_Res_cmp_gt0000_lut<0> (Mcompar_Res_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_Res_cmp_gt0000_cy<0> (Mcompar_Res_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_Res_cmp_gt0000_cy<1> (Mcompar_Res_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_Res_cmp_gt0000_cy<2> (Mcompar_Res_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_Res_cmp_gt0000_cy<3> (Mcompar_Res_cmp_gt0000_cy<3>)
     MUXCY:CI->O          10   0.254   0.529  Mcompar_Res_cmp_gt0000_cy<4> (Mcompar_Res_cmp_gt0000_cy<4>)
     LUT4:I3->O            3   0.094   0.491  Mcompar_Res_cmp_gt0000_cy<6>1_1 (Mcompar_Res_cmp_gt0000_cy<6>1)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_87_Madd_lut<0> (Msub__old_p1_87_Madd_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_87_Madd_cy<0> (Msub__old_p1_87_Madd_cy<0>)
     XORCY:CI->O           1   0.357   0.480  Msub__old_p1_87_Madd_xor<1> (_old_p1_87<1>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_88_addsub0000_Madd_lut<1> (Madd_old_p1_88_addsub0000_Madd_lut<1>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_88_addsub0000_Madd_cy<1> (Madd_old_p1_88_addsub0000_Madd_cy<1>)
     XORCY:CI->O           1   0.357   0.480  Madd_old_p1_88_addsub0000_Madd_xor<2> (old_p1_88_addsub0000<2>)
     LUT2:I1->O            1   0.094   0.000  Msub__old_p1_90_Madd_lut<3> (Msub__old_p1_90_Madd_lut<3>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_90_Madd_cy<3> (Msub__old_p1_90_Madd_cy<3>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_90_Madd_xor<4> (_old_p1_90<4>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_91_addsub0000_Madd_lut<4> (Madd_old_p1_91_addsub0000_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_91_addsub0000_Madd_cy<4> (Madd_old_p1_91_addsub0000_Madd_cy<4>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_91_addsub0000_Madd_xor<5> (old_p1_91_addsub0000<5>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_93_Madd_lut<6> (Msub__old_p1_93_Madd_lut<6>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_93_Madd_cy<6> (Msub__old_p1_93_Madd_cy<6>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_93_Madd_xor<7> (_old_p1_93<7>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_94_addsub0000_Madd_lut<7> (Madd_old_p1_94_addsub0000_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_94_addsub0000_Madd_cy<7> (Madd_old_p1_94_addsub0000_Madd_cy<7>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_94_addsub0000_Madd_xor<8> (old_p1_94_addsub0000<8>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_96_Madd_lut<9> (Msub__old_p1_96_Madd_lut<9>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_96_Madd_cy<9> (Msub__old_p1_96_Madd_cy<9>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_96_Madd_xor<10> (_old_p1_96<10>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_97_addsub0000_Madd_lut<10> (Madd_old_p1_97_addsub0000_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_97_addsub0000_Madd_cy<10> (Madd_old_p1_97_addsub0000_Madd_cy<10>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_97_addsub0000_Madd_xor<11> (old_p1_97_addsub0000<11>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_99_Madd_lut<12> (Msub__old_p1_99_Madd_lut<12>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_99_Madd_cy<12> (Msub__old_p1_99_Madd_cy<12>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_99_Madd_xor<13> (_old_p1_99<13>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_100_addsub0000_Madd_lut<13> (Madd_old_p1_100_addsub0000_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_100_addsub0000_Madd_cy<13> (Madd_old_p1_100_addsub0000_Madd_cy<13>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_100_addsub0000_Madd_xor<14> (old_p1_100_addsub0000<14>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_102_Madd_lut<15> (Msub__old_p1_102_Madd_lut<15>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_102_Madd_cy<15> (Msub__old_p1_102_Madd_cy<15>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_102_Madd_xor<16> (_old_p1_102<16>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_103_addsub0000_Madd_lut<16> (Madd_old_p1_103_addsub0000_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_103_addsub0000_Madd_cy<16> (Madd_old_p1_103_addsub0000_Madd_cy<16>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_103_addsub0000_Madd_xor<17> (old_p1_103_addsub0000<17>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_105_Madd_lut<18> (Msub__old_p1_105_Madd_lut<18>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_105_Madd_cy<18> (Msub__old_p1_105_Madd_cy<18>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_105_Madd_xor<19> (_old_p1_105<19>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_106_addsub0000_Madd_lut<19> (Madd_old_p1_106_addsub0000_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_106_addsub0000_Madd_cy<19> (Madd_old_p1_106_addsub0000_Madd_cy<19>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_106_addsub0000_Madd_xor<20> (old_p1_106_addsub0000<20>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_108_Madd_lut<21> (Msub__old_p1_108_Madd_lut<21>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_108_Madd_cy<21> (Msub__old_p1_108_Madd_cy<21>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_108_Madd_xor<22> (_old_p1_108<22>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_109_addsub0000_Madd_lut<22> (Madd_old_p1_109_addsub0000_Madd_lut<22>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_109_addsub0000_Madd_cy<22> (Madd_old_p1_109_addsub0000_Madd_cy<22>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_109_addsub0000_Madd_xor<23> (old_p1_109_addsub0000<23>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_111_Madd_lut<24> (Msub__old_p1_111_Madd_lut<24>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_111_Madd_cy<24> (Msub__old_p1_111_Madd_cy<24>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_111_Madd_xor<25> (_old_p1_111<25>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_112_addsub0000_Madd_lut<25> (Madd_old_p1_112_addsub0000_Madd_lut<25>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_112_addsub0000_Madd_cy<25> (Madd_old_p1_112_addsub0000_Madd_cy<25>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_112_addsub0000_Madd_xor<26> (old_p1_112_addsub0000<26>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_114_Madd_lut<27> (Msub__old_p1_114_Madd_lut<27>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_114_Madd_cy<27> (Msub__old_p1_114_Madd_cy<27>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_114_Madd_xor<28> (_old_p1_114<28>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_115_addsub0000_Madd_lut<28> (Madd_old_p1_115_addsub0000_Madd_lut<28>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_115_addsub0000_Madd_cy<28> (Madd_old_p1_115_addsub0000_Madd_cy<28>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_115_addsub0000_Madd_xor<29> (old_p1_115_addsub0000<29>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_117_Madd_lut<30> (Msub__old_p1_117_Madd_lut<30>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_117_Madd_cy<30> (Msub__old_p1_117_Madd_cy<30>)
     XORCY:CI->O          61   0.357   0.709  Msub__old_p1_117_Madd_xor<31> (_old_p1_117<31>)
     LUT4:I2->O            1   0.094   0.000  Msub__old_p1_120_Madd_lut<4> (Msub__old_p1_120_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_120_Madd_cy<4> (Msub__old_p1_120_Madd_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_120_Madd_cy<5> (Msub__old_p1_120_Madd_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_120_Madd_cy<6> (Msub__old_p1_120_Madd_cy<6>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_120_Madd_xor<7> (_old_p1_120<7>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_121_addsub0000_Madd_lut<7> (Madd_old_p1_121_addsub0000_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_121_addsub0000_Madd_cy<7> (Madd_old_p1_121_addsub0000_Madd_cy<7>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_121_addsub0000_Madd_xor<8> (old_p1_121_addsub0000<8>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_123_Madd_lut<9> (Msub__old_p1_123_Madd_lut<9>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_123_Madd_cy<9> (Msub__old_p1_123_Madd_cy<9>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_123_Madd_xor<10> (_old_p1_123<10>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_124_addsub0000_Madd_lut<10> (Madd_old_p1_124_addsub0000_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_124_addsub0000_Madd_cy<10> (Madd_old_p1_124_addsub0000_Madd_cy<10>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_124_addsub0000_Madd_xor<11> (old_p1_124_addsub0000<11>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_126_Madd_lut<12> (Msub__old_p1_126_Madd_lut<12>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_126_Madd_cy<12> (Msub__old_p1_126_Madd_cy<12>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_126_Madd_xor<13> (_old_p1_126<13>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_127_addsub0000_Madd_lut<13> (Madd_old_p1_127_addsub0000_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_127_addsub0000_Madd_cy<13> (Madd_old_p1_127_addsub0000_Madd_cy<13>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_127_addsub0000_Madd_xor<14> (old_p1_127_addsub0000<14>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_129_Madd_lut<15> (Msub__old_p1_129_Madd_lut<15>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_129_Madd_cy<15> (Msub__old_p1_129_Madd_cy<15>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_129_Madd_xor<16> (_old_p1_129<16>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_130_addsub0000_Madd_lut<16> (Madd_old_p1_130_addsub0000_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_130_addsub0000_Madd_cy<16> (Madd_old_p1_130_addsub0000_Madd_cy<16>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_130_addsub0000_Madd_xor<17> (old_p1_130_addsub0000<17>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_132_Madd_lut<18> (Msub__old_p1_132_Madd_lut<18>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_132_Madd_cy<18> (Msub__old_p1_132_Madd_cy<18>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_132_Madd_xor<19> (_old_p1_132<19>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_133_addsub0000_Madd_lut<19> (Madd_old_p1_133_addsub0000_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_133_addsub0000_Madd_cy<19> (Madd_old_p1_133_addsub0000_Madd_cy<19>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_133_addsub0000_Madd_xor<20> (old_p1_133_addsub0000<20>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_135_Madd_lut<21> (Msub__old_p1_135_Madd_lut<21>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_135_Madd_cy<21> (Msub__old_p1_135_Madd_cy<21>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_135_Madd_xor<22> (_old_p1_135<22>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_136_addsub0000_Madd_lut<22> (Madd_old_p1_136_addsub0000_Madd_lut<22>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_136_addsub0000_Madd_cy<22> (Madd_old_p1_136_addsub0000_Madd_cy<22>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_136_addsub0000_Madd_xor<23> (old_p1_136_addsub0000<23>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_138_Madd_lut<24> (Msub__old_p1_138_Madd_lut<24>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_138_Madd_cy<24> (Msub__old_p1_138_Madd_cy<24>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_138_Madd_xor<25> (_old_p1_138<25>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_139_addsub0000_Madd_lut<25> (Madd_old_p1_139_addsub0000_Madd_lut<25>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_139_addsub0000_Madd_cy<25> (Madd_old_p1_139_addsub0000_Madd_cy<25>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_139_addsub0000_Madd_xor<26> (old_p1_139_addsub0000<26>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_141_Madd_lut<27> (Msub__old_p1_141_Madd_lut<27>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_141_Madd_cy<27> (Msub__old_p1_141_Madd_cy<27>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_141_Madd_xor<28> (_old_p1_141<28>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_142_addsub0000_Madd_lut<28> (Madd_old_p1_142_addsub0000_Madd_lut<28>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_142_addsub0000_Madd_cy<28> (Madd_old_p1_142_addsub0000_Madd_cy<28>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_142_addsub0000_Madd_xor<29> (old_p1_142_addsub0000<29>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_144_Madd_lut<30> (Msub__old_p1_144_Madd_lut<30>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_144_Madd_cy<30> (Msub__old_p1_144_Madd_cy<30>)
     XORCY:CI->O          63   0.357   0.613  Msub__old_p1_144_Madd_xor<31> (_old_p1_144<31>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_147_Madd_lut<1> (Msub__old_p1_147_Madd_lut<1>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_147_Madd_cy<1> (Msub__old_p1_147_Madd_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_147_Madd_cy<2> (Msub__old_p1_147_Madd_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_147_Madd_cy<3> (Msub__old_p1_147_Madd_cy<3>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_147_Madd_xor<4> (_old_p1_147<4>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_148_addsub0000_Madd_lut<4> (Madd_old_p1_148_addsub0000_Madd_lut<4>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_148_addsub0000_Madd_cy<4> (Madd_old_p1_148_addsub0000_Madd_cy<4>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_148_addsub0000_Madd_xor<5> (old_p1_148_addsub0000<5>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_150_Madd_lut<6> (Msub__old_p1_150_Madd_lut<6>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_150_Madd_cy<6> (Msub__old_p1_150_Madd_cy<6>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_150_Madd_xor<7> (_old_p1_150<7>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_151_addsub0000_Madd_lut<7> (Madd_old_p1_151_addsub0000_Madd_lut<7>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_151_addsub0000_Madd_cy<7> (Madd_old_p1_151_addsub0000_Madd_cy<7>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_151_addsub0000_Madd_xor<8> (old_p1_151_addsub0000<8>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_153_Madd_lut<9> (Msub__old_p1_153_Madd_lut<9>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_153_Madd_cy<9> (Msub__old_p1_153_Madd_cy<9>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_153_Madd_xor<10> (_old_p1_153<10>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_154_addsub0000_Madd_lut<10> (Madd_old_p1_154_addsub0000_Madd_lut<10>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_154_addsub0000_Madd_cy<10> (Madd_old_p1_154_addsub0000_Madd_cy<10>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_154_addsub0000_Madd_xor<11> (old_p1_154_addsub0000<11>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_156_Madd_lut<12> (Msub__old_p1_156_Madd_lut<12>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_156_Madd_cy<12> (Msub__old_p1_156_Madd_cy<12>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_156_Madd_xor<13> (_old_p1_156<13>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_157_addsub0000_Madd_lut<13> (Madd_old_p1_157_addsub0000_Madd_lut<13>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_157_addsub0000_Madd_cy<13> (Madd_old_p1_157_addsub0000_Madd_cy<13>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_157_addsub0000_Madd_xor<14> (old_p1_157_addsub0000<14>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_159_Madd_lut<15> (Msub__old_p1_159_Madd_lut<15>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_159_Madd_cy<15> (Msub__old_p1_159_Madd_cy<15>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_159_Madd_xor<16> (_old_p1_159<16>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_160_addsub0000_Madd_lut<16> (Madd_old_p1_160_addsub0000_Madd_lut<16>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_160_addsub0000_Madd_cy<16> (Madd_old_p1_160_addsub0000_Madd_cy<16>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_160_addsub0000_Madd_xor<17> (old_p1_160_addsub0000<17>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_162_Madd_lut<18> (Msub__old_p1_162_Madd_lut<18>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_162_Madd_cy<18> (Msub__old_p1_162_Madd_cy<18>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_162_Madd_xor<19> (_old_p1_162<19>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_163_addsub0000_Madd_lut<19> (Madd_old_p1_163_addsub0000_Madd_lut<19>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_163_addsub0000_Madd_cy<19> (Madd_old_p1_163_addsub0000_Madd_cy<19>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_163_addsub0000_Madd_xor<20> (old_p1_163_addsub0000<20>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_165_Madd_lut<21> (Msub__old_p1_165_Madd_lut<21>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_165_Madd_cy<21> (Msub__old_p1_165_Madd_cy<21>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_165_Madd_xor<22> (_old_p1_165<22>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_166_addsub0000_Madd_lut<22> (Madd_old_p1_166_addsub0000_Madd_lut<22>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_166_addsub0000_Madd_cy<22> (Madd_old_p1_166_addsub0000_Madd_cy<22>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_166_addsub0000_Madd_xor<23> (old_p1_166_addsub0000<23>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_168_Madd_lut<24> (Msub__old_p1_168_Madd_lut<24>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_168_Madd_cy<24> (Msub__old_p1_168_Madd_cy<24>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_168_Madd_xor<25> (_old_p1_168<25>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_169_addsub0000_Madd_lut<25> (Madd_old_p1_169_addsub0000_Madd_lut<25>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_169_addsub0000_Madd_cy<25> (Madd_old_p1_169_addsub0000_Madd_cy<25>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_169_addsub0000_Madd_xor<26> (old_p1_169_addsub0000<26>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_171_Madd_lut<27> (Msub__old_p1_171_Madd_lut<27>)
     MUXCY:S->O            1   0.372   0.000  Msub__old_p1_171_Madd_cy<27> (Msub__old_p1_171_Madd_cy<27>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_171_Madd_xor<28> (_old_p1_171<28>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_172_addsub0000_Madd_lut<28> (Madd_old_p1_172_addsub0000_Madd_lut<28>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_172_addsub0000_Madd_cy<28> (Madd_old_p1_172_addsub0000_Madd_cy<28>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_172_addsub0000_Madd_xor<29> (old_p1_172_addsub0000<29>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_174_Madd_lut<30> (Msub__old_p1_174_Madd_lut<30>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_174_Madd_cy<30> (Msub__old_p1_174_Madd_cy<30>)
     XORCY:CI->O          63   0.357   0.843  Msub__old_p1_174_Madd_xor<31> (_old_p1_174<31>)
     LUT3:I0->O            0   0.094   0.000  _old_p1_175<7>1 (_old_p1_175<7>)
     MUXCY:DI->O           1   0.362   0.000  Msub__old_p1_177_Madd_cy<8> (Msub__old_p1_177_Madd_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<9> (Msub__old_p1_177_Madd_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<10> (Msub__old_p1_177_Madd_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<11> (Msub__old_p1_177_Madd_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<12> (Msub__old_p1_177_Madd_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<13> (Msub__old_p1_177_Madd_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<14> (Msub__old_p1_177_Madd_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<15> (Msub__old_p1_177_Madd_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<16> (Msub__old_p1_177_Madd_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<17> (Msub__old_p1_177_Madd_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<18> (Msub__old_p1_177_Madd_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<19> (Msub__old_p1_177_Madd_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<20> (Msub__old_p1_177_Madd_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<21> (Msub__old_p1_177_Madd_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<22> (Msub__old_p1_177_Madd_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<23> (Msub__old_p1_177_Madd_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<24> (Msub__old_p1_177_Madd_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<25> (Msub__old_p1_177_Madd_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<26> (Msub__old_p1_177_Madd_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  Msub__old_p1_177_Madd_cy<27> (Msub__old_p1_177_Madd_cy<27>)
     XORCY:CI->O           3   0.357   0.491  Msub__old_p1_177_Madd_xor<28> (_old_p1_177<28>)
     LUT2:I1->O            1   0.094   0.000  Madd_old_p1_178_addsub0000_Madd_lut<28> (Madd_old_p1_178_addsub0000_Madd_lut<28>)
     MUXCY:S->O            1   0.372   0.000  Madd_old_p1_178_addsub0000_Madd_cy<28> (Madd_old_p1_178_addsub0000_Madd_cy<28>)
     XORCY:CI->O           2   0.357   0.485  Madd_old_p1_178_addsub0000_Madd_xor<29> (old_p1_178_addsub0000<29>)
     LUT4:I3->O            1   0.094   0.000  Msub__old_p1_180_Madd_lut<30> (Msub__old_p1_180_Madd_lut<30>)
     MUXCY:S->O            0   0.372   0.000  Msub__old_p1_180_Madd_cy<30> (Msub__old_p1_180_Madd_cy<30>)
     XORCY:CI->O           2   0.357   0.341  Msub__old_p1_180_Madd_xor<31> (_old_p1_180<31>)
     INV:I->O              1   0.238   0.000  Madd_Res_addsub0000_lut<0>_INV_0 (Madd_Res_addsub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_Res_addsub0000_cy<0> (Madd_Res_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<1> (Madd_Res_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<2> (Madd_Res_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<3> (Madd_Res_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<4> (Madd_Res_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<5> (Madd_Res_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<6> (Madd_Res_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<7> (Madd_Res_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<8> (Madd_Res_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<9> (Madd_Res_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<10> (Madd_Res_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  Madd_Res_addsub0000_cy<11> (Madd_Res_addsub0000_cy<11>)
     MUXCY:CI->O           0   0.026   0.000  Madd_Res_addsub0000_cy<12> (Madd_Res_addsub0000_cy<12>)
     XORCY:CI->O           1   0.357   0.480  Madd_Res_addsub0000_xor<13> (Res_addsub0000<13>)
     LUT3:I2->O           63   0.094   0.922  Res<13>1 (Res<13>)
     end scope: 'dv1'
     end scope: 'm7'
     begin scope: 'm8'
     begin scope: 'm1'
     LUT4:I0->O            0   0.094   0.000  Mcompar_max_val_cmp_gt0000_lutdi6 (Mcompar_max_val_cmp_gt0000_lutdi6)
     MUXCY:DI->O          14   0.590   0.551  Mcompar_max_val_cmp_gt0000_cy<6> (Mcompar_max_val_cmp_gt0000_cy<6>)
     LUT6:I5->O            1   0.094   0.000  max_val_mux0000<13>1 (max_val_mux0000<13>)
     FDC:D                    -0.018          max_val_13
    ----------------------------------------
    Total                     97.874ns (63.234ns logic, 34.640ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Iclk/clk_400k1'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              1.281ns (Levels of Logic = 2)
  Source:            SPI_MISO (PAD)
  Destination:       Iadc/ADC_A_13 (FF)
  Destination Clock: Iclk/clk_400k1 falling

  Data Path: SPI_MISO to Iadc/ADC_A_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.818   0.463  SPI_MISO_IBUF (SPI_MISO_IBUF)
     begin scope: 'Iadc'
     FDE_1:D                  -0.018          ADC_A_13
    ----------------------------------------
    Total                      1.281ns (0.818ns logic, 0.463ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/dclk1'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              2.233ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       i3/Vout_0 (FF)
  Destination Clock: m0/dclk1 rising

  Data Path: rst to i3/Vout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           478   0.818   0.546  rst_IBUF (rst_IBUF)
     begin scope: 'i3'
     INV:I->O             16   0.238   0.418  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.213          Vout_0
    ----------------------------------------
    Total                      2.233ns (1.269ns logic, 0.964ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm3/dclk1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.162ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       m10/m3/Vin_prev_13 (FF)
  Destination Clock: m3/dclk1 rising

  Data Path: rst to m10/m3/Vin_prev_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           478   0.818   0.546  rst_IBUF (rst_IBUF)
     begin scope: 'm10'
     begin scope: 'm3'
     INV:I->O              3   0.238   0.347  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.213          Vin_prev_13
    ----------------------------------------
    Total                      2.162ns (1.269ns logic, 0.893ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Iclk/clk_400k1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.930ns (Levels of Logic = 3)
  Source:            Iadc/STOP_CLK (FF)
  Destination:       SPI_SCK (PAD)
  Source Clock:      Iclk/clk_400k1 falling

  Data Path: Iadc/STOP_CLK to SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.467   0.581  STOP_CLK (STOP_CLK)
     LUT2:I0->O            1   0.094   0.336  SPI_SCK1 (SPI_SCK)
     end scope: 'Iadc'
     OBUF:I->O                 2.452          SPI_SCK_OBUF (SPI_SCK)
    ----------------------------------------
    Total                      3.930ns (3.013ns logic, 0.917ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 67.06 secs
 
--> 

Total memory usage is 654440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  164 (   0 filtered)
Number of infos    :    5 (   0 filtered)

