
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.77

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.70 source latency registers[11][16]$_SDFFCE_PN0P_/CLK ^
  -0.73 target latency read_data1[16]$_SDFFCE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_addr[4] (input port clocked by core_clock)
Endpoint: registers[19][9]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v write_addr[4] (in)
                                         write_addr[4] (net)
                  0.00    0.00    0.20 v input10/A (sky130_fd_sc_hd__buf_6)
     8    0.09    0.08    0.15    0.35 v input10/X (sky130_fd_sc_hd__buf_6)
                                         net10 (net)
                  0.09    0.01    0.36 v _4297_/A (sky130_fd_sc_hd__nand2_8)
     8    0.08    0.14    0.15    0.51 ^ _4297_/Y (sky130_fd_sc_hd__nand2_8)
                                         _1140_ (net)
                  0.14    0.00    0.51 ^ _3415_/B (sky130_fd_sc_hd__nor2_4)
     5    0.03    0.06    0.08    0.59 v _3415_/Y (sky130_fd_sc_hd__nor2_4)
                                         _2415_ (net)
                  0.06    0.00    0.59 v _3481_/B (sky130_fd_sc_hd__and2_0)
     1    0.00    0.04    0.15    0.74 v _3481_/X (sky130_fd_sc_hd__and2_0)
                                         _0449_ (net)
                  0.04    0.00    0.74 v registers[19][9]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.18    0.19    0.22    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    0.23 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.19    0.20    0.29    0.52 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.20    0.01    0.53 ^ clkbuf_leaf_64_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.06    0.19    0.72 ^ clkbuf_leaf_64_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_64_clk (net)
                  0.06    0.00    0.72 ^ registers[19][9]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.72   clock reconvergence pessimism
                         -0.17    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.17    0.18    0.38 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.17    0.00    0.38 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.21    0.25    0.63 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.21    0.00    0.63 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.11    0.49    0.42    1.05 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.49    0.01    1.06 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.14    0.11    0.36    1.43 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.11    0.00    1.43 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.22    1.42    1.11    2.54 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.42    0.03    2.57 ^ registers[19][6]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.57   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.06    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.18    0.19    0.22    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.01    5.23 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.19    0.20    0.29    5.53 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.20    0.00    5.53 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.72 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00    5.73 ^ registers[19][6]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.73   clock reconvergence pessimism
                         -0.39    5.34   library setup time
                                  5.34   data required time
-----------------------------------------------------------------------------
                                  5.34   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][6]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.17    0.18    0.38 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.17    0.00    0.38 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.21    0.25    0.63 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.21    0.00    0.63 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.11    0.49    0.42    1.05 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.49    0.01    1.06 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.14    0.11    0.36    1.43 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.11    0.00    1.43 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.22    1.42    1.11    2.54 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.42    0.03    2.57 ^ registers[19][6]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.57   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.06    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.18    0.19    0.22    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.01    5.23 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.19    0.20    0.29    5.53 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.20    0.00    5.53 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.72 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00    5.73 ^ registers[19][6]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.73   clock reconvergence pessimism
                         -0.39    5.34   library setup time
                                  5.34   data required time
-----------------------------------------------------------------------------
                                  5.34   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_4319_/Y                                1.49    1.55   -0.05 (VIOLATED)
registers[30][6]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][4]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][31]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][30]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][2]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][3]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][28]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][5]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][29]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][27]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][7]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][8]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][26]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][25]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][24]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][9]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][23]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][22]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][11]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][13]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][16]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][18]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][15]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][20]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][14]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][21]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][0]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][12]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][17]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][19]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)
registers[30][1]$_SDFFCE_PN0P_/DE       1.50    1.55   -0.05 (VIOLATED)
registers[30][10]$_SDFFCE_PN0P_/DE      1.50    1.55   -0.05 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_4319_/Y                                0.22    0.24   -0.01 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-0.05343570187687874

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0358

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-0.011891962960362434

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0530

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 33

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[13][20]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[20]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.53 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.72 ^ clkbuf_leaf_2_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.72 ^ registers[13][20]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.41    1.14 v registers[13][20]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.57    1.70 v _4619_/X (sky130_fd_sc_hd__mux4_1)
   0.23    1.93 ^ _4622_/Y (sky130_fd_sc_hd__mux2i_4)
   0.32    2.25 ^ _4624_/X (sky130_fd_sc_hd__a221o_2)
   0.11    2.36 v _4625_/Y (sky130_fd_sc_hd__a31oi_2)
   0.00    2.36 v read_data1[20]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           2.36   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    5.52 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    5.72 ^ clkbuf_leaf_69_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.72 ^ read_data1[20]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.72   clock reconvergence pessimism
  -0.29    5.44   library setup time
           5.44   data required time
---------------------------------------------------------
           5.44   data required time
          -2.36   data arrival time
---------------------------------------------------------
           3.07   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: registers[21][15]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[15]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.53 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.73 ^ clkbuf_leaf_82_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.73 ^ registers[21][15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.33    1.06 ^ registers[21][15]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.22    1.28 ^ _5129_/X (sky130_fd_sc_hd__mux4_1)
   0.08    1.36 v _2567_/Y (sky130_fd_sc_hd__o21ai_0)
   0.17    1.53 ^ _2579_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.53 ^ read_data2[15]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           1.53   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.53 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.73 ^ clkbuf_leaf_78_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.73 ^ read_data2[15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.73   clock reconvergence pessimism
  -0.12    0.61   library hold time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -1.53   data arrival time
---------------------------------------------------------
           0.92   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7253

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.7208

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5670

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.7687

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
107.857421

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-02   2.48e-04   1.04e-08   1.08e-02  47.6%
Combinational          1.26e-03   1.82e-03   1.29e-08   3.09e-03  13.6%
Clock                  5.15e-03   3.63e-03   1.88e-09   8.78e-03  38.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-02   5.71e-03   2.52e-08   2.27e-02 100.0%
                          74.8%      25.2%       0.0%
