--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit_nexys3.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn_down
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_left    |    7.343(R)|      SLOW  |   -2.341(R)|      FAST  |btn_down_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_enter   |    6.119(R)|      SLOW  |   -0.190(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
btn_up      |   10.955(R)|      SLOW  |    0.159(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
switch<0>   |    8.635(R)|      SLOW  |   -1.482(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<1>   |    8.796(R)|      SLOW  |   -1.597(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<2>   |    8.324(R)|      SLOW  |   -1.566(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<3>   |    8.657(R)|      SLOW  |   -2.064(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<4>   |    9.471(R)|      SLOW  |   -1.927(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<5>   |    8.816(R)|      SLOW  |   -1.621(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<6>   |    8.260(R)|      SLOW  |   -1.971(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
switch<7>   |    8.779(R)|      SLOW  |   -1.942(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        10.828(R)|      SLOW  |         6.229(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<1>      |        10.942(R)|      SLOW  |         6.307(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<2>      |        10.572(R)|      SLOW  |         6.064(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<3>      |        10.360(R)|      SLOW  |         5.957(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<4>      |        10.011(R)|      SLOW  |         5.678(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<5>      |        10.148(R)|      SLOW  |         5.799(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<6>      |        10.038(R)|      SLOW  |         5.706(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
led<7>      |        10.230(R)|      SLOW  |         5.841(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock btn_down
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn_down       |    5.574|         |         |         |
clk_100mhz     |    1.751|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn_down       |   12.497|         |         |         |
clk_100mhz     |    6.793|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 07 13:34:55 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



