library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX is
    port(Input : in STD_LOGIC_VECTOR(0 to 7);
         SelectAddress : in STD_LOGIC_VECTOR(0 to 3);
         Output : out STD_LOGIC_VECTOR(0 to 7));
end MUX;

architecture Behavioral of MUX is

begin


end Behavioral;
