
module mod_counter(clk,reset,count);
input clk,reset;
output reg[3:0]count;
always@(posedge clk or posedge reset)
begin 
if(reset)
begin 
count<=4'b0000;
end 
else if(count == 4'b1011)
begin
count<=4'b0000;
end
else 
begin 
count<=count+1;
end 
end

endmodule
