<stg><name>lab7_z1</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %store_ln8 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln8 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln8 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:2 %b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:4 %c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:5 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..0:11 %store_ln8 = store i8 %add_ln8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:5 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..0:6 %temp_mult = mul i32 %c_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..0:6 %temp_mult = mul i32 %c_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint..0:6 %temp_mult = mul i32 %c_load, i32 %b_load

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..0:7 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i32 %temp_mult, i64 12, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..0:8 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:9 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
fpga_resource_hint..0:10 %store_ln11 = store i32 %temp_mult, i7 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..0:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="empty_2" to="spectopmodule_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="a" to="specinterface_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="64" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="68" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="69" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="70" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="75" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="76" from="empty_1" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="a" to="specbitsmap_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="81" from="b" to="specinterface_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="85" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="98" from="b" to="specbitsmap_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="100" from="c" to="specinterface_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="104" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="114" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="115" from="empty_1" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="117" from="c" to="specbitsmap_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln8" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="i" to="store_ln8" fromId="6" toId="14">
</dataflow>
<dataflow id="121" from="i" to="i_1" fromId="6" toId="16">
</dataflow>
<dataflow id="122" from="i_1" to="zext_ln8" fromId="16" toId="17">
</dataflow>
<dataflow id="123" from="i_1" to="icmp_ln8" fromId="16" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln8" fromId="124" toId="18">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_128" to="empty" fromId="128" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_128" to="empty" fromId="128" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_128" to="empty" fromId="128" toId="19">
</dataflow>
<dataflow id="132" from="i_1" to="add_ln8" fromId="16" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln8" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="icmp_ln8" to="br_ln8" fromId="18" toId="21">
</dataflow>
<dataflow id="136" from="b" to="b_addr" fromId="47" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_137" to="b_addr" fromId="137" toId="22">
</dataflow>
<dataflow id="139" from="zext_ln8" to="b_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="140" from="b_addr" to="b_load" fromId="22" toId="23">
</dataflow>
<dataflow id="141" from="c" to="c_addr" fromId="48" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_137" to="c_addr" fromId="137" toId="24">
</dataflow>
<dataflow id="143" from="zext_ln8" to="c_addr" fromId="17" toId="24">
</dataflow>
<dataflow id="144" from="c_addr" to="c_load" fromId="24" toId="25">
</dataflow>
<dataflow id="145" from="add_ln8" to="store_ln8" fromId="20" toId="26">
</dataflow>
<dataflow id="146" from="i" to="store_ln8" fromId="6" toId="26">
</dataflow>
<dataflow id="147" from="b_addr" to="b_load" fromId="22" toId="28">
</dataflow>
<dataflow id="148" from="c_addr" to="c_load" fromId="24" toId="29">
</dataflow>
<dataflow id="149" from="c_load" to="temp_mult" fromId="29" toId="30">
</dataflow>
<dataflow id="150" from="b_load" to="temp_mult" fromId="28" toId="30">
</dataflow>
<dataflow id="151" from="c_load" to="temp_mult" fromId="29" toId="31">
</dataflow>
<dataflow id="152" from="b_load" to="temp_mult" fromId="28" toId="31">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="153" toId="32">
</dataflow>
<dataflow id="156" from="empty_3" to="specloopname_ln8" fromId="155" toId="32">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="157" toId="33">
</dataflow>
<dataflow id="160" from="empty" to="rbegin" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="c_load" to="temp_mult" fromId="29" toId="34">
</dataflow>
<dataflow id="162" from="b_load" to="temp_mult" fromId="28" toId="34">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="163" toId="35">
</dataflow>
<dataflow id="165" from="temp_mult" to="specfucore_ln6" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_166" to="specfucore_ln6" fromId="166" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specfucore_ln6" fromId="168" toId="35">
</dataflow>
<dataflow id="171" from="StgValue_170" to="specfucore_ln6" fromId="170" toId="35">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="172" toId="36">
</dataflow>
<dataflow id="174" from="empty" to="rend" fromId="159" toId="36">
</dataflow>
<dataflow id="175" from="rbegin" to="rend" fromId="33" toId="36">
</dataflow>
<dataflow id="176" from="a" to="a_addr" fromId="46" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_137" to="a_addr" fromId="137" toId="37">
</dataflow>
<dataflow id="178" from="zext_ln8" to="a_addr" fromId="17" toId="37">
</dataflow>
<dataflow id="179" from="temp_mult" to="store_ln11" fromId="34" toId="38">
</dataflow>
<dataflow id="180" from="a_addr" to="store_ln11" fromId="37" toId="38">
</dataflow>
<dataflow id="181" from="icmp_ln8" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
