<profile>

<section name = "Vivado HLS Report for 'RC_RECEIVER'" level="0">
<item name = "Date">Sun May 19 18:22:12 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">RC_Receiver</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Target initiation interval">4294967295</item>
<item name = "Estimated clock period (ns)">5.576</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, 24, 25, 25, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 78</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">10, -, 256, 260</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 476</column>
<column name="Register">-, -, 82, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="RC_RECEIVER_CTRL_s_axi_U">RC_RECEIVER_CTRL_s_axi, 0, 0, 36, 40</column>
<column name="RC_RECEIVER_DATA_s_axi_U">RC_RECEIVER_DATA_s_axi, 2, 0, 110, 110</column>
<column name="RC_RECEIVER_TEST_s_axi_U">RC_RECEIVER_TEST_s_axi, 8, 0, 110, 110</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_4_fu_709_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_6_fu_686_p2">+, 0, 0, 15, 8, 1</column>
<column name="or_cond_fu_677_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_fu_672_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_5_fu_662_p2">icmp, 0, 0, 11, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SBUS_data_address0">113, 24, 5, 120</column>
<column name="ap_NS_fsm">121, 26, 1, 26</column>
<column name="norm_out_address0">121, 26, 12, 312</column>
<column name="norm_out_d0">121, 26, 32, 832</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SBUS_data_load_21_reg_837">8, 0, 8, 0</column>
<column name="SBUS_data_load_reg_726">8, 0, 8, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="errors">8, 0, 8, 0</column>
<column name="lost">32, 0, 32, 0</column>
<column name="tmp_5_reg_847">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_AWADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_ARADDR">in, 4, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, return void</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, return void</column>
<column name="s_axi_DATA_AWVALID">in, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_AWREADY">out, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_AWADDR">in, 6, s_axi, DATA, array</column>
<column name="s_axi_DATA_WVALID">in, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_WREADY">out, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_WDATA">in, 32, s_axi, DATA, array</column>
<column name="s_axi_DATA_WSTRB">in, 4, s_axi, DATA, array</column>
<column name="s_axi_DATA_ARVALID">in, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_ARREADY">out, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_ARADDR">in, 6, s_axi, DATA, array</column>
<column name="s_axi_DATA_RVALID">out, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_RREADY">in, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_RDATA">out, 32, s_axi, DATA, array</column>
<column name="s_axi_DATA_RRESP">out, 2, s_axi, DATA, array</column>
<column name="s_axi_DATA_BVALID">out, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_BREADY">in, 1, s_axi, DATA, array</column>
<column name="s_axi_DATA_BRESP">out, 2, s_axi, DATA, array</column>
<column name="s_axi_TEST_AWVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_AWADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_WVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_WDATA">in, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_WSTRB">in, 4, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARVALID">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARREADY">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_ARADDR">in, 15, s_axi, TEST, array</column>
<column name="s_axi_TEST_RVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_RDATA">out, 32, s_axi, TEST, array</column>
<column name="s_axi_TEST_RRESP">out, 2, s_axi, TEST, array</column>
<column name="s_axi_TEST_BVALID">out, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BREADY">in, 1, s_axi, TEST, array</column>
<column name="s_axi_TEST_BRESP">out, 2, s_axi, TEST, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, RC_RECEIVER, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, RC_RECEIVER, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, RC_RECEIVER, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.58</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'SBUS_data_load', RC_Receiver/RC_Receiver.cpp:30">load, 2.32, 2.32, -, -, -, -, -, -, &apos;SBUS_data&apos;, -, -, -, -</column>
<column name="'tmp_3', RC_Receiver/RC_Receiver.cpp:33">zext, 0.00, 2.32, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="RC_Receiver/RC_Receiver.cpp:33">store, 3.25, 5.58, &apos;tmp_3&apos;, RC_Receiver/RC_Receiver.cpp:33, -, -, -, -, -, &apos;norm_out&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
