# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../capture-test.srcs/sources_1/new/axis_mux_v_1_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/sim/ebaz4205_proc_sys_reset_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_0/sim/ebaz4205_axi_gpio_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_0/sim/ebaz4205_dds_compiler_0_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/sim/ebaz4205_axi_gpio_1_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/sim/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/dp_ram_1r_1w_2clk.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/axis_capture_logic.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ipshared/2c69/axis_capture.vhd" \
"../../../../capture-test.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/sim/ebaz4205_axis_capture_0_4.vhd" \

# Do not sort compile order
nosort
