


INPUT FPGA_CLK_50;

/*Arc definitions start here*/

ENDMODEL
