
*** Running vivado
    with args -log design_1_sobel_sw_new_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sobel_sw_new_2_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sobel_sw_new_2_0.tcl -notrace
Command: synth_design -top design_1_sobel_sw_new_2_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28927 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1179.125 ; gain = 74.996 ; free physical = 23445 ; free virtual = 28439
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sobel_sw_new_2_0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ip/design_1_sobel_sw_new_2_0/synth/design_1_sobel_sw_new_2_0.v:58]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:12]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 27'b100000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INPUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:300]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_CTRL_BUS_s_axi' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_INPUT_R_R_DATA_0 bound to: 5'b10000 
	Parameter ADDR_INPUT_R_R_CTRL bound to: 5'b10100 
	Parameter ADDR_OUTPUT_R_R_DATA_0 bound to: 5'b11000 
	Parameter ADDR_OUTPUT_R_R_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:203]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:233]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:308]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_CTRL_BUS_s_axi' (1#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_throttl' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_throttl' (2#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_write' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo' (3#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_decoder' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:671]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_decoder' (4#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:671]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_reg_slice' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_reg_slice' (5#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0' (5#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_buffer' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_buffer' (6#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1' (6#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized2' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_fifo__parameterized2' (6#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2367]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_sw_new_INPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_sw_new_INPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_sw_new_INPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_write' (7#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_read' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0' (7#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:293]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0' (7#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:293]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_sw_new_INPUT_r_m_axi_read does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi_read' (8#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_INPUT_r_m_axi' (9#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_throttl' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_throttl' (10#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_write' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo' (11#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_decoder' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:671]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_decoder' (12#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:671]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_reg_slice' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_reg_slice' (13#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0' (13#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_buffer' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_buffer' (14#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1' (14#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2' (14#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2367]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2358]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:2367]
WARNING: [Synth 8-3848] Net AWREGION in module/entity sobel_sw_new_OUTPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity sobel_sw_new_OUTPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity sobel_sw_new_OUTPUT_r_m_axi_write does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_write' (15#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_read' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0' (15#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:293]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0' (15#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:293]
WARNING: [Synth 8-3848] Net ARREGION in module/entity sobel_sw_new_OUTPUT_r_m_axi_read does not have driver. [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi_read' (16#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_OUTPUT_r_m_axi' (17#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_smalbkb' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_smalbkb.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3072 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_sw_new_smalbkb_ram' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_smalbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3072 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_smalbkb.v:27]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_smalbkb_ram' (18#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_smalbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new_smalbkb' (19#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_smalbkb.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2168]
WARNING: [Synth 8-6014] Unused sequential element INPUT_r_blk_n_AR_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1357]
WARNING: [Synth 8-6014] Unused sequential element INPUT_r_blk_n_R_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1365]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_r_blk_n_AW_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1425]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_r_blk_n_B_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1433]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_r_blk_n_W_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1441]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1497]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1505]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1513]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1521]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_pp0_stage0_iter1_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1911]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state25_pp2_stage0_iter1_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1923]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state42_pp3_stage2_iter3_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1965]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:640]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1851]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp2_stage0_flag00011011_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1867]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_stage0_flag00011011_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1879]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_stage1_flag00011011_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1891]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_stage2_flag00011011_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1901]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp2_iter1_tmp_9_reg_976_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1184]
WARNING: [Synth 8-6014] Unused sequential element posx_assign_cast1_reg_1000_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1242]
WARNING: [Synth 8-6014] Unused sequential element posx_assign_cast_reg_985_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1248]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_976_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:1307]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_976_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2171]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp2_iter1_tmp_9_reg_976_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2152]
WARNING: [Synth 8-6014] Unused sequential element posx_assign_cast_reg_985_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2126]
WARNING: [Synth 8-6014] Unused sequential element posx_assign_cast1_reg_1000_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2138]
INFO: [Synth 8-256] done synthesizing module 'sobel_sw_new' (20#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_sobel_sw_new_2_0' (21#1) [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ip/design_1_sobel_sw_new_2_0/synth/design_1_sobel_sw_new_2_0.v:58]
WARNING: [Synth 8-3331] design sobel_sw_new_smalbkb has unconnected port reset
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_OUTPUT_r_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design sobel_sw_new_INPUT_r_m_axi has unconnected port I_AWREGION[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.633 ; gain = 139.504 ; free physical = 23392 ; free virtual = 28406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.633 ; gain = 139.504 ; free physical = 23381 ; free virtual = 28397
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ip/design_1_sobel_sw_new_2_0/constraints/sobel_sw_new_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ip/design_1_sobel_sw_new_2_0/constraints/sobel_sw_new_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.runs/design_1_sobel_sw_new_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.runs/design_1_sobel_sw_new_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1617.852 ; gain = 1.000 ; free physical = 22160 ; free virtual = 27158
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.855 ; gain = 513.727 ; free physical = 22728 ; free virtual = 27738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.855 ; gain = 513.727 ; free physical = 22724 ; free virtual = 27734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.runs/design_1_sobel_sw_new_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1617.855 ; gain = 513.727 ; free physical = 22738 ; free virtual = 27748
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_sw_new_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_CTRL_BUS_s_axi.v:117]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:587]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:2316]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1343]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_INPUT_r_m_axi.v:1026]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:498]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new_OUTPUT_r_m_axi.v:589]
INFO: [Synth 8-4471] merging register 'ap_reg_pp2_iter1_tmp_9_reg_976_reg[11:11]' into 'tmp_9_reg_976_reg[11:11]' [/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/ipshared/dffe/hdl/verilog/sobel_sw_new.v:2152]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_390_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_424_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_512_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_826_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_390_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_424_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_512_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_826_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_r_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_sw_new_CTRL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1617.855 ; gain = 513.727 ; free physical = 22659 ; free virtual = 27657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 19    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 12    
	               35 Bit    Registers := 6     
	               32 Bit    Registers := 36    
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 34    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 143   
+---RAMs : 
	              24K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     27 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 11    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 59    
	   5 Input      2 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 168   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sobel_sw_new_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_sw_new_INPUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_sw_new_INPUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_sw_new_INPUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_INPUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module sobel_sw_new_OUTPUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel_sw_new_OUTPUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module sobel_sw_new_OUTPUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sobel_sw_new_OUTPUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module sobel_sw_new_smalbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module sobel_sw_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 5     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_390_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_424_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_512_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3971] The signal small_input_U/sobel_sw_new_smalbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/sobel_sw_new_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_sw_new_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/posx_assign_cast1_reg_1000_reg[10]' (FD) to 'inst/posx_assign_cast_reg_985_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/posx_assign_cast1_reg_1000_reg[11]' (FD) to 'inst/posx_assign_cast_reg_985_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_writei_2_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/sobel_sw_new_INPUT_r_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[1]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[0]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module sobel_sw_new_INPUT_r_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1617.859 ; gain = 513.730 ; free physical = 22458 ; free virtual = 27457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|sobel_sw_new_OUTPUT_r_m_axi_buffer:                | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|sobel_sw_new_smalbkb_ram:                          | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1617.859 ; gain = 513.730 ; free physical = 22014 ; free virtual = 27013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal small_input_U/sobel_sw_new_smalbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1661.867 ; gain = 557.738 ; free physical = 21830 ; free virtual = 26830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/sobel_sw_new_INPUT_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/small_input_U/sobel_sw_new_smalbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/small_input_U/sobel_sw_new_smalbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21844 ; free virtual = 26843
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21838 ; free virtual = 26837
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21838 ; free virtual = 26837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21936 ; free virtual = 26935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21944 ; free virtual = 26943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21960 ; free virtual = 26959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21960 ; free virtual = 26959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   116|
|2     |LUT1       |   141|
|3     |LUT2       |   263|
|4     |LUT3       |   414|
|5     |LUT4       |   182|
|6     |LUT5       |   254|
|7     |LUT6       |   447|
|8     |RAMB18E1   |     1|
|9     |RAMB18E1_1 |     1|
|10    |RAMB36E1   |     1|
|11    |SRL16E     |    85|
|12    |FDRE       |  1649|
|13    |FDSE       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------------------------------+------+
|      |Instance                          |Module                                                |Cells |
+------+----------------------------------+------------------------------------------------------+------+
|1     |top                               |                                                      |  3566|
|2     |  inst                            |sobel_sw_new                                          |  3566|
|3     |    small_input_U                 |sobel_sw_new_smalbkb                                  |   254|
|4     |      sobel_sw_new_smalbkb_ram_U  |sobel_sw_new_smalbkb_ram                              |   254|
|5     |    sobel_sw_new_CTRL_BUS_s_axi_U |sobel_sw_new_CTRL_BUS_s_axi                           |   251|
|6     |    sobel_sw_new_INPUT_r_m_axi_U  |sobel_sw_new_INPUT_r_m_axi                            |  1112|
|7     |      bus_read                    |sobel_sw_new_INPUT_r_m_axi_read                       |  1112|
|8     |        buff_rdata                |sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0     |   226|
|9     |        \bus_wide_gen.fifo_burst  |sobel_sw_new_INPUT_r_m_axi_fifo                       |    97|
|10    |        fifo_rctl                 |sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1       |    19|
|11    |        fifo_rreq                 |sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0       |   123|
|12    |        rs_rdata                  |sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0  |    55|
|13    |        rs_rreq                   |sobel_sw_new_INPUT_r_m_axi_reg_slice                  |   146|
|14    |    sobel_sw_new_OUTPUT_r_m_axi_U |sobel_sw_new_OUTPUT_r_m_axi                           |  1062|
|15    |      bus_read                    |sobel_sw_new_OUTPUT_r_m_axi_read                      |    43|
|16    |        buff_rdata                |sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0    |    30|
|17    |        rs_rdata                  |sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0 |     8|
|18    |      bus_write                   |sobel_sw_new_OUTPUT_r_m_axi_write                     |   995|
|19    |        buff_wdata                |sobel_sw_new_OUTPUT_r_m_axi_buffer                    |   118|
|20    |        \bus_wide_gen.fifo_burst  |sobel_sw_new_OUTPUT_r_m_axi_fifo                      |   102|
|21    |        fifo_resp                 |sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1      |    28|
|22    |        fifo_resp_to_user         |sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2      |    26|
|23    |        fifo_wreq                 |sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0      |   115|
|24    |        rs_wreq                   |sobel_sw_new_OUTPUT_r_m_axi_reg_slice                 |   148|
|25    |      wreq_throttl                |sobel_sw_new_OUTPUT_r_m_axi_throttl                   |    24|
+------+----------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1677.883 ; gain = 573.754 ; free physical = 21965 ; free virtual = 26964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1384 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1677.883 ; gain = 199.531 ; free physical = 22012 ; free virtual = 27011
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1677.891 ; gain = 573.754 ; free physical = 22010 ; free virtual = 27009
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

331 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1677.891 ; gain = 586.344 ; free physical = 22042 ; free virtual = 27045
INFO: [Common 17-1381] The checkpoint '/home/inf2015/dchristodoulou/CE435/vivado_lab5/vivado_lab5.runs/design_1_sobel_sw_new_2_0_synth_1/design_1_sobel_sw_new_2_0.dcp' has been generated.
