simSeconds 0.054112367084
simTicks 54112451790.91149
finalTick 134297986450646.7
simFreq 1000000000000.0
hostSeconds 141.82054137
hostTickRate 381255013.09762204
hostMemory 52601022.27438801
simInsts 110000018.961668
simOps 115942083.713246
hostInstRate 776745.072944
hostOpRate 818427.609134
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 746737.8015659999
system.l2.demandHits::switch_cpus.data 472273.79668399994
system.l2.demandHits::total 1219011.5982499998
system.l2.overallHits::switch_cpus.inst 746737.8015659999
system.l2.overallHits::switch_cpus.data 472273.79668399994
system.l2.overallHits::total 1219011.5982499998
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 755.475106
system.l2.demandMisses::switch_cpus.data 71511.383804
system.l2.demandMisses::total 72266.85891
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 755.475106
system.l2.overallMisses::switch_cpus.data 71511.383804
system.l2.overallMisses::total 72266.85891
system.l2.demandMissLatency::switch_cpus.inst 61217620.092
system.l2.demandMissLatency::switch_cpus.data 5887121583.879501
system.l2.demandMissLatency::total 5948339203.971499
system.l2.overallMissLatency::switch_cpus.inst 61217620.092
system.l2.overallMissLatency::switch_cpus.data 5887121583.879501
system.l2.overallMissLatency::total 5948339203.971499
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 747493.2766719998
system.l2.demandAccesses::switch_cpus.data 543785.1804879999
system.l2.demandAccesses::total 1291278.45716
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 747493.2766719998
system.l2.overallAccesses::switch_cpus.data 543785.1804879999
system.l2.overallAccesses::total 1291278.45716
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.001216797487
system.l2.demandMissRate::switch_cpus.data 0.134052583164
system.l2.demandMissRate::total 0.059849881305000005
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.001216797487
system.l2.overallMissRate::switch_cpus.data 0.134052583164
system.l2.overallMissRate::total 0.059849881305000005
system.l2.demandAvgMissLatency::switch_cpus.inst 79035.00177006918
system.l2.demandAvgMissLatency::switch_cpus.data 81589.32957391562
system.l2.demandAvgMissLatency::total 81567.88805609057
system.l2.overallAvgMissLatency::switch_cpus.inst 79035.00177006918
system.l2.overallAvgMissLatency::switch_cpus.data 81589.32957391562
system.l2.overallAvgMissLatency::total 81567.88805609057
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 755.475106
system.l2.demandMshrMisses::switch_cpus.data 71511.383804
system.l2.demandMshrMisses::total 72266.85891
system.l2.overallMshrMisses::switch_cpus.inst 755.475106
system.l2.overallMshrMisses::switch_cpus.data 71511.383804
system.l2.overallMshrMisses::total 72266.85891
system.l2.demandMshrMissLatency::switch_cpus.inst 53662854.48116
system.l2.demandMshrMissLatency::switch_cpus.data 5172007745.839499
system.l2.demandMshrMissLatency::total 5225670600.32066
system.l2.overallMshrMissLatency::switch_cpus.inst 53662854.48116
system.l2.overallMshrMissLatency::switch_cpus.data 5172007745.839499
system.l2.overallMshrMissLatency::total 5225670600.32066
system.l2.demandMshrMissRate::switch_cpus.inst 0.001216797487
system.l2.demandMshrMissRate::switch_cpus.data 0.134052583164
system.l2.demandMshrMissRate::total 0.059849881305000005
system.l2.overallMshrMissRate::switch_cpus.inst 0.001216797487
system.l2.overallMshrMissRate::switch_cpus.data 0.134052583164
system.l2.overallMshrMissRate::total 0.059849881305000005
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 69034.98617430974
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71589.32957391563
system.l2.demandAvgMshrMissLatency::total 71567.88798762292
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 69034.98617430974
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71589.32957391563
system.l2.overallAvgMshrMissLatency::total 71567.88798762292
system.l2.replacements 49894.674063
system.l2.ReadCleanReq.hits::switch_cpus.inst 746737.8015659999
system.l2.ReadCleanReq.hits::total 746737.8015659999
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 755.475106
system.l2.ReadCleanReq.misses::total 755.475106
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61217620.092
system.l2.ReadCleanReq.missLatency::total 61217620.092
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 747493.2766719998
system.l2.ReadCleanReq.accesses::total 747493.2766719998
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.001216797487
system.l2.ReadCleanReq.missRate::total 0.001216797487
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 79035.00177006918
system.l2.ReadCleanReq.avgMissLatency::total 79035.00177006918
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 755.475106
system.l2.ReadCleanReq.mshrMisses::total 755.475106
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53662854.48116
system.l2.ReadCleanReq.mshrMissLatency::total 53662854.48116
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.001216797487
system.l2.ReadCleanReq.mshrMissRate::total 0.001216797487
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 69034.98617430974
system.l2.ReadCleanReq.avgMshrMissLatency::total 69034.98617430974
system.l2.ReadExReq.hits::switch_cpus.data 92559.69376600001
system.l2.ReadExReq.hits::total 92559.69376600001
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18695.556473
system.l2.ReadExReq.misses::total 18695.556473
system.l2.ReadExReq.missLatency::switch_cpus.data 1535749343.284
system.l2.ReadExReq.missLatency::total 1535749343.284
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111255.250239
system.l2.ReadExReq.accesses::total 111255.250239
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.16183543556499996
system.l2.ReadExReq.missRate::total 0.16183543556499996
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81251.39600246299
system.l2.ReadExReq.avgMissLatency::total 81251.39600246299
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18695.556473
system.l2.ReadExReq.mshrMisses::total 18695.556473
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1348793778.554
system.l2.ReadExReq.mshrMissLatency::total 1348793778.554
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16183543556499996
system.l2.ReadExReq.mshrMissRate::total 0.16183543556499996
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71251.39600246298
system.l2.ReadExReq.avgMshrMissLatency::total 71251.39600246298
system.l2.ReadSharedReq.hits::switch_cpus.data 379714.10291799996
system.l2.ReadSharedReq.hits::total 379714.10291799996
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52815.827331000015
system.l2.ReadSharedReq.misses::total 52815.827331000015
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4351372240.5955
system.l2.ReadSharedReq.missLatency::total 4351372240.5955
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432529.930249
system.l2.ReadSharedReq.accesses::total 432529.930249
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.125801232164
system.l2.ReadSharedReq.missRate::total 0.125801232164
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81881.39205525687
system.l2.ReadSharedReq.avgMissLatency::total 81881.39205525687
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52815.827331000015
system.l2.ReadSharedReq.mshrMisses::total 52815.827331000015
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3823213967.2855005
system.l2.ReadSharedReq.mshrMissLatency::total 3823213967.2855005
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.125801232164
system.l2.ReadSharedReq.mshrMissRate::total 0.125801232164
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71881.39205525686
system.l2.ReadSharedReq.avgMshrMissLatency::total 71881.39205525686
system.l2.WritebackClean.hits::writebacks 747464.8517119997
system.l2.WritebackClean.hits::total 747464.8517119997
system.l2.WritebackClean.accesses::writebacks 747464.8517119997
system.l2.WritebackClean.accesses::total 747464.8517119997
system.l2.WritebackDirty.hits::writebacks 173340.94208400004
system.l2.WritebackDirty.hits::total 173340.94208400004
system.l2.WritebackDirty.accesses::writebacks 173340.94208400004
system.l2.WritebackDirty.accesses::total 173340.94208400004
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.l2.tags.tagsInUse 26651.404892116898
system.l2.tags.totalRefs 2836314.554682
system.l2.tags.sampledRefs 82340.54804499999
system.l2.tags.avgRefs 44.73499227868099
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.9036449257030004
system.l2.tags.occupancies::cpu.data 2.4470164878160006
system.l2.tags.occupancies::switch_cpus.inst 1804.8292643424602
system.l2.tags.occupancies::switch_cpus.data 24748.55853618239
system.l2.tags.avgOccs::cpu.inst 5.8213679000000004e-05
system.l2.tags.avgOccs::cpu.data 7.4739688e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05507904950500001
system.l2.tags.avgOccs::switch_cpus.data 0.7552661647480001
system.l2.tags.avgOccs::total 0.8133364616819999
system.l2.tags.occupanciesTaskId::1024 32400.505532
system.l2.tags.ageTaskId_1024::0 12.922481
system.l2.tags.ageTaskId_1024::1 79.85770999999998
system.l2.tags.ageTaskId_1024::2 1183.3754629999999
system.l2.tags.ageTaskId_1024::3 8780.075373000001
system.l2.tags.ratioOccsTaskId::1024 0.9887850214099999
system.l2.tags.tagAccesses 20738837.527244996
system.l2.tags.dataAccesses 20738837.527244996
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 755.475106
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71504.92296099999
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.017963122167650496
system.mem_ctrls.numReadWriteTurnArounds 837.2278120000001
system.mem_ctrls.numWriteReadTurnArounds 837.2278120000001
system.mem_ctrls.numStayReadState 168953.95370100002
system.mem_ctrls.numStayWriteState 13115.459851000001
system.mem_ctrls.readReqs 72266.85891
system.mem_ctrls.writeReqs 13954.53223
system.mem_ctrls.readBursts 72266.85891
system.mem_ctrls.writeBursts 13954.53223
system.mem_ctrls.servicedByWrQ 6.460842999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.37844014
system.mem_ctrls.avgWrQLen 19.24530038
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72266.85891
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13954.53223
system.mem_ctrls.rdQLenPdf::0 44517.49871
system.mem_ctrls.rdQLenPdf::1 17513.951777
system.mem_ctrls.rdQLenPdf::2 6249.028864999999
system.mem_ctrls.rdQLenPdf::3 3973.549838
system.mem_ctrls.rdQLenPdf::4 6.1545619999999985
system.mem_ctrls.rdQLenPdf::5 0.214315
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 188.39869000000002
system.mem_ctrls.wrQLenPdf::16 191.79000700000003
system.mem_ctrls.wrQLenPdf::17 592.879996
system.mem_ctrls.wrQLenPdf::18 758.0522550000001
system.mem_ctrls.wrQLenPdf::19 822.3144319999999
system.mem_ctrls.wrQLenPdf::20 848.7437399999999
system.mem_ctrls.wrQLenPdf::21 858.672607
system.mem_ctrls.wrQLenPdf::22 853.0838849999999
system.mem_ctrls.wrQLenPdf::23 851.229061
system.mem_ctrls.wrQLenPdf::24 853.3255160000001
system.mem_ctrls.wrQLenPdf::25 854.374867
system.mem_ctrls.wrQLenPdf::26 861.4743889999999
system.mem_ctrls.wrQLenPdf::27 867.1263389999999
system.mem_ctrls.wrQLenPdf::28 871.4870679999998
system.mem_ctrls.wrQLenPdf::29 953.0363340000001
system.mem_ctrls.wrQLenPdf::30 869.905289
system.mem_ctrls.wrQLenPdf::31 970.8131950000001
system.mem_ctrls.wrQLenPdf::32 869.757062
system.mem_ctrls.wrQLenPdf::33 1.95351
system.mem_ctrls.wrQLenPdf::34 0.652938
system.mem_ctrls.wrQLenPdf::35 0.30097999999999997
system.mem_ctrls.wrQLenPdf::36 0.24266
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 413.4939519999999
system.mem_ctrls.bytesReadSys 4625078.97024
system.mem_ctrls.bytesWrittenSys 893090.06272
system.mem_ctrls.avgRdBWSys 82961972.6173958
system.mem_ctrls.avgWrBWSys 15495892.261315411
system.mem_ctrls.totGap 54110728210.13901
system.mem_ctrls.avgGap 988531.6469651
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 48350.406784
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4576315.069503999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 855122.4366412079
system.mem_ctrls.requestorReadRate::switch_cpus.data 82099437.83432086
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 755.475106
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71511.383804
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22640062.645249996
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2226886591.965
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 27981.80915945
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 30405.94492703
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 48350.406784
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576728.563456
system.mem_ctrls.dram.bytesRead::total 4625078.97024
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 48350.406784
system.mem_ctrls.dram.bytesInstRead::total 48350.406784
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 755.475106
system.mem_ctrls.dram.numReads::switch_cpus.data 71511.383804
system.mem_ctrls.dram.numReads::total 72266.85891
system.mem_ctrls.dram.bwRead::cpu.inst 29490.117933000005
system.mem_ctrls.dram.bwRead::cpu.data 34419.380691
system.mem_ctrls.dram.bwRead::switch_cpus.inst 855122.4336410001
system.mem_ctrls.dram.bwRead::switch_cpus.data 82106850.134574
system.mem_ctrls.dram.bwRead::total 82961972.74500999
system.mem_ctrls.dram.bwInstRead::cpu.inst 29490.117933000005
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 855122.4336410001
system.mem_ctrls.dram.bwInstRead::total 855122.4336410001
system.mem_ctrls.dram.bwTotal::cpu.inst 29490.117933000005
system.mem_ctrls.dram.bwTotal::cpu.data 34419.380691
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 855122.4336410001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 82106850.134574
system.mem_ctrls.dram.bwTotal::total 98457864.86337899
system.mem_ctrls.dram.readBursts 72260.39806700002
system.mem_ctrls.dram.writeBursts 13929.653563999998
system.mem_ctrls.dram.perBankRdBursts::0 4398.327923
system.mem_ctrls.dram.perBankRdBursts::1 4576.637058
system.mem_ctrls.dram.perBankRdBursts::2 4544.383279
system.mem_ctrls.dram.perBankRdBursts::3 4526.058729
system.mem_ctrls.dram.perBankRdBursts::4 4589.195667999999
system.mem_ctrls.dram.perBankRdBursts::5 4611.952577000001
system.mem_ctrls.dram.perBankRdBursts::6 4419.295366
system.mem_ctrls.dram.perBankRdBursts::7 4457.620057
system.mem_ctrls.dram.perBankRdBursts::8 4398.766548
system.mem_ctrls.dram.perBankRdBursts::9 4460.967412
system.mem_ctrls.dram.perBankRdBursts::10 4473.412195000001
system.mem_ctrls.dram.perBankRdBursts::11 4612.70889
system.mem_ctrls.dram.perBankRdBursts::12 4608.663071
system.mem_ctrls.dram.perBankRdBursts::13 4709.6981879999985
system.mem_ctrls.dram.perBankRdBursts::14 4483.418979000001
system.mem_ctrls.dram.perBankRdBursts::15 4389.292127
system.mem_ctrls.dram.perBankWrBursts::0 836.5675839999998
system.mem_ctrls.dram.perBankWrBursts::1 886.2762509999999
system.mem_ctrls.dram.perBankWrBursts::2 863.1897160000001
system.mem_ctrls.dram.perBankWrBursts::3 815.5614580000001
system.mem_ctrls.dram.perBankWrBursts::4 872.2165609999998
system.mem_ctrls.dram.perBankWrBursts::5 910.2849330000001
system.mem_ctrls.dram.perBankWrBursts::6 851.047054
system.mem_ctrls.dram.perBankWrBursts::7 840.588797
system.mem_ctrls.dram.perBankWrBursts::8 867.046677
system.mem_ctrls.dram.perBankWrBursts::9 861.9318820000001
system.mem_ctrls.dram.perBankWrBursts::10 883.3323509999999
system.mem_ctrls.dram.perBankWrBursts::11 941.4434279999999
system.mem_ctrls.dram.perBankWrBursts::12 938.4612909999998
system.mem_ctrls.dram.perBankWrBursts::13 885.2022669999999
system.mem_ctrls.dram.perBankWrBursts::14 865.5930240000001
system.mem_ctrls.dram.perBankWrBursts::15 810.9102899999998
system.mem_ctrls.dram.totQLat 894644190.8540001
system.mem_ctrls.dram.totBusLat 361301990.335
system.mem_ctrls.dram.totMemAccLat 2249526654.6102495
system.mem_ctrls.dram.avgQLat 11638.2359921
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 30388.235992099995
system.mem_ctrls.dram.readRowHits 53453.477331
system.mem_ctrls.dram.writeRowHits 9432.010572000001
system.mem_ctrls.dram.readRowHitRate 71.69646255
system.mem_ctrls.dram.writeRowHitRate 63.07418808
system.mem_ctrls.dram.bytesPerActivate::samples 23303.656515000002
system.mem_ctrls.dram.bytesPerActivate::mean 222.15978305107996
system.mem_ctrls.dram.bytesPerActivate::gmean 165.82945541133802
system.mem_ctrls.dram.bytesPerActivate::stdev 187.33372145150096
system.mem_ctrls.dram.bytesPerActivate::0-127 6681.818175000001
system.mem_ctrls.dram.bytesPerActivate::128-255 8877.760415
system.mem_ctrls.dram.bytesPerActivate::256-383 2690.1231799999996
system.mem_ctrls.dram.bytesPerActivate::384-511 3012.5870649999993
system.mem_ctrls.dram.bytesPerActivate::512-639 456.540806
system.mem_ctrls.dram.bytesPerActivate::640-767 316.86508399999997
system.mem_ctrls.dram.bytesPerActivate::768-895 264.58631099999997
system.mem_ctrls.dram.bytesPerActivate::896-1023 142.427456
system.mem_ctrls.dram.bytesPerActivate::1024-1151 860.9480229999999
system.mem_ctrls.dram.bytesPerActivate::total 23303.656515000002
system.mem_ctrls.dram.dramBytesRead 4624665.476288001
system.mem_ctrls.dram.dramBytesWritten 891497.8280959999
system.mem_ctrls.dram.avgRdBW 82.95456033978601
system.mem_ctrls.dram.avgWrBW 15.466431902083
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.76842999
system.mem_ctrls.dram.busUtilRead 0.6472879199999999
system.mem_ctrls.dram.busUtilWrite 0.12152340999999998
system.mem_ctrls.dram.pageHitRate 70.72164325
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.mem_ctrls.dram.rank0.actEnergy 83829454.15740001
system.mem_ctrls.dram.rank0.preEnergy 44556273.04853999
system.mem_ctrls.dram.rank0.readEnergy 257921580.49098003
system.mem_ctrls.dram.rank0.writeEnergy 35891322.88788
system.mem_ctrls.dram.rank0.refreshEnergy 4271404261.9653597
system.mem_ctrls.dram.rank0.actBackEnergy 6358163477.2812
system.mem_ctrls.dram.rank0.preBackEnergy 15424938537.93936
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26476704907.770725
system.mem_ctrls.dram.rank0.averagePower 488.7769003601669
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40035801575.715256
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1806854594.7399995
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12269795620.45625
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 82565130.86052
system.mem_ctrls.dram.rank1.preEnergy 43881103.425884984
system.mem_ctrls.dram.rank1.readEnergy 258017661.7074
system.mem_ctrls.dram.rank1.writeEnergy 36821468.71620001
system.mem_ctrls.dram.rank1.refreshEnergy 4271404261.9653597
system.mem_ctrls.dram.rank1.actBackEnergy 6356490798.662761
system.mem_ctrls.dram.rank1.preBackEnergy 15426347109.40752
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26475527534.745644
system.mem_ctrls.dram.rank1.averagePower 488.779415989111
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 40039712787.78625
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1806854594.7399995
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 12265884408.385252
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.membus.transDist::ReadResp 53571.30243700001
system.membus.transDist::ReadExReq 18695.556473
system.membus.transDist::ReadExResp 18695.556473
system.membus.transDist::ReadSharedReq 53571.30243700001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194585.091114
system.membus.pktCount::total 194585.091114
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5518169.032960001
system.membus.pktSize::total 5518169.032960001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72587.04835099999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72587.04835099999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72587.04835099999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.membus.reqLayer0.occupancy 193051720.5725
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 381400800.91124994
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122318.23220400001
system.membus.snoop_filter.hitSingleRequests 49731.18385300001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 108224903.79899299
system.switch_cpus.cpi 1.0819644861439999
system.switch_cpus.ipc 0.928023776699
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107094461.97381099
system.switch_cpus.instsIssued 107100824.657727
system.switch_cpus.squashedInstsIssued 633.8887920000001
system.switch_cpus.squashedInstsExamined 1677151.381186
system.switch_cpus.squashedOperandsExamined 1106064.8509600002
system.switch_cpus.numIssuedDist::samples 105075478.78490202
system.switch_cpus.numIssuedDist::mean 1.022491919828
system.switch_cpus.numIssuedDist::stdev 1.1698532406329998
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 47325345.85591999
system.switch_cpus.numIssuedDist::1 27609178.150007
system.switch_cpus.numIssuedDist::2 13960609.349456001
system.switch_cpus.numIssuedDist::3 14133254.440232
system.switch_cpus.numIssuedDist::4 1409498.4700820001
system.switch_cpus.numIssuedDist::5 392371.05100499996
system.switch_cpus.numIssuedDist::6 170315.641169
system.switch_cpus.numIssuedDist::7 50325.110502999996
system.switch_cpus.numIssuedDist::8 24580.716528
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 105075478.78490202
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 124.64980100000001
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.042414
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 4141.909586
system.switch_cpus.statFuBusy::SimdAddAcc 1175.255686
system.switch_cpus.statFuBusy::SimdAlu 2656.975265
system.switch_cpus.statFuBusy::SimdCmp 1531.947072
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 34.307424
system.switch_cpus.statFuBusy::SimdMult 265.599743
system.switch_cpus.statFuBusy::SimdMultAcc 582.3640569999999
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1027.568623
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 82448.28507900001
system.switch_cpus.statFuBusy::MemWrite 2729.9673860000003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19790.879780999992
system.switch_cpus.statIssuedInstType_0::IntAlu 50668436.457318
system.switch_cpus.statIssuedInstType_0::IntMult 3183773.476241
system.switch_cpus.statIssuedInstType_0::IntDiv 14370.087141999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 4958.406496999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.412112
system.switch_cpus.statIssuedInstType_0::FloatMult 626.128161
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.2324270000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 84.723462
system.switch_cpus.statIssuedInstType_0::FloatMisc 443786.25072500005
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10246797.053215
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3257108.1308699995
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347682.252859999
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640296.319764
system.switch_cpus.statIssuedInstType_0::SimdCvt 541.4315059999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 1550134.2146919996
system.switch_cpus.statIssuedInstType_0::SimdMult 712615.6187750001
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680213.4488410001
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713393.7154859998
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.976979
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20470092.908827
system.switch_cpus.statIssuedInstType_0::MemWrite 7141961.968233999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107100824.657727
system.switch_cpus.issueRate 0.9931616019419999
system.switch_cpus.fuBusy 96718.872136
system.switch_cpus.fuBusyRate 0.0009014601730000002
system.switch_cpus.intInstQueueReads 246625785.905455
system.switch_cpus.intInstQueueWrites 72691731.88773899
system.switch_cpus.intInstQueueWakeupAccesses 70323554.605142
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 72748695.03555901
system.switch_cpus.vecInstQueueWrites 36079883.545362
system.switch_cpus.vecInstQueueWakeupAccesses 35942657.860362
system.switch_cpus.intAluAccesses 70788118.645261
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36389634.004821
system.switch_cpus.numSquashedInsts 271558.533766
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 631363.1269760001
system.switch_cpus.idleCycles 3149425.0140910004
system.switch_cpus.MemDepUnit__0.insertedLoads 20177727.696475
system.switch_cpus.MemDepUnit__0.insertedStores 7171964.644209999
system.switch_cpus.MemDepUnit__0.conflictingLoads 5554047.682817001
system.switch_cpus.MemDepUnit__0.conflictingStores 0.576673
system.switch_cpus.MemDepUnit__0.MDPLookups 20177727.696475
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 5215474.078152999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 163259.96084
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 481453.589659
system.switch_cpus.branchPred.lookups_0::CallDirect 140691.937925
system.switch_cpus.branchPred.lookups_0::CallIndirect 368430.179585
system.switch_cpus.branchPred.lookups_0::DirectCond 6503634.103204
system.switch_cpus.branchPred.lookups_0::DirectUncond 1042487.2931889998
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 34701.406773
system.switch_cpus.branchPred.lookups_0::total 8571398.510335
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15579.147927
system.switch_cpus.branchPred.squashes_0::CallDirect 11855.503823
system.switch_cpus.branchPred.squashes_0::CallIndirect 31391.876482999996
system.switch_cpus.branchPred.squashes_0::DirectCond 325074.83677399997
system.switch_cpus.branchPred.squashes_0::DirectUncond 58891.756129
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8561.545951000002
system.switch_cpus.branchPred.squashes_0::total 451354.667087
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 27.880700999999995
system.switch_cpus.branchPred.corrected_0::CallDirect 7346.529720999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 57108.26058100002
system.switch_cpus.branchPred.corrected_0::DirectCond 241008.68228
system.switch_cpus.branchPred.corrected_0::DirectUncond 8589.777856
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2393.62008
system.switch_cpus.branchPred.corrected_0::total 316474.751219
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.727569
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6794.556412999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56366.642345
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236227.267665
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6813.940562
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2390.043003
system.switch_cpus.branchPred.mispredicted_0::total 308593.17755699996
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3700314.249079
system.switch_cpus.branchPred.targetProvider_0::BTB 4075497.545987
system.switch_cpus.branchPred.targetProvider_0::RAS 481452.993411
system.switch_cpus.branchPred.targetProvider_0::Indirect 314133.72185800003
system.switch_cpus.branchPred.targetProvider_0::total 8571398.510335
system.switch_cpus.branchPred.targetWrong_0::NoBranch 216253.692629
system.switch_cpus.branchPred.targetWrong_0::Return 98034.759555
system.switch_cpus.branchPred.targetWrong_0::CallDirect 27.284453
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2159.0145820000002
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 316474.751219
system.switch_cpus.branchPred.condPredicted 6503634.103204
system.switch_cpus.branchPred.condPredictedTaken 2963609.438794001
system.switch_cpus.branchPred.condIncorrect 316474.751219
system.switch_cpus.branchPred.predTakenBTBMiss 39959.345182000005
system.switch_cpus.branchPred.NotTakenMispredicted 218439.99166400003
system.switch_cpus.branchPred.TakenMispredicted 98034.759555
system.switch_cpus.branchPred.BTBLookups 8571398.510335
system.switch_cpus.branchPred.BTBUpdates 158910.23030199998
system.switch_cpus.branchPred.BTBHits 6257921.043410999
system.switch_cpus.branchPred.BTBHitRatio 0.727138260335
system.switch_cpus.branchPred.BTBMispredicted 45252.551653999995
system.switch_cpus.branchPred.indirectLookups 403131.586358
system.switch_cpus.branchPred.indirectHits 314133.72185800003
system.switch_cpus.branchPred.indirectMisses 88997.8645
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 481453.589659
system.switch_cpus.branchPred.btb.lookups::CallDirect 140691.937925
system.switch_cpus.branchPred.btb.lookups::CallIndirect 368430.179585
system.switch_cpus.branchPred.btb.lookups::DirectCond 6503634.103204
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1042487.2931889998
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 34701.406773
system.switch_cpus.branchPred.btb.lookups::total 8571398.510335
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 481453.589659
system.switch_cpus.branchPred.btb.misses::CallDirect 8010.538433000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 368430.179585
system.switch_cpus.branchPred.btb.misses::DirectCond 1411631.196531
system.switch_cpus.branchPred.btb.misses::DirectUncond 9250.555943
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 34701.406773
system.switch_cpus.branchPred.btb.misses::total 2313477.466924
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7346.529720999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 142973.922725
system.switch_cpus.branchPred.btb.updates::DirectUncond 8589.777856
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 158910.23030199998
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7346.529720999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 142973.922725
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8589.777856
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 158910.23030199998
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.switch_cpus.branchPred.indirectBranchPred.lookups 403131.586358
system.switch_cpus.branchPred.indirectBranchPred.hits 314133.72185800003
system.switch_cpus.branchPred.indirectBranchPred.misses 88997.8645
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59501.880661
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 462633.467019
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 524701.265437
system.switch_cpus.branchPred.ras.pops 524700.969965
system.switch_cpus.branchPred.ras.squashes 58826.528233000005
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465873.93174100004
system.switch_cpus.branchPred.ras.incorrect 0.727569
system.switch_cpus.commit.commitSquashedInsts 1677596.744028
system.switch_cpus.commit.branchMispredicts 300541.377158
system.switch_cpus.commit.numCommittedDist::samples 104400828.81588101
system.switch_cpus.commit.numCommittedDist::mean 1.013273198758
system.switch_cpus.commit.numCommittedDist::stdev 1.148330007286
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 48115291.051204
system.switch_cpus.commit.numCommittedDist::1 27386084.855916005
system.switch_cpus.commit.numCommittedDist::2 8641629.041328
system.switch_cpus.commit.numCommittedDist::3 20257823.867432997
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 104400828.81588101
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.797739014
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.310659999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.54087098
system.switch_cpus.commit.commitEligibleSamples 20257823.867432997
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100025505.34035298
system.switch_cpus.commitStats0.numOps 105442814.54087098
system.switch_cpus.commitStats0.numInstsNotNOP 99999998.96146002
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.16197802
system.switch_cpus.commitStats0.cpi 1.0819644861439999
system.switch_cpus.commitStats0.ipc 0.928023776699
system.switch_cpus.commitStats0.numMemRefs 26771790.95562
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185370.90359
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.310659999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.797739014
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.310659999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.54087098
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 41661826.564086996
system.switch_cpus.decode.blockedCycles 11612486.336986
system.switch_cpus.decode.runCycles 49801197.531560004
system.switch_cpus.decode.unblockCycles 1699425.6147909998
system.switch_cpus.decode.squashCycles 300542.737478
system.switch_cpus.decode.branchResolved 4061461.7012469997
system.switch_cpus.decode.branchMispred 16160.057864999999
system.switch_cpus.decode.decodedInsts 108138239.340985
system.switch_cpus.decode.squashedInsts 14790.01204
system.switch_cpus.executeStats0.numInsts 106829266.20369098
system.switch_cpus.executeStats0.numNop 25536.113183
system.switch_cpus.executeStats0.numBranches 8238282.847528001
system.switch_cpus.executeStats0.numLoadInsts 20396084.410981998
system.switch_cpus.executeStats0.numStoreInsts 7129659.244276002
system.switch_cpus.executeStats0.instRate 0.9906062429810001
system.switch_cpus.executeStats0.numCCRegReads 20721433.836207002
system.switch_cpus.executeStats0.numCCRegWrites 20328468.751134
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107862447.02387899
system.switch_cpus.executeStats0.numIntRegWrites 52533546.12124801
system.switch_cpus.executeStats0.numMemRefs 27525743.655257992
system.switch_cpus.executeStats0.numMiscRegReads 76108706.57244301
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54659239.981317
system.switch_cpus.executeStats0.numVecRegWrites 34229398.31823599
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4871084.261256001
system.switch_cpus.fetch.cycles 61187745.47630599
system.switch_cpus.fetch.squashCycles 632958.09011
system.switch_cpus.fetch.cacheLines 29427601.433709
system.switch_cpus.fetch.icacheSquashes 151207.06613
system.switch_cpus.fetch.nisnDist::samples 105075478.78490202
system.switch_cpus.fetch.nisnDist::mean 1.0384273063870002
system.switch_cpus.fetch.nisnDist::stdev 1.229023655333
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 52002880.16285099
system.switch_cpus.fetch.nisnDist::1 23132317.840432998
system.switch_cpus.fetch.nisnDist::2 4210156.186639999
system.switch_cpus.fetch.nisnDist::3 25730124.594978
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 105075478.78490202
system.switch_cpus.fetchStats0.numInsts 103142277.302688
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.957282583491
system.switch_cpus.fetchStats0.numBranches 8571398.510335
system.switch_cpus.fetchStats0.branchRate 0.07985997816200001
system.switch_cpus.fetchStats0.icacheStallCycles 43571226.40511401
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 300542.737478
system.switch_cpus.iew.blockCycles 1584569.939401
system.switch_cpus.iew.unblockCycles 805019.809823
system.switch_cpus.iew.dispatchedInsts 107120000.16509798
system.switch_cpus.iew.dispSquashedInsts 151522.791341
system.switch_cpus.iew.dispLoadInsts 20177727.696475
system.switch_cpus.iew.dispStoreInsts 7171964.644209999
system.switch_cpus.iew.dispNonSpecInsts 2.078104
system.switch_cpus.iew.iqFullEvents 8332.983712
system.switch_cpus.iew.lsqFullEvents 779921.1096770001
system.switch_cpus.iew.predictedTakenIncorrect 102679.62591500001
system.switch_cpus.iew.predictedNotTakenIncorrect 206855.73964999997
system.switch_cpus.iew.branchMispredicts 309535.365565
system.switch_cpus.iew.instsToCommit 106309936.74389802
system.switch_cpus.iew.writebackCount 106266212.46550399
system.switch_cpus.iew.producerInst 39654205.120118
system.switch_cpus.iew.consumerInst 56214220.273881994
system.switch_cpus.iew.wbRate 0.9854504284880002
system.switch_cpus.iew.wbFanout 0.707173921793
system.switch_cpus.lsq0.forwLoads 47357.666067000006
system.switch_cpus.lsq0.squashedLoads 483589.416113
system.switch_cpus.lsq0.ignoredResponses 1402.538681
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 94310.60435200001
system.switch_cpus.lsq0.rescheduledLoads 26544.171296999997
system.switch_cpus.lsq0.blockedByCache 59902.14653500001
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 4.882155230524001
system.switch_cpus.lsq0.loadToUse::stdev 16.721579105531
system.switch_cpus.lsq0.loadToUse::0-9 19104694.996302005
system.switch_cpus.lsq0.loadToUse::10-19 42457.425563
system.switch_cpus.lsq0.loadToUse::20-29 391361.1589
system.switch_cpus.lsq0.loadToUse::30-39 48603.938594
system.switch_cpus.lsq0.loadToUse::40-49 7551.549282
system.switch_cpus.lsq0.loadToUse::50-59 4213.396150999999
system.switch_cpus.lsq0.loadToUse::60-69 3035.4918719999996
system.switch_cpus.lsq0.loadToUse::70-79 1193.3458999999998
system.switch_cpus.lsq0.loadToUse::80-89 952.1385379999999
system.switch_cpus.lsq0.loadToUse::90-99 958.326745
system.switch_cpus.lsq0.loadToUse::100-109 1073.2832079999998
system.switch_cpus.lsq0.loadToUse::110-119 2223.016137
system.switch_cpus.lsq0.loadToUse::120-129 5000.889953999999
system.switch_cpus.lsq0.loadToUse::130-139 2313.161756
system.switch_cpus.lsq0.loadToUse::140-149 24965.511352
system.switch_cpus.lsq0.loadToUse::150-159 3568.217476
system.switch_cpus.lsq0.loadToUse::160-169 2388.656537
system.switch_cpus.lsq0.loadToUse::170-179 10607.212408
system.switch_cpus.lsq0.loadToUse::180-189 3388.5320359999996
system.switch_cpus.lsq0.loadToUse::190-199 1617.127932
system.switch_cpus.lsq0.loadToUse::200-209 2966.6054489999997
system.switch_cpus.lsq0.loadToUse::210-219 927.695032
system.switch_cpus.lsq0.loadToUse::220-229 504.26342900000003
system.switch_cpus.lsq0.loadToUse::230-239 360.88873899999993
system.switch_cpus.lsq0.loadToUse::240-249 453.65681800000004
system.switch_cpus.lsq0.loadToUse::250-259 388.36387700000006
system.switch_cpus.lsq0.loadToUse::260-269 410.9413510000001
system.switch_cpus.lsq0.loadToUse::270-279 418.207526
system.switch_cpus.lsq0.loadToUse::280-289 682.421068
system.switch_cpus.lsq0.loadToUse::290-299 829.2157119999999
system.switch_cpus.lsq0.loadToUse::overflows 17950.008543999997
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1569.9217129999997
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 54112451790.91149
system.switch_cpus.rename.squashCycles 300542.737478
system.switch_cpus.rename.idleCycles 42196969.103008
system.switch_cpus.rename.blockCycles 6850248.658914999
system.switch_cpus.rename.serializeStallCycles 54318.16386100001
system.switch_cpus.rename.runCycles 50617514.631505
system.switch_cpus.rename.unblockCycles 5055885.490135
system.switch_cpus.rename.renamedInsts 107763974.22824799
system.switch_cpus.rename.ROBFullEvents 230915.606458
system.switch_cpus.rename.IQFullEvents 1685463.6063279998
system.switch_cpus.rename.LQFullEvents 327622.40533700003
system.switch_cpus.rename.SQFullEvents 1560328.9484199998
system.switch_cpus.rename.fullRegistersEvents 871503.664164
system.switch_cpus.rename.renamedOperands 114758572.12471798
system.switch_cpus.rename.lookups 262708333.889105
system.switch_cpus.rename.intLookups 108942533.28582199
system.switch_cpus.rename.vecLookups 54728131.549848005
system.switch_cpus.rename.committedMaps 112185653.79871099
system.switch_cpus.rename.undoneMaps 2572913.6734939995
system.switch_cpus.rename.serializing 272.93809999999996
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 3389031.4839029997
system.switch_cpus.rob.reads 191263398.54918697
system.switch_cpus.rob.writes 214916301.41980794
system.switch_cpus.rob.squashedLoads 491238.72560700006
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 95656.52138300001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999998.96146002
system.switch_cpus.thread_0.numOps 105417308.16197802
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1180023.217932
system.tol2bus.transDist::WritebackDirty 187295.474314
system.tol2bus.transDist::WritebackClean 747464.8517119997
system.tol2bus.transDist::CleanEvict 406749.9672879999
system.tol2bus.transDist::ReadExReq 111255.250239
system.tol2bus.transDist::ReadExResp 111255.279399
system.tol2bus.transDist::ReadCleanReq 747493.2766719998
system.tol2bus.transDist::ReadSharedReq 432529.930249
system.tol2bus.pktCount::total 3874903.6895239996
system.tol2bus.pktSize::total 141573394.632128
system.tol2bus.snoops 49894.674063
system.tol2bus.snoopTraffic 893090.06272
system.tol2bus.snoopFanout::samples 1341538.689114
system.tol2bus.snoopFanout::mean 0.0001333518
system.tol2bus.snoopFanout::stdev 0.007200345197
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1341375.096132
system.tol2bus.snoopFanout::1 163.59298200000003
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1341538.689114
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 54112451790.91149
system.tol2bus.reqLayer0.occupancy 2212435610.9469995
system.tol2bus.reqLayer0.utilization 0.012133
system.tol2bus.respLayer0.occupancy 1122315891.700682
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 815943057.791733
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2583259.6343019996
system.tol2bus.snoop_filter.hitSingleRequests 1291615.619251
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.59298200000003
system.tol2bus.snoop_filter.hitSingleSnoops 163.59298200000003
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13954.53223
system.l2.writebacks::total 13954.53223
system.l2.tags.occupancies::writebacks 93.66643010165399
system.l2.tags.avgOccs::writebacks 0.002858526729
system.l2.tags.ageTaskId_1024::4 22348.174780999998
system.mem_ctrls.avgPriority_writebacks::samples 13954.53223
system.mem_ctrls.rdPerTurnAround::samples 837.2278120000001
system.mem_ctrls.rdPerTurnAround::mean 286.661231174465
system.mem_ctrls.rdPerTurnAround::gmean 114.06306438153901
system.mem_ctrls.rdPerTurnAround::stdev 1621.447987336281
system.mem_ctrls.rdPerTurnAround::0-1023 833.279002
system.mem_ctrls.rdPerTurnAround::1024-2047 2.39559
system.mem_ctrls.rdPerTurnAround::2048-3071 0.500815
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 837.2278120000001
system.mem_ctrls.wrPerTurnAround::samples 837.2278120000001
system.mem_ctrls.wrPerTurnAround::mean 16.426403884585
system.mem_ctrls.wrPerTurnAround::gmean 16.398084905519003
system.mem_ctrls.wrPerTurnAround::stdev 0.9836900118699999
system.mem_ctrls.wrPerTurnAround::16 642.852151
system.mem_ctrls.wrPerTurnAround::18 102.719886
system.mem_ctrls.wrPerTurnAround::19 35.106908000000004
system.mem_ctrls.wrPerTurnAround::total 837.2278120000001
system.mem_ctrls.requestorWriteBytes::writebacks 891497.8280959999
system.mem_ctrls.requestorWriteRate::writebacks 15466431.797170443
system.mem_ctrls.requestorWriteAccesses::writebacks 13954.53223
system.mem_ctrls.requestorWriteTotalLat::writebacks 998336560169.8188
system.mem_ctrls.requestorWriteAvgLat::writebacks 316121009.2580254
system.mem_ctrls.dram.bytesWritten::writebacks 893090.06272
system.mem_ctrls.dram.bytesWritten::total 893090.06272
system.mem_ctrls.dram.numWrites::writebacks 13954.53223
system.mem_ctrls.dram.numWrites::total 13954.53223
system.mem_ctrls.dram.bwWrite::writebacks 15495892.318002002
system.mem_ctrls.dram.bwWrite::total 15495892.318002002
system.mem_ctrls.dram.bwTotal::writebacks 15495892.318002002
system.membus.transDist::WritebackDirty 13954.53223
system.membus.transDist::CleanEvict 35776.651623
system.switch_cpus.executeStats0.numVecPredRegReads 113834.34378299999
system.switch_cpus.executeStats0.numVecPredRegWrites 37961.199626999995
system.switch_cpus.fetch.miscStallCycles 4.945549999999999
system.switch_cpus.fetch.pendingTrapStallCycles 38.116051000000006
system.switch_cpus.rename.vecPredLookups 76308.06158700002
system.l2.InvalidateReq.hits::switch_cpus.data 45.42677
system.l2.InvalidateReq.hits::total 45.42677
system.l2.InvalidateReq.accesses::switch_cpus.data 365.55789100000004
system.l2.InvalidateReq.accesses::total 365.55789100000004
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.mem_ctrls.wrPerTurnAround::17 4.097886000000001
system.tol2bus.transDist::InvalidateReq 365.55789100000004
system.tol2bus.transDist::InvalidateResp 365.55789100000004
system.l2.InvalidateReq.misses::switch_cpus.data 321.050981
system.l2.InvalidateReq.misses::total 321.050981
system.l2.InvalidateReq.missRate::switch_cpus.data 0.32457727309199996
system.l2.InvalidateReq.missRate::total 0.32457727309199996
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.050981
system.l2.InvalidateReq.mshrMisses::total 321.050981
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6122626.067
system.l2.InvalidateReq.mshrMissLatency::total 6122626.067
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.32457727309199996
system.l2.InvalidateReq.mshrMissRate::total 0.32457727309199996
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10607.85087537472
system.l2.InvalidateReq.avgMshrMissLatency::total 10607.85087537472
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.050981
system.switch_cpus.nonSpecInstsAdded 2.594416
system.switch_cpus.squashedNonSpecRemoved 1.4946989999999998
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::20 44.189747000000004
system.mem_ctrls.wrPerTurnAround::21 7.836275
system.mem_ctrls.wrPerTurnAround::23 0.18495099999999998
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.l2.CleanEvict.mshrMisses::writebacks 0.102772
system.l2.CleanEvict.mshrMisses::total 0.102772
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::3072-4095 0.022022
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::22 0.092781
system.mem_ctrls.wrPerTurnAround::24 0.05832
system.mem_ctrls.wrPerTurnAround::25 0.05832
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.789558
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
system.mem_ctrls.wrPerTurnAround::28 0.030587
CPI 1.082249049229519

Per-Address PND Load Violations:
