// Generated by CIRCT firtool-1.62.0
module counter8bit(
  input        clock,
               reset,
  input  [7:0] io_in,
  input        io_write,
               io_inc,
  output [7:0] io_out
);

  wire       negClock = ~clock;
  reg  [7:0] negReg;
  always @(posedge negClock) begin
    if (reset)
      negReg <= 8'h0;
    else if (io_write)
      negReg <= io_in;
    else if (io_inc)
      negReg <= negReg + 8'h1;
  end // always @(posedge)
  assign io_out = negReg;
endmodule

