<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="1">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;],dashboard2=hw_vios[xc7z020_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/debug_nets.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/top.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="debug" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="4096"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="processor/inst/risc_core_inst/risc_core_inst/risc_validation_core_inst" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="4096"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="processor/inst/risc_core_inst/risc_inst/risc_validation_core_inst" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="out_port[0:0]" gui_info="hw_vios/hw_vio_1=0,Trigger Setup=0"/>
    <Object name="processor/inst/risc_core_inst/risc_core_inst/validation_reset" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="processor/inst/risc_core_inst/risc_inst/validation_reset" gui_info="hw_vios/hw_vio_1=0"/>
  </ObjectList>
  <ObjectList object_type="hw_vio" gui_info="">
    <Object name="hw_vio_1" gui_info="hw_vios/hw_vio_1/TablePreference=5	491	Name	0	2147483647	15	105	105	Value	1	2147483647	15	151	151	Activity	2	2147483647	15	58	58	Direction	3	2147483647	15	64	64	VIO	4	2147483647	15	113	113			1	6	1	Name	Value	Activity	Direction	VIO"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="debug_timer[15]"/>
        <net name="debug_timer[14]"/>
        <net name="debug_timer[13]"/>
        <net name="debug_timer[12]"/>
        <net name="debug_timer[11]"/>
        <net name="debug_timer[10]"/>
        <net name="debug_timer[9]"/>
        <net name="debug_timer[8]"/>
        <net name="debug_timer[7]"/>
        <net name="debug_timer[6]"/>
        <net name="debug_timer[5]"/>
        <net name="debug_timer[4]"/>
        <net name="debug_timer[3]"/>
        <net name="debug_timer[2]"/>
        <net name="debug_timer[1]"/>
        <net name="debug_timer[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="led_OBUF[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="out_port[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[31]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[30]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[29]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[28]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[27]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[26]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[25]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[24]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[23]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[22]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[21]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[20]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[19]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[18]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[17]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[16]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[15]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[14]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[13]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[12]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[11]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[10]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[9]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[8]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[7]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[6]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[5]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[4]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[3]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[2]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[1]"/>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_instruction_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_led"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_core_inst/ila_resetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe29[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_A[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe30[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_B[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe31[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_S[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq6&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq6&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe32[5:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq6&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_alu_op_code[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe37[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_ack"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe38[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_in[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe39[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe40[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_error"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe42[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_fsm[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe34[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[15]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[14]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[13]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_offset[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe36[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe35[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_rw"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe33[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_slave_select[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe41[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_axi_timeout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe16[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq21&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq21&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe17[20:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq21&apos;hXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[20]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[19]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[18]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[17]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[16]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[15]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[14]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[13]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_arg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe22[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq7&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq7&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe21[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq7&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_func7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq7&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq7&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe23[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq7&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_opcode[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe18[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe19[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe20[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_instruction_data_rs2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_ack"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_irq_pen"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_led"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe27[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe28[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe25[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[12]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[11]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[10]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[9]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[8]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe26[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe24[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_memory_wr_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe5[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_native_t[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe11[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_mux[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe10[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in1_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe13[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_mux[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe12[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_in2_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe15[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[7]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[6]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[5]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe14[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[4]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[3]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[2]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[1]"/>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_reg_out_sel[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_resetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/ila_sw"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,255,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="out_port[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_core_inst/validation_reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="processor/inst/risc_core_inst/risc_inst/validation_reset"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
