// Seed: 967882940
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri1 id_2
);
  logic [7:0] id_4;
  initial id_4[""][0] = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    output tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15
);
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6
  );
  assign modCall_1.type_6 = 0;
endmodule
