

================================================================
== Vitis HLS Report for 'true_table_4_s'
================================================================
* Date:           Mon Feb  3 14:21:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                    |                                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52  |true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32  |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60                     |true_table_4_Pipeline_TRUE_TABLE_READ                     |        ?|        ?|          ?|          ?|     0|     0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       83|      288|    -|
|Memory               |        0|     -|        2|       36|    0|
|Multiplexer          |        -|     -|        0|      155|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       95|      481|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60                     |true_table_4_Pipeline_TRUE_TABLE_READ                     |        0|   0|   8|   91|    0|
    |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52  |true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32  |        0|   0|  75|  197|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                               |                                                          |        0|   0|  83|  288|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |truetable_U  |true_table_4_s_truetable_RAM_AUTO_1R1W  |        0|  2|  36|    0|  1024|    1|     1|         1024|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                        |        0|  2|  36|    0|  1024|    1|     1|         1024|
    +-------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |addr_strm_read      |   9|          2|    1|          2|
    |ap_NS_fsm           |  37|          7|    1|          7|
    |ap_done             |   9|          2|    1|          2|
    |b_strm_write        |   9|          2|    1|          2|
    |e_addr_strm_blk_n   |   9|          2|    1|          2|
    |e_addr_strm_read    |   9|          2|    1|          2|
    |e_b_strm_blk_n      |   9|          2|    1|          2|
    |e_b_strm_din        |   9|          2|    1|          2|
    |e_b_strm_write      |   9|          2|    1|          2|
    |truetable_address0  |  14|          3|   10|         30|
    |truetable_ce0       |  14|          3|    1|          3|
    |truetable_we0       |   9|          2|    1|          2|
    |tt_cfg_strm_read    |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 155|         33|   22|         60|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  6|   0|    6|          0|
    |ap_done_reg                                                                      |  1|   0|    1|          0|
    |e_reg_74                                                                         |  1|   0|    1|          0|
    |grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60_ap_start_reg                     |  1|   0|    1|          0|
    |grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            | 10|   0|   10|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  true_table<4>|  return value|
|tt_cfg_strm_dout            |   in|   32|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_num_data_valid  |   in|    3|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_fifo_cap        |   in|    3|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_empty_n         |   in|    1|     ap_fifo|    tt_cfg_strm|       pointer|
|tt_cfg_strm_read            |  out|    1|     ap_fifo|    tt_cfg_strm|       pointer|
|addr_strm_dout              |   in|   10|     ap_fifo|      addr_strm|       pointer|
|addr_strm_num_data_valid    |   in|    4|     ap_fifo|      addr_strm|       pointer|
|addr_strm_fifo_cap          |   in|    4|     ap_fifo|      addr_strm|       pointer|
|addr_strm_empty_n           |   in|    1|     ap_fifo|      addr_strm|       pointer|
|addr_strm_read              |  out|    1|     ap_fifo|      addr_strm|       pointer|
|e_addr_strm_dout            |   in|    1|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_num_data_valid  |   in|    4|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_fifo_cap        |   in|    4|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_empty_n         |   in|    1|     ap_fifo|    e_addr_strm|       pointer|
|e_addr_strm_read            |  out|    1|     ap_fifo|    e_addr_strm|       pointer|
|b_strm_din                  |  out|    1|     ap_fifo|         b_strm|       pointer|
|b_strm_num_data_valid       |   in|    4|     ap_fifo|         b_strm|       pointer|
|b_strm_fifo_cap             |   in|    4|     ap_fifo|         b_strm|       pointer|
|b_strm_full_n               |   in|    1|     ap_fifo|         b_strm|       pointer|
|b_strm_write                |  out|    1|     ap_fifo|         b_strm|       pointer|
|e_b_strm_din                |  out|    1|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_num_data_valid     |   in|    4|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_fifo_cap           |   in|    4|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_full_n             |   in|    1|     ap_fifo|       e_b_strm|       pointer|
|e_b_strm_write              |  out|    1|     ap_fifo|       e_b_strm|       pointer|
+----------------------------+-----+-----+------------+---------------+--------------+

