$date
	Sat Oct 22 20:58:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#624945
b1100 !
1"
#624946
b1100 &
b1100 %
1$
#624947
0"
#624950
b110 &
b110 %
#624954
b11 &
b11 %
#624958
b1010 &
b1010 %
#624962
b101 &
b101 %
#624966
b10000 &
b10000 %
#624970
b1000 &
b1000 %
#624974
b100 &
b100 %
#624978
b10 &
b10 %
#624982
b1 &
1#
b1 %
#624986
b0 &
b0 %
0#
0$
#1630331
b1111 !
1"
#1630334
b1111 &
b1111 %
1$
#1630335
0"
#1630338
b101110 &
b101110 %
#1630342
b10111 &
b10111 %
#1630346
b1000110 &
b1000110 %
#1630350
b100011 &
b100011 %
#1630354
b1101010 &
b1101010 %
#1630358
b110101 &
b110101 %
#1630362
b10100000 &
b10100000 %
#1630366
b1010000 &
b1010000 %
#1630370
b101000 &
b101000 %
#1630374
b10100 &
b10100 %
#1630378
b1010 &
b1010 %
#1630382
b101 &
b101 %
#1630386
b10000 &
b10000 %
#1630390
b1000 &
b1000 %
#1630394
b100 &
b100 %
#1630398
b10 &
b10 %
#1630402
b1 &
b1 %
1#
#1630406
b0 &
0#
b0 %
0$
#2630418
b100 &
b100 %
1$
b100 !
1"
#2630419
0"
#2630422
b10 &
b10 %
#2630426
b1 &
b1 %
1#
#2630430
b0 &
0#
b0 %
0$
#4500012
