INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:37:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 buffer8/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            lsq5/handshake_lsq_lsq5_core/store_is_older_7_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.740ns (9.054%)  route 7.433ns (90.946%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3647, unset)         0.508     0.508    buffer8/control/clk
    SLICE_X44Y193        FDRE                                         r  buffer8/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer8/control/outputValid_reg/Q
                         net (fo=24, routed)          0.544     1.306    fork17/control/generateBlocks[3].regblock/buffer8_outs_valid
    SLICE_X42Y194        LUT5 (Prop_lut5_I2_O)        0.043     1.349 f  fork17/control/generateBlocks[3].regblock/A_loadEn_INST_0_i_11/O
                         net (fo=11, routed)          0.527     1.876    buffer17/control/transmitValue_reg_27
    SLICE_X39Y189        LUT6 (Prop_lut6_I3_O)        0.043     1.919 f  buffer17/control/dataReg[0]_i_3__10/O
                         net (fo=9, routed)           1.641     3.560    control_merge5/tehb/control/dataReg_reg[0]_2
    SLICE_X40Y134        LUT5 (Prop_lut5_I2_O)        0.043     3.603 f  control_merge5/tehb/control/transmitValue_i_3__21/O
                         net (fo=6, routed)           1.631     5.234    control_merge5/tehb/control/transmitValue_i_3__21_n_0
    SLICE_X39Y186        LUT6 (Prop_lut6_I1_O)        0.043     5.277 f  control_merge5/tehb/control/transmitValue_i_8__3/O
                         net (fo=2, routed)           0.396     5.673    buffer17/control/transmitValue_reg_23
    SLICE_X38Y189        LUT4 (Prop_lut4_I0_O)        0.043     5.716 f  buffer17/control/transmitValue_i_3__16/O
                         net (fo=2, routed)           0.267     5.983    buffer17/control/transmitValue_reg_6
    SLICE_X40Y192        LUT6 (Prop_lut6_I0_O)        0.043     6.026 f  buffer17/control/ldq_tail_q[2]_i_5/O
                         net (fo=2, routed)           0.255     6.281    lsq5/handshake_lsq_lsq5_core/stq_port_idx_0_q_reg[0]_4
    SLICE_X41Y192        LUT6 (Prop_lut6_I1_O)        0.043     6.324 r  lsq5/handshake_lsq_lsq5_core/ldq_tail_q[2]_i_3__1/O
                         net (fo=20, routed)          1.535     7.859    lsq5/handshake_lsq_lsq5_core/handshake_lsq_lsq5_core_ga/ldq_empty_i38_out
    SLICE_X70Y183        LUT5 (Prop_lut5_I2_O)        0.048     7.907 r  lsq5/handshake_lsq_lsq5_core/ldq_alloc_7_q_i_2__1/O
                         net (fo=13, routed)          0.637     8.544    lsq5/handshake_lsq_lsq5_core/ldq_wen_7
    SLICE_X69Y188        LUT3 (Prop_lut3_I1_O)        0.137     8.681 r  lsq5/handshake_lsq_lsq5_core/store_is_older_7_q[6]_i_2__1/O
                         net (fo=1, routed)           0.000     8.681    lsq5/handshake_lsq_lsq5_core/store_is_older_7_q[6]_i_2__1_n_0
    SLICE_X69Y188        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/store_is_older_7_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=3647, unset)         0.483    12.683    lsq5/handshake_lsq_lsq5_core/clk
    SLICE_X69Y188        FDRE                                         r  lsq5/handshake_lsq_lsq5_core/store_is_older_7_q_reg[6]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X69Y188        FDRE (Setup_fdre_C_D)        0.052    12.699    lsq5/handshake_lsq_lsq5_core/store_is_older_7_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  4.018    




