# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 12 2017 23:24:50

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for debounce|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (debounce|CLK:R vs. debounce|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: switch_a
			6.1.2::Path details for port: switch_b
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led_a
			6.2.2::Path details for port: led_b
			6.2.3::Path details for port: led_c
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: switch_a
			6.4.2::Path details for port: switch_b
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led_a
			6.5.2::Path details for port: led_b
			6.5.3::Path details for port: led_c
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: debounce|CLK  | Frequency: 206.94 MHz  | Target: 152.91 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
debounce|CLK  debounce|CLK   6540             1708        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
switch_a   CLK         1707         debounce|CLK:R         
switch_b   CLK         1055         debounce|CLK:R         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led_a      CLK         11209         debounce|CLK:R         
led_b      CLK         11293         debounce|CLK:R         
led_c      CLK         11195         debounce|CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
switch_a   CLK         -1370       debounce|CLK:R         
switch_b   CLK         -683        debounce|CLK:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led_a      CLK         10796                 debounce|CLK:R         
led_b      CLK         10860                 debounce|CLK:R         
led_c      CLK         10782                 debounce|CLK:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for debounce|CLK
******************************************
Clock: debounce|CLK
Frequency: 206.94 MHz | Target: 152.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : led_b_e_LC_10_16_0/ce
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 1708p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  9455

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              4292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7747
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1708  RISE       2
I__378/I                               Odrv4                          0              3455   1708  RISE       1
I__378/O                               Odrv4                        351              3806   1708  RISE       1
I__380/I                               Span4Mux_v                     0              3806   1708  RISE       1
I__380/O                               Span4Mux_v                   351              4157   1708  RISE       1
I__382/I                               LocalMux                       0              4157   1708  RISE       1
I__382/O                               LocalMux                     330              4486   1708  RISE       1
I__383/I                               InMux                          0              4486   1708  RISE       1
I__383/O                               InMux                        259              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/in0     LogicCell40_SEQ_MODE_0000      0              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/lcout   LogicCell40_SEQ_MODE_0000    449              5195   1708  RISE       1
I__359/I                               LocalMux                       0              5195   1708  RISE       1
I__359/O                               LocalMux                     330              5524   1708  RISE       1
I__360/I                               InMux                          0              5524   1708  RISE       1
I__360/O                               InMux                        259              5784   1708  RISE       1
I__361/I                               CascadeMux                     0              5784   1708  RISE       1
I__361/O                               CascadeMux                     0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000      0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    379              6162   1708  RISE       1
I__321/I                               Odrv4                          0              6162   1708  RISE       1
I__321/O                               Odrv4                        351              6513   1708  RISE       1
I__322/I                               Span4Mux_h                     0              6513   1708  RISE       1
I__322/O                               Span4Mux_h                   302              6815   1708  RISE       1
I__323/I                               LocalMux                       0              6815   1708  RISE       1
I__323/O                               LocalMux                     330              7144   1708  RISE       1
I__324/I                               CEMux                          0              7144   1708  RISE       1
I__324/O                               CEMux                        603              7747   1708  RISE       1
led_b_e_LC_10_16_0/ce                  LogicCell40_SEQ_MODE_1000      0              7747   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (debounce|CLK:R vs. debounce|CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : led_b_e_LC_10_16_0/ce
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 1708p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  9455

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              4292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7747
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1708  RISE       2
I__378/I                               Odrv4                          0              3455   1708  RISE       1
I__378/O                               Odrv4                        351              3806   1708  RISE       1
I__380/I                               Span4Mux_v                     0              3806   1708  RISE       1
I__380/O                               Span4Mux_v                   351              4157   1708  RISE       1
I__382/I                               LocalMux                       0              4157   1708  RISE       1
I__382/O                               LocalMux                     330              4486   1708  RISE       1
I__383/I                               InMux                          0              4486   1708  RISE       1
I__383/O                               InMux                        259              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/in0     LogicCell40_SEQ_MODE_0000      0              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/lcout   LogicCell40_SEQ_MODE_0000    449              5195   1708  RISE       1
I__359/I                               LocalMux                       0              5195   1708  RISE       1
I__359/O                               LocalMux                     330              5524   1708  RISE       1
I__360/I                               InMux                          0              5524   1708  RISE       1
I__360/O                               InMux                        259              5784   1708  RISE       1
I__361/I                               CascadeMux                     0              5784   1708  RISE       1
I__361/O                               CascadeMux                     0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000      0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    379              6162   1708  RISE       1
I__321/I                               Odrv4                          0              6162   1708  RISE       1
I__321/O                               Odrv4                        351              6513   1708  RISE       1
I__322/I                               Span4Mux_h                     0              6513   1708  RISE       1
I__322/O                               Span4Mux_h                   302              6815   1708  RISE       1
I__323/I                               LocalMux                       0              6815   1708  RISE       1
I__323/O                               LocalMux                     330              7144   1708  RISE       1
I__324/I                               CEMux                          0              7144   1708  RISE       1
I__324/O                               CEMux                        603              7747   1708  RISE       1
led_b_e_LC_10_16_0/ce                  LogicCell40_SEQ_MODE_1000      0              7747   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: switch_a  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_a
Clock Port        : CLK
Clock Reference   : debounce|CLK:R
Setup Time        : 1707


Data Path Delay                4349
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1707

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_a                           debounce                   0      0                  RISE  1       
switch_a_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_a_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_a_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_a_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__198/I                           Odrv12                     0      1207               RISE  1       
I__198/O                           Odrv12                     491    1698               RISE  1       
I__199/I                           Span12Mux_h                0      1698               RISE  1       
I__199/O                           Span12Mux_h                491    2189               RISE  1       
I__200/I                           Span12Mux_v                0      2189               RISE  1       
I__200/O                           Span12Mux_v                491    2680               RISE  1       
I__201/I                           Sp12to4                    0      2680               RISE  1       
I__201/O                           Sp12to4                    428    3108               RISE  1       
I__202/I                           Span4Mux_h                 0      3108               RISE  1       
I__202/O                           Span4Mux_h                 302    3409               RISE  1       
I__203/I                           Span4Mux_v                 0      3409               RISE  1       
I__203/O                           Span4Mux_v                 351    3760               RISE  1       
I__204/I                           LocalMux                   0      3760               RISE  1       
I__204/O                           LocalMux                   330    4090               RISE  1       
I__205/I                           InMux                      0      4090               RISE  1       
I__205/O                           InMux                      259    4349               RISE  1       
d1.sync_0_LC_8_9_3/in3             LogicCell40_SEQ_MODE_1000  0      4349               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__290/I                                          ClkMux                     0      2607               RISE  1       
I__290/O                                          ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: switch_b  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_b
Clock Port        : CLK
Clock Reference   : debounce|CLK:R
Setup Time        : 1055


Data Path Delay                3697
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1055

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_b                           debounce                   0      0                  RISE  1       
switch_b_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_b_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_b_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_b_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__298/I                           Odrv12                     0      1207               RISE  1       
I__298/O                           Odrv12                     491    1698               RISE  1       
I__299/I                           Span12Mux_h                0      1698               RISE  1       
I__299/O                           Span12Mux_h                491    2189               RISE  1       
I__300/I                           Span12Mux_v                0      2189               RISE  1       
I__300/O                           Span12Mux_v                491    2680               RISE  1       
I__301/I                           Sp12to4                    0      2680               RISE  1       
I__301/O                           Sp12to4                    428    3108               RISE  1       
I__302/I                           LocalMux                   0      3108               RISE  1       
I__302/O                           LocalMux                   330    3437               RISE  1       
I__303/I                           InMux                      0      3437               RISE  1       
I__303/O                           InMux                      259    3697               RISE  1       
d2.sync_0_LC_12_15_6/in3           LogicCell40_SEQ_MODE_1000  0      3697               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__281/I                                          ClkMux                     0      2607               RISE  1       
I__281/O                                          ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led_a     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_a
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 11209


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7754
---------------------------- ------
Clock To Out Delay            11209

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__293/I                                          ClkMux                     0      2607               RISE  1       
I__293/O                                          ClkMux                     309    2915               RISE  1       
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_a_e_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__76/I                          Odrv12                     0      3455               FALL  1       
I__76/O                          Odrv12                     540    3995               FALL  1       
I__78/I                          Span12Mux_v                0      3995               FALL  1       
I__78/O                          Span12Mux_v                540    4535               FALL  1       
I__80/I                          Span12Mux_h                0      4535               FALL  1       
I__80/O                          Span12Mux_h                540    5075               FALL  1       
I__81/I                          Sp12to4                    0      5075               FALL  1       
I__81/O                          Sp12to4                    449    5524               FALL  1       
I__82/I                          Span4Mux_h                 0      5524               FALL  1       
I__82/O                          Span4Mux_h                 316    5840               FALL  1       
I__83/I                          Span4Mux_s2_v              0      5840               FALL  1       
I__83/O                          Span4Mux_s2_v              252    6092               FALL  1       
I__84/I                          LocalMux                   0      6092               FALL  1       
I__84/O                          LocalMux                   309    6401               FALL  1       
I__85/I                          IoInMux                    0      6401               FALL  1       
I__85/O                          IoInMux                    217    6618               FALL  1       
led_a_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6618               FALL  1       
led_a_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8856               FALL  1       
led_a_obuf_iopad/DIN             IO_PAD                     0      8856               FALL  1       
led_a_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   11209              FALL  1       
led_a                            debounce                   0      11209              FALL  1       

6.2.2::Path details for port: led_b     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_b
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 11293


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7838
---------------------------- ------
Clock To Out Delay            11293

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__282/I                                          ClkMux                     0      2607               RISE  1       
I__282/O                                          ClkMux                     309    2915               RISE  1       
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_b_e_LC_10_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__326/I                         Odrv12                     0      3455               FALL  1       
I__326/O                         Odrv12                     540    3995               FALL  1       
I__328/I                         Span12Mux_h                0      3995               FALL  1       
I__328/O                         Span12Mux_h                540    4535               FALL  1       
I__330/I                         Span12Mux_v                0      4535               FALL  1       
I__330/O                         Span12Mux_v                540    5075               FALL  1       
I__331/I                         Sp12to4                    0      5075               FALL  1       
I__331/O                         Sp12to4                    449    5524               FALL  1       
I__332/I                         Span4Mux_h                 0      5524               FALL  1       
I__332/O                         Span4Mux_h                 316    5840               FALL  1       
I__333/I                         Span4Mux_s3_v              0      5840               FALL  1       
I__333/O                         Span4Mux_s3_v              337    6176               FALL  1       
I__334/I                         LocalMux                   0      6176               FALL  1       
I__334/O                         LocalMux                   309    6485               FALL  1       
I__335/I                         IoInMux                    0      6485               FALL  1       
I__335/O                         IoInMux                    217    6702               FALL  1       
led_b_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6702               FALL  1       
led_b_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8940               FALL  1       
led_b_obuf_iopad/DIN             IO_PAD                     0      8940               FALL  1       
led_b_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   11293              FALL  1       
led_b                            debounce                   0      11293              FALL  1       

6.2.3::Path details for port: led_c     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_c
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 11195


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7740
---------------------------- ------
Clock To Out Delay            11195

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__295/I                                          ClkMux                     0      2607               RISE  1       
I__295/O                                          ClkMux                     309    2915               RISE  1       
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_cZ0_LC_6_8_5/lcout           LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__86/I                          Odrv12                     0      3455               FALL  1       
I__86/O                          Odrv12                     540    3995               FALL  1       
I__87/I                          Span12Mux_h                0      3995               FALL  1       
I__87/O                          Span12Mux_h                540    4535               FALL  1       
I__88/I                          Span12Mux_s10_h            0      4535               FALL  1       
I__88/O                          Span12Mux_s10_h            470    5005               FALL  1       
I__89/I                          Sp12to4                    0      5005               FALL  1       
I__89/O                          Sp12to4                    449    5454               FALL  1       
I__90/I                          Span4Mux_v                 0      5454               FALL  1       
I__90/O                          Span4Mux_v                 372    5826               FALL  1       
I__91/I                          Span4Mux_s2_v              0      5826               FALL  1       
I__91/O                          Span4Mux_s2_v              252    6078               FALL  1       
I__92/I                          LocalMux                   0      6078               FALL  1       
I__92/O                          LocalMux                   309    6387               FALL  1       
I__93/I                          IoInMux                    0      6387               FALL  1       
I__93/O                          IoInMux                    217    6604               FALL  1       
led_c_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6604               FALL  1       
led_c_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8842               FALL  1       
led_c_obuf_iopad/DIN             IO_PAD                     0      8842               FALL  1       
led_c_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   11195              FALL  1       
led_c                            debounce                   0      11195              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: switch_a  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_a
Clock Port        : CLK
Clock Reference   : debounce|CLK:R
Hold Time         : -1370


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -4285
---------------------------- ------
Hold Time                     -1370

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_a                           debounce                   0      0                  FALL  1       
switch_a_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_a_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_a_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_a_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__198/I                           Odrv12                     0      1003               FALL  1       
I__198/O                           Odrv12                     540    1543               FALL  1       
I__199/I                           Span12Mux_h                0      1543               FALL  1       
I__199/O                           Span12Mux_h                540    2083               FALL  1       
I__200/I                           Span12Mux_v                0      2083               FALL  1       
I__200/O                           Span12Mux_v                540    2623               FALL  1       
I__201/I                           Sp12to4                    0      2623               FALL  1       
I__201/O                           Sp12to4                    449    3072               FALL  1       
I__202/I                           Span4Mux_h                 0      3072               FALL  1       
I__202/O                           Span4Mux_h                 316    3387               FALL  1       
I__203/I                           Span4Mux_v                 0      3387               FALL  1       
I__203/O                           Span4Mux_v                 372    3759               FALL  1       
I__204/I                           LocalMux                   0      3759               FALL  1       
I__204/O                           LocalMux                   309    4068               FALL  1       
I__205/I                           InMux                      0      4068               FALL  1       
I__205/O                           InMux                      217    4285               FALL  1       
d1.sync_0_LC_8_9_3/in3             LogicCell40_SEQ_MODE_1000  0      4285               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__290/I                                          ClkMux                     0      2607               RISE  1       
I__290/O                                          ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: switch_b  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_b
Clock Port        : CLK
Clock Reference   : debounce|CLK:R
Hold Time         : -683


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3598
---------------------------- ------
Hold Time                      -683

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_b                           debounce                   0      0                  FALL  1       
switch_b_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_b_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_b_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_b_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__298/I                           Odrv12                     0      1003               FALL  1       
I__298/O                           Odrv12                     540    1543               FALL  1       
I__299/I                           Span12Mux_h                0      1543               FALL  1       
I__299/O                           Span12Mux_h                540    2083               FALL  1       
I__300/I                           Span12Mux_v                0      2083               FALL  1       
I__300/O                           Span12Mux_v                540    2623               FALL  1       
I__301/I                           Sp12to4                    0      2623               FALL  1       
I__301/O                           Sp12to4                    449    3072               FALL  1       
I__302/I                           LocalMux                   0      3072               FALL  1       
I__302/O                           LocalMux                   309    3380               FALL  1       
I__303/I                           InMux                      0      3380               FALL  1       
I__303/O                           InMux                      217    3598               FALL  1       
d2.sync_0_LC_12_15_6/in3           LogicCell40_SEQ_MODE_1000  0      3598               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__281/I                                          ClkMux                     0      2607               RISE  1       
I__281/O                                          ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led_a     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_a
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 10796


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7341
---------------------------- ------
Clock To Out Delay            10796

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__293/I                                          ClkMux                     0      2607               RISE  1       
I__293/O                                          ClkMux                     309    2915               RISE  1       
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_a_e_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__76/I                          Odrv12                     0      3455               RISE  1       
I__76/O                          Odrv12                     491    3946               RISE  1       
I__78/I                          Span12Mux_v                0      3946               RISE  1       
I__78/O                          Span12Mux_v                491    4437               RISE  1       
I__80/I                          Span12Mux_h                0      4437               RISE  1       
I__80/O                          Span12Mux_h                491    4928               RISE  1       
I__81/I                          Sp12to4                    0      4928               RISE  1       
I__81/O                          Sp12to4                    428    5356               RISE  1       
I__82/I                          Span4Mux_h                 0      5356               RISE  1       
I__82/O                          Span4Mux_h                 302    5657               RISE  1       
I__83/I                          Span4Mux_s2_v              0      5657               RISE  1       
I__83/O                          Span4Mux_s2_v              252    5910               RISE  1       
I__84/I                          LocalMux                   0      5910               RISE  1       
I__84/O                          LocalMux                   330    6240               RISE  1       
I__85/I                          IoInMux                    0      6240               RISE  1       
I__85/O                          IoInMux                    259    6499               RISE  1       
led_a_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6499               RISE  1       
led_a_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8505               RISE  1       
led_a_obuf_iopad/DIN             IO_PAD                     0      8505               RISE  1       
led_a_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   10796              RISE  1       
led_a                            debounce                   0      10796              RISE  1       

6.5.2::Path details for port: led_b     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_b
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 10860


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7405
---------------------------- ------
Clock To Out Delay            10860

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__282/I                                          ClkMux                     0      2607               RISE  1       
I__282/O                                          ClkMux                     309    2915               RISE  1       
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_b_e_LC_10_16_0/lcout         LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__326/I                         Odrv12                     0      3455               RISE  1       
I__326/O                         Odrv12                     491    3946               RISE  1       
I__328/I                         Span12Mux_h                0      3946               RISE  1       
I__328/O                         Span12Mux_h                491    4437               RISE  1       
I__330/I                         Span12Mux_v                0      4437               RISE  1       
I__330/O                         Span12Mux_v                491    4928               RISE  1       
I__331/I                         Sp12to4                    0      4928               RISE  1       
I__331/O                         Sp12to4                    428    5356               RISE  1       
I__332/I                         Span4Mux_h                 0      5356               RISE  1       
I__332/O                         Span4Mux_h                 302    5657               RISE  1       
I__333/I                         Span4Mux_s3_v              0      5657               RISE  1       
I__333/O                         Span4Mux_s3_v              316    5973               RISE  1       
I__334/I                         LocalMux                   0      5973               RISE  1       
I__334/O                         LocalMux                   330    6303               RISE  1       
I__335/I                         IoInMux                    0      6303               RISE  1       
I__335/O                         IoInMux                    259    6562               RISE  1       
led_b_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6562               RISE  1       
led_b_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8568               RISE  1       
led_b_obuf_iopad/DIN             IO_PAD                     0      8568               RISE  1       
led_b_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   10860              RISE  1       
led_b                            debounce                   0      10860              RISE  1       

6.5.3::Path details for port: led_c     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_c
Clock Port         : CLK
Clock Reference    : debounce|CLK:R
Clock to Out Delay : 10782


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7327
---------------------------- ------
Clock To Out Delay            10782

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               debounce                   0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                          GlobalMux                  0      2452               RISE  1       
I__280/O                                          GlobalMux                  154    2607               RISE  1       
I__295/I                                          ClkMux                     0      2607               RISE  1       
I__295/O                                          ClkMux                     309    2915               RISE  1       
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
led_cZ0_LC_6_8_5/lcout           LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__86/I                          Odrv12                     0      3455               RISE  1       
I__86/O                          Odrv12                     491    3946               RISE  1       
I__87/I                          Span12Mux_h                0      3946               RISE  1       
I__87/O                          Span12Mux_h                491    4437               RISE  1       
I__88/I                          Span12Mux_s10_h            0      4437               RISE  1       
I__88/O                          Span12Mux_s10_h            428    4865               RISE  1       
I__89/I                          Sp12to4                    0      4865               RISE  1       
I__89/O                          Sp12to4                    428    5293               RISE  1       
I__90/I                          Span4Mux_v                 0      5293               RISE  1       
I__90/O                          Span4Mux_v                 351    5643               RISE  1       
I__91/I                          Span4Mux_s2_v              0      5643               RISE  1       
I__91/O                          Span4Mux_s2_v              252    5896               RISE  1       
I__92/I                          LocalMux                   0      5896               RISE  1       
I__92/O                          LocalMux                   330    6226               RISE  1       
I__93/I                          IoInMux                    0      6226               RISE  1       
I__93/O                          IoInMux                    259    6485               RISE  1       
led_c_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6485               RISE  1       
led_c_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8491               RISE  1       
led_c_obuf_iopad/DIN             IO_PAD                     0      8491               RISE  1       
led_c_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   10782              RISE  1       
led_c                            debounce                   0      10782              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : led_b_e_LC_10_16_0/ce
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 1708p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  9455

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              4292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7747
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1708  RISE       2
I__378/I                               Odrv4                          0              3455   1708  RISE       1
I__378/O                               Odrv4                        351              3806   1708  RISE       1
I__380/I                               Span4Mux_v                     0              3806   1708  RISE       1
I__380/O                               Span4Mux_v                   351              4157   1708  RISE       1
I__382/I                               LocalMux                       0              4157   1708  RISE       1
I__382/O                               LocalMux                     330              4486   1708  RISE       1
I__383/I                               InMux                          0              4486   1708  RISE       1
I__383/O                               InMux                        259              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/in0     LogicCell40_SEQ_MODE_0000      0              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/lcout   LogicCell40_SEQ_MODE_0000    449              5195   1708  RISE       1
I__359/I                               LocalMux                       0              5195   1708  RISE       1
I__359/O                               LocalMux                     330              5524   1708  RISE       1
I__360/I                               InMux                          0              5524   1708  RISE       1
I__360/O                               InMux                        259              5784   1708  RISE       1
I__361/I                               CascadeMux                     0              5784   1708  RISE       1
I__361/O                               CascadeMux                     0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000      0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    379              6162   1708  RISE       1
I__321/I                               Odrv4                          0              6162   1708  RISE       1
I__321/O                               Odrv4                        351              6513   1708  RISE       1
I__322/I                               Span4Mux_h                     0              6513   1708  RISE       1
I__322/O                               Span4Mux_h                   302              6815   1708  RISE       1
I__323/I                               LocalMux                       0              6815   1708  RISE       1
I__323/O                               LocalMux                     330              7144   1708  RISE       1
I__324/I                               CEMux                          0              7144   1708  RISE       1
I__324/O                               CEMux                        603              7747   1708  RISE       1
led_b_e_LC_10_16_0/ce                  LogicCell40_SEQ_MODE_1000      0              7747   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_16_LC_9_15_7/sr
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_16_LC_9_15_7/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_15_LC_9_15_6/sr
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_15_LC_9_15_6/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_14_LC_9_15_5/sr
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_14_LC_9_15_5/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_13_LC_9_15_4/sr
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_13_LC_9_15_4/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_12_LC_9_15_3/sr
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_12_LC_9_15_3/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_11_LC_9_15_2/sr
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_11_LC_9_15_2/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_10_LC_9_15_1/sr
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_10_LC_9_15_1/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_9_LC_9_15_0/sr
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__255/I                                      SRMux                          0              6822   1967  RISE       1
I__255/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_9_LC_9_15_0/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_1_LC_10_14_4/sr
Capture Clock    : d2.count_1_LC_10_14_4/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__256/I                                      SRMux                          0              6822   1967  RISE       1
I__256/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_1_LC_10_14_4/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_0_LC_10_14_1/sr
Capture Clock    : d2.count_0_LC_10_14_1/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__256/I                                      SRMux                          0              6822   1967  RISE       1
I__256/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_0_LC_10_14_1/sr                      LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_8_LC_9_14_7/sr
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_8_LC_9_14_7/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_7_LC_9_14_6/sr
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_7_LC_9_14_6/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_6_LC_9_14_5/sr
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_6_LC_9_14_5/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_5_LC_9_14_4/sr
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_5_LC_9_14_4/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_4_LC_9_14_3/sr
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_4_LC_9_14_3/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_3_LC_9_14_2/sr
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_3_LC_9_14_2/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.count_2_LC_9_14_1/sr
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 6540p
Path slack       : 1967p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3830
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7285
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__315/I                                      LocalMux                       0              3455   1967  RISE       1
I__315/O                                      LocalMux                     330              3785   1967  RISE       1
I__318/I                                      InMux                          0              3785   1967  RISE       1
I__318/O                                      InMux                        259              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/in1              LogicCell40_SEQ_MODE_0000      0              4044   1967  RISE       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    400              4444   1967  RISE       1
I__304/I                                      Odrv4                          0              4444   1967  RISE       1
I__304/O                                      Odrv4                        351              4795   1967  RISE       1
I__305/I                                      Span4Mux_v                     0              4795   1967  RISE       1
I__305/O                                      Span4Mux_v                   351              5145   1967  RISE       1
I__306/I                                      Span4Mux_s3_v                  0              5145   1967  RISE       1
I__306/O                                      Span4Mux_s3_v                316              5461   1967  RISE       1
I__307/I                                      LocalMux                       0              5461   1967  RISE       1
I__307/O                                      LocalMux                     330              5791   1967  RISE       1
I__308/I                                      IoInMux                        0              5791   1967  RISE       1
I__308/O                                      IoInMux                      259              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6050   1967  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6667   1967  RISE      17
I__253/I                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__253/O                                      gio2CtrlBuf                    0              6667   1967  RISE       1
I__254/I                                      GlobalMux                      0              6667   1967  RISE       1
I__254/O                                      GlobalMux                    154              6822   1967  RISE       1
I__257/I                                      SRMux                          0              6822   1967  RISE       1
I__257/O                                      SRMux                        463              7285   1967  RISE       1
d2.count_2_LC_9_14_1/sr                       LogicCell40_SEQ_MODE_1000      0              7285   1967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_0_LC_5_10_1/sr
Capture Clock    : d1.count_0_LC_5_10_1/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__213/I                                      SRMux                          0              6738   2051  RISE       1
I__213/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_0_LC_5_10_1/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_1_LC_5_10_0/sr
Capture Clock    : d1.count_1_LC_5_10_0/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__213/I                                      SRMux                          0              6738   2051  RISE       1
I__213/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_1_LC_5_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_8_LC_6_11_7/sr
Capture Clock    : d1.count_8_LC_6_11_7/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_8_LC_6_11_7/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_7_LC_6_11_6/sr
Capture Clock    : d1.count_7_LC_6_11_6/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_7_LC_6_11_6/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_6_LC_6_11_5/sr
Capture Clock    : d1.count_6_LC_6_11_5/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_6_LC_6_11_5/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_5_LC_6_11_4/sr
Capture Clock    : d1.count_5_LC_6_11_4/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_5_LC_6_11_4/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_4_LC_6_11_3/sr
Capture Clock    : d1.count_4_LC_6_11_3/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_4_LC_6_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_3_LC_6_11_2/sr
Capture Clock    : d1.count_3_LC_6_11_2/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_3_LC_6_11_2/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_2_LC_6_11_1/sr
Capture Clock    : d1.count_2_LC_6_11_1/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__214/I                                      SRMux                          0              6738   2051  RISE       1
I__214/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_2_LC_6_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_16_LC_6_12_7/sr
Capture Clock    : d1.count_16_LC_6_12_7/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_16_LC_6_12_7/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_15_LC_6_12_6/sr
Capture Clock    : d1.count_15_LC_6_12_6/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_15_LC_6_12_6/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_14_LC_6_12_5/sr
Capture Clock    : d1.count_14_LC_6_12_5/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_14_LC_6_12_5/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_13_LC_6_12_4/sr
Capture Clock    : d1.count_13_LC_6_12_4/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_13_LC_6_12_4/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_12_LC_6_12_3/sr
Capture Clock    : d1.count_12_LC_6_12_3/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_12_LC_6_12_3/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_11_LC_6_12_2/sr
Capture Clock    : d1.count_11_LC_6_12_2/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_11_LC_6_12_2/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_10_LC_6_12_1/sr
Capture Clock    : d1.count_10_LC_6_12_1/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_10_LC_6_12_1/sr                      LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.count_9_LC_6_12_0/sr
Capture Clock    : d1.count_9_LC_6_12_0/clk
Setup Constraint : 6540p
Path slack       : 2052p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -203
---------------------------------------------   ---- 
End-of-path required time (ps)                  9252

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3745
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                                      LocalMux                       0              3455   2051  RISE       1
I__134/O                                      LocalMux                     330              3785   2051  RISE       1
I__137/I                                      InMux                          0              3785   2051  RISE       1
I__137/O                                      InMux                        259              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/in0               LogicCell40_SEQ_MODE_0000      0              4044   2051  RISE       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    449              4493   2051  RISE       1
I__129/I                                      Odrv4                          0              4493   2051  RISE       1
I__129/O                                      Odrv4                        351              4844   2051  RISE       1
I__130/I                                      Span4Mux_h                     0              4844   2051  RISE       1
I__130/O                                      Span4Mux_h                   302              5145   2051  RISE       1
I__131/I                                      Span4Mux_s3_h                  0              5145   2051  RISE       1
I__131/O                                      Span4Mux_s3_h                231              5377   2051  RISE       1
I__132/I                                      LocalMux                       0              5377   2051  RISE       1
I__132/O                                      LocalMux                     330              5707   2051  RISE       1
I__133/I                                      IoInMux                        0              5707   2051  RISE       1
I__133/O                                      IoInMux                      259              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5966   2051  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6583   2051  RISE      17
I__211/I                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__211/O                                      gio2CtrlBuf                    0              6583   2051  RISE       1
I__212/I                                      GlobalMux                      0              6583   2051  RISE       1
I__212/O                                      GlobalMux                    154              6738   2051  RISE       1
I__215/I                                      SRMux                          0              6738   2051  RISE       1
I__215/O                                      SRMux                        463              7200   2051  RISE       1
d1.count_9_LC_6_12_0/sr                       LogicCell40_SEQ_MODE_1000      0              7200   2051  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_16_LC_9_15_7/in3
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 6540p
Path slack       : 2655p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3072
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
d2.count_14_LC_9_15_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   2655  RISE       1
d2.count_14_LC_9_15_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   2655  RISE       2
d2.count_15_LC_9_15_6/carryin            LogicCell40_SEQ_MODE_1000      0              6141   2655  RISE       1
d2.count_15_LC_9_15_6/carryout           LogicCell40_SEQ_MODE_1000    126              6268   2655  RISE       1
I__275/I                                 InMux                          0              6268   2655  RISE       1
I__275/O                                 InMux                        259              6527   2655  RISE       1
d2.count_16_LC_9_15_7/in3                LogicCell40_SEQ_MODE_1000      0              6527   2655  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_16_LC_6_12_7/in3
Capture Clock    : d1.count_16_LC_6_12_7/clk
Setup Constraint : 6540p
Path slack       : 2655p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3072
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d1.count_11_LC_6_12_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d1.count_11_LC_6_12_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d1.count_12_LC_6_12_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d1.count_12_LC_6_12_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d1.count_13_LC_6_12_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d1.count_13_LC_6_12_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
d1.count_14_LC_6_12_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   2655  RISE       1
d1.count_14_LC_6_12_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   2655  RISE       2
d1.count_15_LC_6_12_6/carryin            LogicCell40_SEQ_MODE_1000      0              6141   2655  RISE       1
d1.count_15_LC_6_12_6/carryout           LogicCell40_SEQ_MODE_1000    126              6268   2655  RISE       1
I__223/I                                 InMux                          0              6268   2655  RISE       1
I__223/O                                 InMux                        259              6527   2655  RISE       1
d1.count_16_LC_6_12_7/in3                LogicCell40_SEQ_MODE_1000      0              6527   2655  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_15_LC_6_12_6/in3
Capture Clock    : d1.count_15_LC_6_12_6/clk
Setup Constraint : 6540p
Path slack       : 2781p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2946
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d1.count_11_LC_6_12_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d1.count_11_LC_6_12_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d1.count_12_LC_6_12_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d1.count_12_LC_6_12_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d1.count_13_LC_6_12_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d1.count_13_LC_6_12_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
d1.count_14_LC_6_12_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   2655  RISE       1
d1.count_14_LC_6_12_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   2655  RISE       2
I__224/I                                 InMux                          0              6141   2781  RISE       1
I__224/O                                 InMux                        259              6401   2781  RISE       1
d1.count_15_LC_6_12_6/in3                LogicCell40_SEQ_MODE_1000      0              6401   2781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_15_LC_9_15_6/in3
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 6540p
Path slack       : 2781p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2946
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
d2.count_14_LC_9_15_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   2655  RISE       1
d2.count_14_LC_9_15_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   2655  RISE       2
I__276/I                                 InMux                          0              6141   2781  RISE       1
I__276/O                                 InMux                        259              6401   2781  RISE       1
d2.count_15_LC_9_15_6/in3                LogicCell40_SEQ_MODE_1000      0              6401   2781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_14_LC_6_12_5/in3
Capture Clock    : d1.count_14_LC_6_12_5/clk
Setup Constraint : 6540p
Path slack       : 2907p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2820
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d1.count_11_LC_6_12_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d1.count_11_LC_6_12_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d1.count_12_LC_6_12_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d1.count_12_LC_6_12_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d1.count_13_LC_6_12_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d1.count_13_LC_6_12_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
I__230/I                                 InMux                          0              6015   2907  RISE       1
I__230/O                                 InMux                        259              6275   2907  RISE       1
d1.count_14_LC_6_12_5/in3                LogicCell40_SEQ_MODE_1000      0              6275   2907  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_14_LC_9_15_5/in3
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 6540p
Path slack       : 2907p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2820
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
d2.count_13_LC_9_15_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   2655  RISE       1
d2.count_13_LC_9_15_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   2655  RISE       2
I__277/I                                 InMux                          0              6015   2907  RISE       1
I__277/O                                 InMux                        259              6275   2907  RISE       1
d2.count_14_LC_9_15_5/in3                LogicCell40_SEQ_MODE_1000      0              6275   2907  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_6_11_3/lcout
Path End         : led_a_e_LC_6_9_3/ce
Capture Clock    : led_a_e_LC_6_9_3/clk
Setup Constraint : 6540p
Path slack       : 2991p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  9455

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3009
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_6_11_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   2991  RISE       2
I__96/I                               LocalMux                       0              3455   2991  RISE       1
I__96/O                               LocalMux                     330              3785   2991  RISE       1
I__98/I                               InMux                          0              3785   2991  RISE       1
I__98/O                               InMux                        259              4044   2991  RISE       1
d1.count_RNIVLCE_4_LC_6_10_5/in0      LogicCell40_SEQ_MODE_0000      0              4044   2991  RISE       1
d1.count_RNIVLCE_4_LC_6_10_5/lcout    LogicCell40_SEQ_MODE_0000    449              4493   2991  RISE       1
I__127/I                              LocalMux                       0              4493   2991  RISE       1
I__127/O                              LocalMux                     330              4823   2991  RISE       1
I__128/I                              InMux                          0              4823   2991  RISE       1
I__128/O                              InMux                        259              5082   2991  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/in0    LogicCell40_SEQ_MODE_0000      0              5082   2991  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_0000    449              5531   2991  RISE       1
I__143/I                              LocalMux                       0              5531   2991  RISE       1
I__143/O                              LocalMux                     330              5861   2991  RISE       1
I__144/I                              CEMux                          0              5861   2991  RISE       1
I__144/O                              CEMux                        603              6464   2991  RISE       1
led_a_e_LC_6_9_3/ce                   LogicCell40_SEQ_MODE_1000      0              6464   2991  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.state_LC_10_15_1/in2
Capture Clock    : d2.state_LC_10_15_1/clk
Setup Constraint : 6540p
Path slack       : 2991p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -372
---------------------------------------------   ---- 
End-of-path required time (ps)                  9083

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2637
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1708  RISE       2
I__378/I                               Odrv4                          0              3455   1708  RISE       1
I__378/O                               Odrv4                        351              3806   1708  RISE       1
I__380/I                               Span4Mux_v                     0              3806   1708  RISE       1
I__380/O                               Span4Mux_v                   351              4157   1708  RISE       1
I__382/I                               LocalMux                       0              4157   1708  RISE       1
I__382/O                               LocalMux                     330              4486   1708  RISE       1
I__383/I                               InMux                          0              4486   1708  RISE       1
I__383/O                               InMux                        259              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/in0     LogicCell40_SEQ_MODE_0000      0              4746   1708  RISE       1
d2.count_RNI3QT21_4_LC_10_15_4/lcout   LogicCell40_SEQ_MODE_0000    449              5195   1708  RISE       1
I__359/I                               LocalMux                       0              5195   1708  RISE       1
I__359/O                               LocalMux                     330              5524   1708  RISE       1
I__360/I                               InMux                          0              5524   1708  RISE       1
I__360/O                               InMux                        259              5784   1708  RISE       1
I__361/I                               CascadeMux                     0              5784   1708  RISE       1
I__361/O                               CascadeMux                     0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000      0              5784   1708  RISE       1
d2.count_RNID7FT1_15_LC_10_15_0/ltout  LogicCell40_SEQ_MODE_0000    309              6092   2991  RISE       1
I__245/I                               CascadeMux                     0              6092   2991  RISE       1
I__245/O                               CascadeMux                     0              6092   2991  RISE       1
d2.state_LC_10_15_1/in2                LogicCell40_SEQ_MODE_1000      0              6092   2991  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_13_LC_6_12_4/in3
Capture Clock    : d1.count_13_LC_6_12_4/clk
Setup Constraint : 6540p
Path slack       : 3034p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2693
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d1.count_11_LC_6_12_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d1.count_11_LC_6_12_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d1.count_12_LC_6_12_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d1.count_12_LC_6_12_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
I__235/I                                 InMux                          0              5889   3033  RISE       1
I__235/O                                 InMux                        259              6148   3033  RISE       1
d1.count_13_LC_6_12_4/in3                LogicCell40_SEQ_MODE_1000      0              6148   3033  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_13_LC_9_15_4/in3
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 6540p
Path slack       : 3034p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2693
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
d2.count_12_LC_9_15_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   2655  RISE       1
d2.count_12_LC_9_15_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   2655  RISE       2
I__278/I                                 InMux                          0              5889   3033  RISE       1
I__278/O                                 InMux                        259              6148   3033  RISE       1
d2.count_13_LC_9_15_4/in3                LogicCell40_SEQ_MODE_1000      0              6148   3033  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_12_LC_6_12_3/in3
Capture Clock    : d1.count_12_LC_6_12_3/clk
Setup Constraint : 6540p
Path slack       : 3160p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2567
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d1.count_11_LC_6_12_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d1.count_11_LC_6_12_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
I__149/I                                 InMux                          0              5763   3160  RISE       1
I__149/O                                 InMux                        259              6022   3160  RISE       1
d1.count_12_LC_6_12_3/in3                LogicCell40_SEQ_MODE_1000      0              6022   3160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_12_LC_9_15_3/in3
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 6540p
Path slack       : 3160p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2567
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
d2.count_11_LC_9_15_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   2655  RISE       1
d2.count_11_LC_9_15_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   2655  RISE       2
I__236/I                                 InMux                          0              5763   3160  RISE       1
I__236/O                                 InMux                        259              6022   3160  RISE       1
d2.count_12_LC_9_15_3/in3                LogicCell40_SEQ_MODE_1000      0              6022   3160  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_11_LC_6_12_2/in3
Capture Clock    : d1.count_11_LC_6_12_2/clk
Setup Constraint : 6540p
Path slack       : 3286p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2441
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d1.count_10_LC_6_12_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d1.count_10_LC_6_12_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
I__155/I                                 InMux                          0              5636   3286  RISE       1
I__155/O                                 InMux                        259              5896   3286  RISE       1
d1.count_11_LC_6_12_2/in3                LogicCell40_SEQ_MODE_1000      0              5896   3286  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_11_LC_9_15_2/in3
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 6540p
Path slack       : 3286p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2441
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
d2.count_10_LC_9_15_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   2655  RISE       1
d2.count_10_LC_9_15_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   2655  RISE       2
I__237/I                                 InMux                          0              5636   3286  RISE       1
I__237/O                                 InMux                        259              5896   3286  RISE       1
d2.count_11_LC_9_15_2/in3                LogicCell40_SEQ_MODE_1000      0              5896   3286  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_6_12_7/lcout
Path End         : led_a_e_LC_6_9_3/in0
Capture Clock    : led_a_e_LC_6_9_3/clk
Setup Constraint : 6540p
Path slack       : 3321p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2209
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5664
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_6_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3321  RISE       2
I__216/I                             Odrv4                          0              3455   3321  RISE       1
I__216/O                             Odrv4                        351              3806   3321  RISE       1
I__218/I                             Span4Mux_h                     0              3806   3321  RISE       1
I__218/O                             Span4Mux_h                   302              4107   3321  RISE       1
I__220/I                             LocalMux                       0              4107   3321  RISE       1
I__220/O                             LocalMux                     330              4437   3321  RISE       1
I__221/I                             InMux                          0              4437   3321  RISE       1
I__221/O                             InMux                        259              4697   3321  RISE       1
I__222/I                             CascadeMux                     0              4697   3321  RISE       1
I__222/O                             CascadeMux                     0              4697   3321  RISE       1
d1.count_RNIDTDH_16_LC_6_10_6/in2    LogicCell40_SEQ_MODE_0000      0              4697   3321  RISE       1
d1.count_RNIDTDH_16_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    379              5075   3321  RISE       2
I__124/I                             LocalMux                       0              5075   3321  RISE       1
I__124/O                             LocalMux                     330              5405   3321  RISE       1
I__126/I                             InMux                          0              5405   3321  RISE       1
I__126/O                             InMux                        259              5664   3321  RISE       1
led_a_e_LC_6_9_3/in0                 LogicCell40_SEQ_MODE_1000      0              5664   3321  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_10_LC_6_12_1/in3
Capture Clock    : d1.count_10_LC_6_12_1/clk
Setup Constraint : 6540p
Path slack       : 3412p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2315
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d1.count_9_LC_6_12_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d1.count_9_LC_6_12_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
I__160/I                                 InMux                          0              5510   3412  RISE       1
I__160/O                                 InMux                        259              5770   3412  RISE       1
d1.count_10_LC_6_12_1/in3                LogicCell40_SEQ_MODE_1000      0              5770   3412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_10_LC_9_15_1/in3
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 6540p
Path slack       : 3412p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2315
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
d2.count_9_LC_9_15_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   2655  RISE       1
d2.count_9_LC_9_15_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   2655  RISE       2
I__238/I                                 InMux                          0              5510   3412  RISE       1
I__238/O                                 InMux                        259              5770   3412  RISE       1
d2.count_10_LC_9_15_1/in3                LogicCell40_SEQ_MODE_1000      0              5770   3412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_6_12_7/lcout
Path End         : d1.state_LC_6_10_3/in3
Capture Clock    : d1.state_LC_6_10_3/clk
Setup Constraint : 6540p
Path slack       : 3518p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2209
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5664
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_6_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3321  RISE       2
I__216/I                             Odrv4                          0              3455   3321  RISE       1
I__216/O                             Odrv4                        351              3806   3321  RISE       1
I__218/I                             Span4Mux_h                     0              3806   3321  RISE       1
I__218/O                             Span4Mux_h                   302              4107   3321  RISE       1
I__220/I                             LocalMux                       0              4107   3321  RISE       1
I__220/O                             LocalMux                     330              4437   3321  RISE       1
I__221/I                             InMux                          0              4437   3321  RISE       1
I__221/O                             InMux                        259              4697   3321  RISE       1
I__222/I                             CascadeMux                     0              4697   3321  RISE       1
I__222/O                             CascadeMux                     0              4697   3321  RISE       1
d1.count_RNIDTDH_16_LC_6_10_6/in2    LogicCell40_SEQ_MODE_0000      0              4697   3321  RISE       1
d1.count_RNIDTDH_16_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    379              5075   3321  RISE       2
I__123/I                             LocalMux                       0              5075   3517  RISE       1
I__123/O                             LocalMux                     330              5405   3517  RISE       1
I__125/I                             InMux                          0              5405   3517  RISE       1
I__125/O                             InMux                        259              5664   3517  RISE       1
d1.state_LC_6_10_3/in3               LogicCell40_SEQ_MODE_1000      0              5664   3517  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_9_LC_6_12_0/in3
Capture Clock    : d1.count_9_LC_6_12_0/clk
Setup Constraint : 6540p
Path slack       : 3539p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2188
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d1.count_8_LC_6_11_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d1.count_8_LC_6_11_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_6_12_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
I__166/I                                 InMux                          0              5384   3538  RISE       1
I__166/O                                 InMux                        259              5643   3538  RISE       1
d1.count_9_LC_6_12_0/in3                 LogicCell40_SEQ_MODE_1000      0              5643   3538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_9_LC_9_15_0/in3
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 6540p
Path slack       : 3539p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2188
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
d2.count_8_LC_9_14_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   2655  RISE       1
d2.count_8_LC_9_14_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   2655  RISE       1
IN_MUX_bfv_9_15_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   2655  RISE       2
I__239/I                                 InMux                          0              5384   3538  RISE       1
I__239/O                                 InMux                        259              5643   3538  RISE       1
d2.count_9_LC_9_15_0/in3                 LogicCell40_SEQ_MODE_1000      0              5643   3538  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_6_11_3/lcout
Path End         : d1.state_LC_6_10_3/in2
Capture Clock    : d1.state_LC_6_10_3/clk
Setup Constraint : 6540p
Path slack       : 3636p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -372
---------------------------------------------   ---- 
End-of-path required time (ps)                  9083

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1992
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_6_11_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   2991  RISE       2
I__96/I                               LocalMux                       0              3455   2991  RISE       1
I__96/O                               LocalMux                     330              3785   2991  RISE       1
I__98/I                               InMux                          0              3785   2991  RISE       1
I__98/O                               InMux                        259              4044   2991  RISE       1
d1.count_RNIVLCE_4_LC_6_10_5/in0      LogicCell40_SEQ_MODE_0000      0              4044   2991  RISE       1
d1.count_RNIVLCE_4_LC_6_10_5/lcout    LogicCell40_SEQ_MODE_0000    449              4493   2991  RISE       1
I__127/I                              LocalMux                       0              4493   2991  RISE       1
I__127/O                              LocalMux                     330              4823   2991  RISE       1
I__128/I                              InMux                          0              4823   2991  RISE       1
I__128/O                              InMux                        259              5082   2991  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/in0    LogicCell40_SEQ_MODE_0000      0              5082   2991  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/ltout  LogicCell40_SEQ_MODE_0000    365              5447   3636  RISE       1
I__142/I                              CascadeMux                     0              5447   3636  RISE       1
I__142/O                              CascadeMux                     0              5447   3636  RISE       1
d1.state_LC_6_10_3/in2                LogicCell40_SEQ_MODE_1000      0              5447   3636  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_8_LC_6_11_7/in3
Capture Clock    : d1.count_8_LC_6_11_7/clk
Setup Constraint : 6540p
Path slack       : 3861p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1866
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d1.count_7_LC_6_11_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d1.count_7_LC_6_11_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
I__173/I                                 InMux                          0              5061   3861  RISE       1
I__173/O                                 InMux                        259              5321   3861  RISE       1
d1.count_8_LC_6_11_7/in3                 LogicCell40_SEQ_MODE_1000      0              5321   3861  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_8_LC_9_14_7/in3
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 6540p
Path slack       : 3861p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1866
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
d2.count_7_LC_9_14_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   2655  RISE       1
d2.count_7_LC_9_14_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   2655  RISE       2
I__240/I                                 InMux                          0              5061   3861  RISE       1
I__240/O                                 InMux                        259              5321   3861  RISE       1
d2.count_8_LC_9_14_7/in3                 LogicCell40_SEQ_MODE_1000      0              5321   3861  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : d2.state_LC_10_15_1/in0
Capture Clock    : d2.state_LC_10_15_1/clk
Setup Constraint : 6540p
Path slack       : 3903p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1627
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   2683  RISE       3
I__398/I                              LocalMux                       0              3455   3903  RISE       1
I__398/O                              LocalMux                     330              3785   3903  RISE       1
I__401/I                              InMux                          0              3785   3903  RISE       1
I__401/O                              InMux                        259              4044   3903  RISE       1
d2.count_RNIH28Q_16_LC_10_15_2/in0    LogicCell40_SEQ_MODE_0000      0              4044   3903  RISE       1
d2.count_RNIH28Q_16_LC_10_15_2/lcout  LogicCell40_SEQ_MODE_0000    449              4493   3903  RISE       2
I__336/I                              LocalMux                       0              4493   3903  RISE       1
I__336/O                              LocalMux                     330              4823   3903  RISE       1
I__338/I                              InMux                          0              4823   3903  RISE       1
I__338/O                              InMux                        259              5082   3903  RISE       1
d2.state_LC_10_15_1/in0               LogicCell40_SEQ_MODE_1000      0              5082   3903  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : led_b_e_LC_10_16_0/in0
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 3903p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1627
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   2683  RISE       3
I__398/I                              LocalMux                       0              3455   3903  RISE       1
I__398/O                              LocalMux                     330              3785   3903  RISE       1
I__401/I                              InMux                          0              3785   3903  RISE       1
I__401/O                              InMux                        259              4044   3903  RISE       1
d2.count_RNIH28Q_16_LC_10_15_2/in0    LogicCell40_SEQ_MODE_0000      0              4044   3903  RISE       1
d2.count_RNIH28Q_16_LC_10_15_2/lcout  LogicCell40_SEQ_MODE_0000    449              4493   3903  RISE       2
I__337/I                              LocalMux                       0              4493   3903  RISE       1
I__337/O                              LocalMux                     330              4823   3903  RISE       1
I__339/I                              InMux                          0              4823   3903  RISE       1
I__339/O                              InMux                        259              5082   3903  RISE       1
led_b_e_LC_10_16_0/in0                LogicCell40_SEQ_MODE_1000      0              5082   3903  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_7_LC_6_11_6/in3
Capture Clock    : d1.count_7_LC_6_11_6/clk
Setup Constraint : 6540p
Path slack       : 3987p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1740
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d1.count_6_LC_6_11_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d1.count_6_LC_6_11_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
I__178/I                                 InMux                          0              4935   3987  RISE       1
I__178/O                                 InMux                        259              5195   3987  RISE       1
d1.count_7_LC_6_11_6/in3                 LogicCell40_SEQ_MODE_1000      0              5195   3987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_7_LC_9_14_6/in3
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 6540p
Path slack       : 3987p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1740
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
d2.count_6_LC_9_14_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   2655  RISE       1
d2.count_6_LC_9_14_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   2655  RISE       2
I__241/I                                 InMux                          0              4935   3987  RISE       1
I__241/O                                 InMux                        259              5195   3987  RISE       1
d2.count_7_LC_9_14_6/in3                 LogicCell40_SEQ_MODE_1000      0              5195   3987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_6_LC_6_11_5/in3
Capture Clock    : d1.count_6_LC_6_11_5/clk
Setup Constraint : 6540p
Path slack       : 4114p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1613
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d1.count_5_LC_6_11_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d1.count_5_LC_6_11_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
I__183/I                                 InMux                          0              4809   4113  RISE       1
I__183/O                                 InMux                        259              5068   4113  RISE       1
d1.count_6_LC_6_11_5/in3                 LogicCell40_SEQ_MODE_1000      0              5068   4113  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_6_LC_9_14_5/in3
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 6540p
Path slack       : 4114p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1613
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
d2.count_5_LC_9_14_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   2655  RISE       1
d2.count_5_LC_9_14_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   2655  RISE       2
I__242/I                                 InMux                          0              4809   4113  RISE       1
I__242/O                                 InMux                        259              5068   4113  RISE       1
d2.count_6_LC_9_14_5/in3                 LogicCell40_SEQ_MODE_1000      0              5068   4113  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_5_LC_6_11_4/in3
Capture Clock    : d1.count_5_LC_6_11_4/clk
Setup Constraint : 6540p
Path slack       : 4240p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1487
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d1.count_4_LC_6_11_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d1.count_4_LC_6_11_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
I__188/I                                 InMux                          0              4683   4240  RISE       1
I__188/O                                 InMux                        259              4942   4240  RISE       1
d1.count_5_LC_6_11_4/in3                 LogicCell40_SEQ_MODE_1000      0              4942   4240  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_5_LC_9_14_4/in3
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 6540p
Path slack       : 4240p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1487
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
d2.count_4_LC_9_14_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   2655  RISE       1
d2.count_4_LC_9_14_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   2655  RISE       2
I__243/I                                 InMux                          0              4683   4240  RISE       1
I__243/O                                 InMux                        259              4942   4240  RISE       1
d2.count_5_LC_9_14_4/in3                 LogicCell40_SEQ_MODE_1000      0              4942   4240  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_4_LC_6_11_3/in3
Capture Clock    : d1.count_4_LC_6_11_3/clk
Setup Constraint : 6540p
Path slack       : 4366p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1361
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d1.count_3_LC_6_11_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d1.count_3_LC_6_11_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
I__94/I                                  InMux                          0              4556   4366  RISE       1
I__94/O                                  InMux                        259              4816   4366  RISE       1
d1.count_4_LC_6_11_3/in3                 LogicCell40_SEQ_MODE_1000      0              4816   4366  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_4_LC_9_14_3/in3
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 6540p
Path slack       : 4366p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1361
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
d2.count_3_LC_9_14_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   2655  RISE       1
d2.count_3_LC_9_14_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   2655  RISE       2
I__244/I                                 InMux                          0              4556   4366  RISE       1
I__244/O                                 InMux                        259              4816   4366  RISE       1
d2.count_4_LC_9_14_3/in3                 LogicCell40_SEQ_MODE_1000      0              4816   4366  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_3_LC_6_11_2/in3
Capture Clock    : d1.count_3_LC_6_11_2/clk
Setup Constraint : 6540p
Path slack       : 4492p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1235
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
I__99/I                                  InMux                          0              4430   4492  RISE       1
I__99/O                                  InMux                        259              4690   4492  RISE       1
d1.count_3_LC_6_11_2/in3                 LogicCell40_SEQ_MODE_1000      0              4690   4492  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_3_LC_9_14_2/in3
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 6540p
Path slack       : 4492p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1235
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   2655  RISE       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   2655  RISE       2
I__194/I                                 InMux                          0              4430   4492  RISE       1
I__194/O                                 InMux                        259              4690   4492  RISE       1
d2.count_3_LC_9_14_2/in3                 LogicCell40_SEQ_MODE_1000      0              4690   4492  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_2_LC_6_11_1/in3
Capture Clock    : d1.count_2_LC_6_11_1/clk
Setup Constraint : 6540p
Path slack       : 4619p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1108
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__116/I                                 LocalMux                       0              3455   2655  RISE       1
I__116/O                                 LocalMux                     330              3785   2655  RISE       1
I__119/I                                 InMux                          0              3785   2655  RISE       1
I__119/O                                 InMux                        259              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
I__104/I                                 InMux                          0              4304   4618  RISE       1
I__104/O                                 InMux                        259              4563   4618  RISE       1
d1.count_2_LC_6_11_1/in3                 LogicCell40_SEQ_MODE_1000      0              4563   4618  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_2_LC_9_14_1/in3
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 6540p
Path slack       : 4619p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1108
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__367/I                                 LocalMux                       0              3455   2655  RISE       1
I__367/O                                 LocalMux                     330              3785   2655  RISE       1
I__370/I                                 InMux                          0              3785   2655  RISE       1
I__370/O                                 InMux                        259              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   2655  RISE       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   2655  RISE       2
I__195/I                                 InMux                          0              4304   4618  RISE       1
I__195/O                                 InMux                        259              4563   4618  RISE       1
d2.count_2_LC_9_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              4563   4618  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : led_cZ0_LC_6_8_5/in3
Capture Clock    : led_cZ0_LC_6_8_5/clk
Setup Constraint : 6540p
Path slack       : 4787p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               940
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__135/I                  Odrv4                          0              3455   4787  RISE       1
I__135/O                  Odrv4                        351              3806   4787  RISE       1
I__139/I                  LocalMux                       0              3806   4787  RISE       1
I__139/O                  LocalMux                     330              4136   4787  RISE       1
I__141/I                  InMux                          0              4136   4787  RISE       1
I__141/O                  InMux                        259              4395   4787  RISE       1
led_cZ0_LC_6_8_5/in3      LogicCell40_SEQ_MODE_1000      0              4395   4787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__295/I                                          ClkMux                         0              2607  RISE       1
I__295/O                                          ClkMux                       309              2915  RISE       1
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.state_LC_6_10_3/in0
Capture Clock    : d1.state_LC_6_10_3/clk
Setup Constraint : 6540p
Path slack       : 4941p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2100  RISE       3
I__206/I                  LocalMux                       0              3455   2100  RISE       1
I__206/O                  LocalMux                     330              3785   2100  RISE       1
I__209/I                  InMux                          0              3785   4941  RISE       1
I__209/O                  InMux                        259              4044   4941  RISE       1
d1.state_LC_6_10_3/in0    LogicCell40_SEQ_MODE_1000      0              4044   4941  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_0_LC_5_10_1/in0
Capture Clock    : d1.count_0_LC_5_10_1/clk
Setup Constraint : 6540p
Path slack       : 4941p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__118/I                    LocalMux                       0              3455   4941  RISE       1
I__118/O                    LocalMux                     330              3785   4941  RISE       1
I__122/I                    InMux                          0              3785   4941  RISE       1
I__122/O                    InMux                        259              4044   4941  RISE       1
d1.count_0_LC_5_10_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   4941  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_1_LC_10_14_4/in0
Capture Clock    : d2.count_1_LC_10_14_4/clk
Setup Constraint : 6540p
Path slack       : 4941p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -470
---------------------------------------------   ---- 
End-of-path required time (ps)                  8985

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__368/I                     LocalMux                       0              3455   4941  RISE       1
I__368/O                     LocalMux                     330              3785   4941  RISE       1
I__372/I                     InMux                          0              3785   4941  RISE       1
I__372/O                     InMux                        259              4044   4941  RISE       1
d2.count_1_LC_10_14_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   4941  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.state_LC_10_15_1/in1
Capture Clock    : d2.state_LC_10_15_1/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       3
I__310/I                    LocalMux                       0              3455   5011  RISE       1
I__310/O                    LocalMux                     330              3785   5011  RISE       1
I__313/I                    InMux                          0              3785   5011  RISE       1
I__313/O                    InMux                        259              4044   5011  RISE       1
d2.state_LC_10_15_1/in1     LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_9_15_7/lcout
Path End         : d2.count_16_LC_9_15_7/in1
Capture Clock    : d2.count_16_LC_9_15_7/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_9_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3973  RISE       2
I__389/I                     LocalMux                       0              3455   5011  RISE       1
I__389/O                     LocalMux                     330              3785   5011  RISE       1
I__391/I                     InMux                          0              3785   5011  RISE       1
I__391/O                     InMux                        259              4044   5011  RISE       1
d2.count_16_LC_9_15_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_15_LC_9_15_6/in1
Capture Clock    : d2.count_15_LC_9_15_6/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3377  RISE       2
I__250/I                     LocalMux                       0              3455   4618  RISE       1
I__250/O                     LocalMux                     330              3785   4618  RISE       1
I__252/I                     InMux                          0              3785   4618  RISE       1
I__252/O                     InMux                        259              4044   4618  RISE       1
d2.count_15_LC_9_15_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_14_LC_9_15_5/in1
Capture Clock    : d2.count_14_LC_9_15_5/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2122  RISE       2
I__272/I                     LocalMux                       0              3455   4492  RISE       1
I__272/O                     LocalMux                     330              3785   4492  RISE       1
I__274/I                     InMux                          0              3785   4492  RISE       1
I__274/O                     InMux                        259              4044   4492  RISE       1
d2.count_14_LC_9_15_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_13_LC_9_15_4/in1
Capture Clock    : d2.count_13_LC_9_15_4/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2171  RISE       2
I__268/I                     LocalMux                       0              3455   4366  RISE       1
I__268/O                     LocalMux                     330              3785   4366  RISE       1
I__270/I                     InMux                          0              3785   4366  RISE       1
I__270/O                     InMux                        259              4044   4366  RISE       1
d2.count_13_LC_9_15_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_12_LC_9_15_3/in1
Capture Clock    : d2.count_12_LC_9_15_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2192  RISE       2
I__263/I                     LocalMux                       0              3455   4240  RISE       1
I__263/O                     LocalMux                     330              3785   4240  RISE       1
I__265/I                     InMux                          0              3785   4240  RISE       1
I__265/O                     InMux                        259              4044   4240  RISE       1
d2.count_12_LC_9_15_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_11_LC_9_15_2/in1
Capture Clock    : d2.count_11_LC_9_15_2/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2255  RISE       2
I__259/I                     LocalMux                       0              3455   4113  RISE       1
I__259/O                     LocalMux                     330              3785   4113  RISE       1
I__261/I                     InMux                          0              3785   4113  RISE       1
I__261/O                     InMux                        259              4044   4113  RISE       1
d2.count_11_LC_9_15_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_10_LC_9_15_1/in1
Capture Clock    : d2.count_10_LC_9_15_1/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2437  RISE       2
I__352/I                     LocalMux                       0              3455   3987  RISE       1
I__352/O                     LocalMux                     330              3785   3987  RISE       1
I__354/I                     InMux                          0              3785   3987  RISE       1
I__354/O                     InMux                        259              4044   3987  RISE       1
d2.count_10_LC_9_15_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_9_LC_9_15_0/in1
Capture Clock    : d2.count_9_LC_9_15_0/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2388  RISE       2
I__356/I                    LocalMux                       0              3455   3861  RISE       1
I__356/O                    LocalMux                     330              3785   3861  RISE       1
I__358/I                    InMux                          0              3785   3861  RISE       1
I__358/O                    InMux                        259              4044   3861  RISE       1
d2.count_9_LC_9_15_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_8_LC_9_14_7/in1
Capture Clock    : d2.count_8_LC_9_14_7/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2458  RISE       2
I__347/I                    LocalMux                       0              3455   3538  RISE       1
I__347/O                    LocalMux                     330              3785   3538  RISE       1
I__349/I                    InMux                          0              3785   3538  RISE       1
I__349/O                    InMux                        259              4044   3538  RISE       1
d2.count_8_LC_9_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_7_LC_9_14_6/in1
Capture Clock    : d2.count_7_LC_9_14_6/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2521  RISE       2
I__343/I                    LocalMux                       0              3455   3412  RISE       1
I__343/O                    LocalMux                     330              3785   3412  RISE       1
I__345/I                    InMux                          0              3785   3412  RISE       1
I__345/O                    InMux                        259              4044   3412  RISE       1
d2.count_7_LC_9_14_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_6_LC_9_14_5/in1
Capture Clock    : d2.count_6_LC_9_14_5/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2458  RISE       2
I__375/I                    LocalMux                       0              3455   3286  RISE       1
I__375/O                    LocalMux                     330              3785   3286  RISE       1
I__377/I                    InMux                          0              3785   3286  RISE       1
I__377/O                    InMux                        259              4044   3286  RISE       1
d2.count_6_LC_9_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_4_LC_9_14_3/in1
Capture Clock    : d2.count_4_LC_9_14_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2542  RISE       2
I__363/I                    LocalMux                       0              3455   3033  RISE       1
I__363/O                    LocalMux                     330              3785   3033  RISE       1
I__365/I                    InMux                          0              3785   3033  RISE       1
I__365/O                    InMux                        259              4044   3033  RISE       1
d2.count_4_LC_9_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_3_LC_9_14_2/in1
Capture Clock    : d2.count_3_LC_9_14_2/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2907  RISE       2
I__393/I                    LocalMux                       0              3455   2907  RISE       1
I__393/O                    LocalMux                     330              3785   2907  RISE       1
I__395/I                    InMux                          0              3785   2907  RISE       1
I__395/O                    InMux                        259              4044   2907  RISE       1
d2.count_3_LC_9_14_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.count_2_LC_9_14_1/in1
Capture Clock    : d2.count_2_LC_9_14_1/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2781  RISE       2
I__384/I                    LocalMux                       0              3455   2781  RISE       1
I__384/O                    LocalMux                     330              3785   2781  RISE       1
I__386/I                    InMux                          0              3785   2781  RISE       1
I__386/O                    InMux                        259              4044   2781  RISE       1
d2.count_2_LC_9_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_6_12_6/lcout
Path End         : d1.count_15_LC_6_12_6/in1
Capture Clock    : d1.count_15_LC_6_12_6/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_6_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3728  RISE       2
I__226/I                     LocalMux                       0              3455   4618  RISE       1
I__226/O                     LocalMux                     330              3785   4618  RISE       1
I__228/I                     InMux                          0              3785   4618  RISE       1
I__228/O                     InMux                        259              4044   4618  RISE       1
d1.count_15_LC_6_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_6_12_5/lcout
Path End         : d1.count_14_LC_6_12_5/in1
Capture Clock    : d1.count_14_LC_6_12_5/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3174  RISE       2
I__232/I                     LocalMux                       0              3455   4492  RISE       1
I__232/O                     LocalMux                     330              3785   4492  RISE       1
I__234/I                     InMux                          0              3785   4492  RISE       1
I__234/O                     InMux                        259              4044   4492  RISE       1
d1.count_14_LC_6_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_6_12_4/lcout
Path End         : d1.count_13_LC_6_12_4/in1
Capture Clock    : d1.count_13_LC_6_12_4/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_6_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3124  RISE       2
I__146/I                     LocalMux                       0              3455   4366  RISE       1
I__146/O                     LocalMux                     330              3785   4366  RISE       1
I__148/I                     InMux                          0              3785   4366  RISE       1
I__148/O                     InMux                        259              4044   4366  RISE       1
d1.count_13_LC_6_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_6_12_3/lcout
Path End         : d1.count_12_LC_6_12_3/in1
Capture Clock    : d1.count_12_LC_6_12_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3195  RISE       2
I__151/I                     LocalMux                       0              3455   4240  RISE       1
I__151/O                     LocalMux                     330              3785   4240  RISE       1
I__153/I                     InMux                          0              3785   4240  RISE       1
I__153/O                     InMux                        259              4044   4240  RISE       1
d1.count_12_LC_6_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_6_12_2/lcout
Path End         : d1.count_11_LC_6_12_2/in1
Capture Clock    : d1.count_11_LC_6_12_2/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3258  RISE       2
I__157/I                     LocalMux                       0              3455   4113  RISE       1
I__157/O                     LocalMux                     330              3785   4113  RISE       1
I__159/I                     InMux                          0              3785   4113  RISE       1
I__159/O                     InMux                        259              4044   4113  RISE       1
d1.count_11_LC_6_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_6_12_1/lcout
Path End         : d1.count_10_LC_6_12_1/in1
Capture Clock    : d1.count_10_LC_6_12_1/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3363  RISE       2
I__162/I                     LocalMux                       0              3455   3987  RISE       1
I__162/O                     LocalMux                     330              3785   3987  RISE       1
I__164/I                     InMux                          0              3785   3987  RISE       1
I__164/O                     InMux                        259              4044   3987  RISE       1
d1.count_10_LC_6_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_6_12_0/lcout
Path End         : d1.count_9_LC_6_12_0/in1
Capture Clock    : d1.count_9_LC_6_12_0/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3405  RISE       2
I__168/I                    LocalMux                       0              3455   3861  RISE       1
I__168/O                    LocalMux                     330              3785   3861  RISE       1
I__170/I                    InMux                          0              3785   3861  RISE       1
I__170/O                    InMux                        259              4044   3861  RISE       1
d1.count_9_LC_6_12_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_6_11_7/lcout
Path End         : d1.count_8_LC_6_11_7/in1
Capture Clock    : d1.count_8_LC_6_11_7/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3538  RISE       2
I__175/I                    LocalMux                       0              3455   3538  RISE       1
I__175/O                    LocalMux                     330              3785   3538  RISE       1
I__177/I                    InMux                          0              3785   3538  RISE       1
I__177/O                    InMux                        259              4044   3538  RISE       1
d1.count_8_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_6_11_6/lcout
Path End         : d1.count_7_LC_6_11_6/in1
Capture Clock    : d1.count_7_LC_6_11_6/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3412  RISE       2
I__179/I                    LocalMux                       0              3455   3412  RISE       1
I__179/O                    LocalMux                     330              3785   3412  RISE       1
I__181/I                    InMux                          0              3785   3412  RISE       1
I__181/O                    InMux                        259              4044   3412  RISE       1
d1.count_7_LC_6_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_6_11_5/lcout
Path End         : d1.count_6_LC_6_11_5/in1
Capture Clock    : d1.count_6_LC_6_11_5/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3124  RISE       2
I__185/I                    LocalMux                       0              3455   3286  RISE       1
I__185/O                    LocalMux                     330              3785   3286  RISE       1
I__187/I                    InMux                          0              3785   3286  RISE       1
I__187/O                    InMux                        259              4044   3286  RISE       1
d1.count_6_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_6_11_4/lcout
Path End         : d1.count_5_LC_6_11_4/in1
Capture Clock    : d1.count_5_LC_6_11_4/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3061  RISE       2
I__189/I                    LocalMux                       0              3455   3160  RISE       1
I__189/O                    LocalMux                     330              3785   3160  RISE       1
I__191/I                    InMux                          0              3785   3160  RISE       1
I__191/O                    InMux                        259              4044   3160  RISE       1
d1.count_5_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_6_11_2/lcout
Path End         : d1.count_3_LC_6_11_2/in1
Capture Clock    : d1.count_3_LC_6_11_2/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2907  RISE       2
I__100/I                    LocalMux                       0              3455   2907  RISE       1
I__100/O                    LocalMux                     330              3785   2907  RISE       1
I__102/I                    InMux                          0              3785   2907  RISE       1
I__102/O                    InMux                        259              4044   2907  RISE       1
d1.count_3_LC_6_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_6_11_1/lcout
Path End         : d1.count_2_LC_6_11_1/in1
Capture Clock    : d1.count_2_LC_6_11_1/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2781  RISE       2
I__105/I                    LocalMux                       0              3455   2781  RISE       1
I__105/O                    LocalMux                     330              3785   2781  RISE       1
I__107/I                    InMux                          0              3785   2781  RISE       1
I__107/O                    InMux                        259              4044   2781  RISE       1
d1.count_2_LC_6_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_6_11_3/lcout
Path End         : d1.count_4_LC_6_11_3/in1
Capture Clock    : d1.count_4_LC_6_11_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2991  RISE       2
I__95/I                     LocalMux                       0              3455   3033  RISE       1
I__95/O                     LocalMux                     330              3785   3033  RISE       1
I__97/I                     InMux                          0              3785   3033  RISE       1
I__97/O                     InMux                        259              4044   3033  RISE       1
d1.count_4_LC_6_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_1_LC_5_10_0/in1
Capture Clock    : d1.count_1_LC_5_10_0/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2655  RISE       4
I__118/I                    LocalMux                       0              3455   4941  RISE       1
I__118/O                    LocalMux                     330              3785   4941  RISE       1
I__121/I                    InMux                          0              3785   5011  RISE       1
I__121/O                    InMux                        259              4044   5011  RISE       1
d1.count_1_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : led_a_e_LC_6_9_3/in1
Capture Clock    : led_a_e_LC_6_9_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__136/I                  LocalMux                       0              3455   5011  RISE       1
I__136/O                  LocalMux                     330              3785   5011  RISE       1
I__140/I                  InMux                          0              3785   5011  RISE       1
I__140/O                  InMux                        259              4044   5011  RISE       1
led_a_e_LC_6_9_3/in1      LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.state_LC_6_10_3/in1
Capture Clock    : d1.state_LC_6_10_3/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       4
I__134/I                  LocalMux                       0              3455   2051  RISE       1
I__134/O                  LocalMux                     330              3785   2051  RISE       1
I__138/I                  InMux                          0              3785   5011  RISE       1
I__138/O                  InMux                        259              4044   5011  RISE       1
d1.state_LC_6_10_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_6_12_7/lcout
Path End         : d1.count_16_LC_6_12_7/in1
Capture Clock    : d1.count_16_LC_6_12_7/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3321  RISE       2
I__217/I                     LocalMux                       0              3455   5011  RISE       1
I__217/O                     LocalMux                     330              3785   5011  RISE       1
I__219/I                     InMux                          0              3785   5011  RISE       1
I__219/O                     InMux                        259              4044   5011  RISE       1
d1.count_16_LC_6_12_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : led_b_e_LC_10_16_0/in1
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__316/I                   LocalMux                       0              3455   5011  RISE       1
I__316/O                   LocalMux                     330              3785   5011  RISE       1
I__319/I                   InMux                          0              3785   5011  RISE       1
I__319/O                   InMux                        259              4044   5011  RISE       1
led_b_e_LC_10_16_0/in1     LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_5_LC_9_14_4/in1
Capture Clock    : d2.count_5_LC_9_14_4/clk
Setup Constraint : 6540p
Path slack       : 5011p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -400
---------------------------------------------   ---- 
End-of-path required time (ps)                  9055

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1708  RISE       2
I__379/I                    LocalMux                       0              3455   3160  RISE       1
I__379/O                    LocalMux                     330              3785   3160  RISE       1
I__381/I                    InMux                          0              3785   3160  RISE       1
I__381/O                    InMux                        259              4044   3160  RISE       1
d2.count_5_LC_9_14_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   5011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_b_e_LC_10_16_0/lcout
Path End         : led_b_e_LC_10_16_0/in2
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 5039p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -372
---------------------------------------------   ---- 
End-of-path required time (ps)                  9083

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_b_e_LC_10_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5039  RISE       2
I__325/I                  LocalMux                       0              3455   5039  RISE       1
I__325/O                  LocalMux                     330              3785   5039  RISE       1
I__327/I                  InMux                          0              3785   5039  RISE       1
I__327/O                  InMux                        259              4044   5039  RISE       1
I__329/I                  CascadeMux                     0              4044   5039  RISE       1
I__329/O                  CascadeMux                     0              4044   5039  RISE       1
led_b_e_LC_10_16_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   5039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_a_e_LC_6_9_3/lcout
Path End         : led_a_e_LC_6_9_3/in2
Capture Clock    : led_a_e_LC_6_9_3/clk
Setup Constraint : 6540p
Path slack       : 5039p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -372
---------------------------------------------   ---- 
End-of-path required time (ps)                  9083

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
led_a_e_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5039  RISE       2
I__75/I                 LocalMux                       0              3455   5039  RISE       1
I__75/O                 LocalMux                     330              3785   5039  RISE       1
I__77/I                 InMux                          0              3785   5039  RISE       1
I__77/O                 InMux                        259              4044   5039  RISE       1
I__79/I                 CascadeMux                     0              4044   5039  RISE       1
I__79/O                 CascadeMux                     0              4044   5039  RISE       1
led_a_e_LC_6_9_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   5039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_12_15_6/lcout
Path End         : d2.sync_1_LC_11_15_6/in3
Capture Clock    : d2.sync_1_LC_11_15_6/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__281/I                                          ClkMux                         0              2607  RISE       1
I__281/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_12_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5137  RISE       1
I__296/I                    LocalMux                       0              3455   5137  RISE       1
I__296/O                    LocalMux                     330              3785   5137  RISE       1
I__297/I                    InMux                          0              3785   5137  RISE       1
I__297/O                    InMux                        259              4044   5137  RISE       1
d2.sync_1_LC_11_15_6/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_8_9_3/lcout
Path End         : d1.sync_1_LC_7_9_0/in3
Capture Clock    : d1.sync_1_LC_7_9_0/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__290/I                                          ClkMux                         0              2607  RISE       1
I__290/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5137  RISE       1
I__196/I                  LocalMux                       0              3455   5137  RISE       1
I__196/O                  LocalMux                     330              3785   5137  RISE       1
I__197/I                  InMux                          0              3785   5137  RISE       1
I__197/O                  InMux                        259              4044   5137  RISE       1
d1.sync_1_LC_7_9_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_5_10_0/lcout
Path End         : d1.count_1_LC_5_10_0/in3
Capture Clock    : d1.count_1_LC_5_10_0/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2683  RISE       3
I__111/I                    LocalMux                       0              3455   5137  RISE       1
I__111/O                    LocalMux                     330              3785   5137  RISE       1
I__114/I                    InMux                          0              3785   5137  RISE       1
I__114/O                    InMux                        259              4044   5137  RISE       1
d1.count_1_LC_5_10_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : led_a_e_LC_6_9_3/in3
Capture Clock    : led_a_e_LC_6_9_3/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2100  RISE       3
I__207/I                  LocalMux                       0              3455   5137  RISE       1
I__207/O                  LocalMux                     330              3785   5137  RISE       1
I__210/I                  InMux                          0              3785   5137  RISE       1
I__210/O                  InMux                        259              4044   5137  RISE       1
led_a_e_LC_6_9_3/in3      LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : led_b_e_LC_10_16_0/in3
Capture Clock    : led_b_e_LC_10_16_0/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2051  RISE       3
I__311/I                    LocalMux                       0              3455   5137  RISE       1
I__311/O                    LocalMux                     330              3785   5137  RISE       1
I__314/I                    InMux                          0              3785   5137  RISE       1
I__314/O                    InMux                        259              4044   5137  RISE       1
led_b_e_LC_10_16_0/in3      LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.state_LC_10_15_1/in3
Capture Clock    : d2.state_LC_10_15_1/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1967  RISE       3
I__317/I                   LocalMux                       0              3455   5137  RISE       1
I__317/O                   LocalMux                     330              3785   5137  RISE       1
I__320/I                   InMux                          0              3785   5137  RISE       1
I__320/O                   InMux                        259              4044   5137  RISE       1
d2.state_LC_10_15_1/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_0_LC_10_14_1/in3
Capture Clock    : d2.count_0_LC_10_14_1/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2479  RISE       4
I__368/I                     LocalMux                       0              3455   4941  RISE       1
I__368/O                     LocalMux                     330              3785   4941  RISE       1
I__371/I                     InMux                          0              3785   5137  RISE       1
I__371/O                     InMux                        259              4044   5137  RISE       1
d2.count_0_LC_10_14_1/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : d2.count_1_LC_10_14_4/in3
Capture Clock    : d2.count_1_LC_10_14_4/clk
Setup Constraint : 6540p
Path slack       : 5138p

Capture Clock Arrival Time (debounce|CLK:R#2)   6540
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -274
---------------------------------------------   ---- 
End-of-path required time (ps)                  9182

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               589
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2683  RISE       3
I__399/I                     LocalMux                       0              3455   5137  RISE       1
I__399/O                     LocalMux                     330              3785   5137  RISE       1
I__402/I                     InMux                          0              3785   5137  RISE       1
I__402/O                     InMux                        259              4044   5137  RISE       1
d2.count_1_LC_10_14_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   5137  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_a
Path End         : d1.sync_0_LC_8_9_3/in3
Capture Clock    : d1.sync_0_LC_8_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (debounce|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4335
---------------------------------------   ---- 
End-of-path arrival time (ps)             4335
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_a                           debounce                       0                 0   +INF  RISE       1
switch_a_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_a_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_a_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_a_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__198/I                           Odrv12                         0              1053   +INF  FALL       1
I__198/O                           Odrv12                       540              1593   +INF  FALL       1
I__199/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__199/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__200/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__200/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__201/I                           Sp12to4                        0              2673   +INF  FALL       1
I__201/O                           Sp12to4                      449              3122   +INF  FALL       1
I__202/I                           Span4Mux_h                     0              3122   +INF  FALL       1
I__202/O                           Span4Mux_h                   316              3437   +INF  FALL       1
I__203/I                           Span4Mux_v                     0              3437   +INF  FALL       1
I__203/O                           Span4Mux_v                   372              3809   +INF  FALL       1
I__204/I                           LocalMux                       0              3809   +INF  FALL       1
I__204/O                           LocalMux                     309              4118   +INF  FALL       1
I__205/I                           InMux                          0              4118   +INF  FALL       1
I__205/O                           InMux                        217              4335   +INF  FALL       1
d1.sync_0_LC_8_9_3/in3             LogicCell40_SEQ_MODE_1000      0              4335   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__290/I                                          ClkMux                         0              2607  RISE       1
I__290/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_b
Path End         : d2.sync_0_LC_12_15_6/in3
Capture Clock    : d2.sync_0_LC_12_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (debounce|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_b                           debounce                       0                 0   +INF  RISE       1
switch_b_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_b_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_b_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_b_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__298/I                           Odrv12                         0              1053   +INF  FALL       1
I__298/O                           Odrv12                       540              1593   +INF  FALL       1
I__299/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__299/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__300/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__300/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__301/I                           Sp12to4                        0              2673   +INF  FALL       1
I__301/O                           Sp12to4                      449              3122   +INF  FALL       1
I__302/I                           LocalMux                       0              3122   +INF  FALL       1
I__302/O                           LocalMux                     309              3430   +INF  FALL       1
I__303/I                           InMux                          0              3430   +INF  FALL       1
I__303/O                           InMux                        217              3648   +INF  FALL       1
d2.sync_0_LC_12_15_6/in3           LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__281/I                                          ClkMux                         0              2607  RISE       1
I__281/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_b_e_LC_10_16_0/lcout
Path End         : led_b
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7698
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11153
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_b_e_LC_10_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__326/I                         Odrv12                         0              3455   +INF  RISE       1
I__326/O                         Odrv12                       491              3946   +INF  RISE       1
I__328/I                         Span12Mux_h                    0              3946   +INF  RISE       1
I__328/O                         Span12Mux_h                  491              4437   +INF  RISE       1
I__330/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__330/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__331/I                         Sp12to4                        0              4928   +INF  RISE       1
I__331/O                         Sp12to4                      428              5356   +INF  RISE       1
I__332/I                         Span4Mux_h                     0              5356   +INF  RISE       1
I__332/O                         Span4Mux_h                   302              5657   +INF  RISE       1
I__333/I                         Span4Mux_s3_v                  0              5657   +INF  RISE       1
I__333/O                         Span4Mux_s3_v                316              5973   +INF  RISE       1
I__334/I                         LocalMux                       0              5973   +INF  RISE       1
I__334/O                         LocalMux                     330              6303   +INF  RISE       1
I__335/I                         IoInMux                        0              6303   +INF  RISE       1
I__335/O                         IoInMux                      259              6562   +INF  RISE       1
led_b_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6562   +INF  RISE       1
led_b_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8799   +INF  FALL       1
led_b_obuf_iopad/DIN             IO_PAD                         0              8799   +INF  FALL       1
led_b_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11153   +INF  FALL       1
led_b                            debounce                       0             11153   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_a_e_LC_6_9_3/lcout
Path End         : led_a
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7635
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11090
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_a_e_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__76/I                          Odrv12                         0              3455   +INF  RISE       1
I__76/O                          Odrv12                       491              3946   +INF  RISE       1
I__78/I                          Span12Mux_v                    0              3946   +INF  RISE       1
I__78/O                          Span12Mux_v                  491              4437   +INF  RISE       1
I__80/I                          Span12Mux_h                    0              4437   +INF  RISE       1
I__80/O                          Span12Mux_h                  491              4928   +INF  RISE       1
I__81/I                          Sp12to4                        0              4928   +INF  RISE       1
I__81/O                          Sp12to4                      428              5356   +INF  RISE       1
I__82/I                          Span4Mux_h                     0              5356   +INF  RISE       1
I__82/O                          Span4Mux_h                   302              5657   +INF  RISE       1
I__83/I                          Span4Mux_s2_v                  0              5657   +INF  RISE       1
I__83/O                          Span4Mux_s2_v                252              5910   +INF  RISE       1
I__84/I                          LocalMux                       0              5910   +INF  RISE       1
I__84/O                          LocalMux                     330              6240   +INF  RISE       1
I__85/I                          IoInMux                        0              6240   +INF  RISE       1
I__85/O                          IoInMux                      259              6499   +INF  RISE       1
led_a_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6499   +INF  RISE       1
led_a_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8736   +INF  FALL       1
led_a_obuf_iopad/DIN             IO_PAD                         0              8736   +INF  FALL       1
led_a_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11090   +INF  FALL       1
led_a                            debounce                       0             11090   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_cZ0_LC_6_8_5/lcout
Path End         : led_c
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7621
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11076
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__295/I                                          ClkMux                         0              2607  RISE       1
I__295/O                                          ClkMux                       309              2915  RISE       1
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_cZ0_LC_6_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__86/I                          Odrv12                         0              3455   +INF  RISE       1
I__86/O                          Odrv12                       491              3946   +INF  RISE       1
I__87/I                          Span12Mux_h                    0              3946   +INF  RISE       1
I__87/O                          Span12Mux_h                  491              4437   +INF  RISE       1
I__88/I                          Span12Mux_s10_h                0              4437   +INF  RISE       1
I__88/O                          Span12Mux_s10_h              428              4865   +INF  RISE       1
I__89/I                          Sp12to4                        0              4865   +INF  RISE       1
I__89/O                          Sp12to4                      428              5293   +INF  RISE       1
I__90/I                          Span4Mux_v                     0              5293   +INF  RISE       1
I__90/O                          Span4Mux_v                   351              5643   +INF  RISE       1
I__91/I                          Span4Mux_s2_v                  0              5643   +INF  RISE       1
I__91/O                          Span4Mux_s2_v                252              5896   +INF  RISE       1
I__92/I                          LocalMux                       0              5896   +INF  RISE       1
I__92/O                          LocalMux                     330              6226   +INF  RISE       1
I__93/I                          IoInMux                        0              6226   +INF  RISE       1
I__93/O                          IoInMux                      259              6485   +INF  RISE       1
led_c_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6485   +INF  RISE       1
led_c_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8722   +INF  FALL       1
led_c_obuf_iopad/DIN             IO_PAD                         0              8722   +INF  FALL       1
led_c_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11076   +INF  FALL       1
led_c                            debounce                       0             11076   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_12_15_6/lcout
Path End         : d2.sync_1_LC_11_15_6/in3
Capture Clock    : d2.sync_1_LC_11_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__281/I                                          ClkMux                         0              2607  RISE       1
I__281/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_12_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__296/I                    LocalMux                       0              3455   1066  FALL       1
I__296/O                    LocalMux                     309              3764   1066  FALL       1
I__297/I                    InMux                          0              3764   1066  FALL       1
I__297/O                    InMux                        217              3981   1066  FALL       1
d2.sync_1_LC_11_15_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.state_LC_10_15_1/in1
Capture Clock    : d2.state_LC_10_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__310/I                    LocalMux                       0              3455   1066  FALL       1
I__310/O                    LocalMux                     309              3764   1066  FALL       1
I__313/I                    InMux                          0              3764   1066  FALL       1
I__313/O                    InMux                        217              3981   1066  FALL       1
d2.state_LC_10_15_1/in1     LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_b_e_LC_10_16_0/lcout
Path End         : led_b_e_LC_10_16_0/in2
Capture Clock    : led_b_e_LC_10_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_b_e_LC_10_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__325/I                  LocalMux                       0              3455   1066  FALL       1
I__325/O                  LocalMux                     309              3764   1066  FALL       1
I__327/I                  InMux                          0              3764   1066  FALL       1
I__327/O                  InMux                        217              3981   1066  FALL       1
I__329/I                  CascadeMux                     0              3981   1066  FALL       1
I__329/O                  CascadeMux                     0              3981   1066  FALL       1
led_b_e_LC_10_16_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : led_b_e_LC_10_16_0/in1
Capture Clock    : led_b_e_LC_10_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__316/I                   LocalMux                       0              3455   1066  FALL       1
I__316/O                   LocalMux                     309              3764   1066  FALL       1
I__319/I                   InMux                          0              3764   1066  FALL       1
I__319/O                   InMux                        217              3981   1066  FALL       1
led_b_e_LC_10_16_0/in1     LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : d2.count_1_LC_10_14_4/in3
Capture Clock    : d2.count_1_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__399/I                     LocalMux                       0              3455   1066  FALL       1
I__399/O                     LocalMux                     309              3764   1066  FALL       1
I__402/I                     InMux                          0              3764   1066  FALL       1
I__402/O                     InMux                        217              3981   1066  FALL       1
d2.count_1_LC_10_14_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_0_LC_10_14_1/in3
Capture Clock    : d2.count_0_LC_10_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__368/I                     LocalMux                       0              3455   1066  FALL       1
I__368/O                     LocalMux                     309              3764   1066  FALL       1
I__371/I                     InMux                          0              3764   1066  FALL       1
I__371/O                     InMux                        217              3981   1066  FALL       1
d2.count_0_LC_10_14_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_9_15_7/lcout
Path End         : d2.count_16_LC_9_15_7/in1
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_9_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__389/I                     LocalMux                       0              3455   1066  FALL       1
I__389/O                     LocalMux                     309              3764   1066  FALL       1
I__391/I                     InMux                          0              3764   1066  FALL       1
I__391/O                     InMux                        217              3981   1066  FALL       1
d2.count_16_LC_9_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_15_LC_9_15_6/in1
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__250/I                     LocalMux                       0              3455   1066  FALL       1
I__250/O                     LocalMux                     309              3764   1066  FALL       1
I__252/I                     InMux                          0              3764   1066  FALL       1
I__252/O                     InMux                        217              3981   1066  FALL       1
d2.count_15_LC_9_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_14_LC_9_15_5/in1
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__272/I                     LocalMux                       0              3455   1066  FALL       1
I__272/O                     LocalMux                     309              3764   1066  FALL       1
I__274/I                     InMux                          0              3764   1066  FALL       1
I__274/O                     InMux                        217              3981   1066  FALL       1
d2.count_14_LC_9_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_13_LC_9_15_4/in1
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__268/I                     LocalMux                       0              3455   1066  FALL       1
I__268/O                     LocalMux                     309              3764   1066  FALL       1
I__270/I                     InMux                          0              3764   1066  FALL       1
I__270/O                     InMux                        217              3981   1066  FALL       1
d2.count_13_LC_9_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_12_LC_9_15_3/in1
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__263/I                     LocalMux                       0              3455   1066  FALL       1
I__263/O                     LocalMux                     309              3764   1066  FALL       1
I__265/I                     InMux                          0              3764   1066  FALL       1
I__265/O                     InMux                        217              3981   1066  FALL       1
d2.count_12_LC_9_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_11_LC_9_15_2/in1
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__259/I                     LocalMux                       0              3455   1066  FALL       1
I__259/O                     LocalMux                     309              3764   1066  FALL       1
I__261/I                     InMux                          0              3764   1066  FALL       1
I__261/O                     InMux                        217              3981   1066  FALL       1
d2.count_11_LC_9_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_10_LC_9_15_1/in1
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__352/I                     LocalMux                       0              3455   1066  FALL       1
I__352/O                     LocalMux                     309              3764   1066  FALL       1
I__354/I                     InMux                          0              3764   1066  FALL       1
I__354/O                     InMux                        217              3981   1066  FALL       1
d2.count_10_LC_9_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_9_LC_9_15_0/in1
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__356/I                    LocalMux                       0              3455   1066  FALL       1
I__356/O                    LocalMux                     309              3764   1066  FALL       1
I__358/I                    InMux                          0              3764   1066  FALL       1
I__358/O                    InMux                        217              3981   1066  FALL       1
d2.count_9_LC_9_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_8_LC_9_14_7/in1
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__347/I                    LocalMux                       0              3455   1066  FALL       1
I__347/O                    LocalMux                     309              3764   1066  FALL       1
I__349/I                    InMux                          0              3764   1066  FALL       1
I__349/O                    InMux                        217              3981   1066  FALL       1
d2.count_8_LC_9_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_7_LC_9_14_6/in1
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__343/I                    LocalMux                       0              3455   1066  FALL       1
I__343/O                    LocalMux                     309              3764   1066  FALL       1
I__345/I                    InMux                          0              3764   1066  FALL       1
I__345/O                    InMux                        217              3981   1066  FALL       1
d2.count_7_LC_9_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_6_LC_9_14_5/in1
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__375/I                    LocalMux                       0              3455   1066  FALL       1
I__375/O                    LocalMux                     309              3764   1066  FALL       1
I__377/I                    InMux                          0              3764   1066  FALL       1
I__377/O                    InMux                        217              3981   1066  FALL       1
d2.count_6_LC_9_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_5_LC_9_14_4/in1
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__379/I                    LocalMux                       0              3455   1066  FALL       1
I__379/O                    LocalMux                     309              3764   1066  FALL       1
I__381/I                    InMux                          0              3764   1066  FALL       1
I__381/O                    InMux                        217              3981   1066  FALL       1
d2.count_5_LC_9_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_4_LC_9_14_3/in1
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__363/I                    LocalMux                       0              3455   1066  FALL       1
I__363/O                    LocalMux                     309              3764   1066  FALL       1
I__365/I                    InMux                          0              3764   1066  FALL       1
I__365/O                    InMux                        217              3981   1066  FALL       1
d2.count_4_LC_9_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_3_LC_9_14_2/in1
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__393/I                    LocalMux                       0              3455   1066  FALL       1
I__393/O                    LocalMux                     309              3764   1066  FALL       1
I__395/I                    InMux                          0              3764   1066  FALL       1
I__395/O                    InMux                        217              3981   1066  FALL       1
d2.count_3_LC_9_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.count_2_LC_9_14_1/in1
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__384/I                    LocalMux                       0              3455   1066  FALL       1
I__384/O                    LocalMux                     309              3764   1066  FALL       1
I__386/I                    InMux                          0              3764   1066  FALL       1
I__386/O                    InMux                        217              3981   1066  FALL       1
d2.count_2_LC_9_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_8_9_3/lcout
Path End         : d1.sync_1_LC_7_9_0/in3
Capture Clock    : d1.sync_1_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__290/I                                          ClkMux                         0              2607  RISE       1
I__290/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__196/I                  LocalMux                       0              3455   1066  FALL       1
I__196/O                  LocalMux                     309              3764   1066  FALL       1
I__197/I                  InMux                          0              3764   1066  FALL       1
I__197/O                  InMux                        217              3981   1066  FALL       1
d1.sync_1_LC_7_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.state_LC_6_10_3/in0
Capture Clock    : d1.state_LC_6_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                  LocalMux                       0              3455   1066  FALL       1
I__206/O                  LocalMux                     309              3764   1066  FALL       1
I__209/I                  InMux                          0              3764   1066  FALL       1
I__209/O                  InMux                        217              3981   1066  FALL       1
d1.state_LC_6_10_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_6_12_7/lcout
Path End         : d1.count_16_LC_6_12_7/in1
Capture Clock    : d1.count_16_LC_6_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_6_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__217/I                     LocalMux                       0              3455   1066  FALL       1
I__217/O                     LocalMux                     309              3764   1066  FALL       1
I__219/I                     InMux                          0              3764   1066  FALL       1
I__219/O                     InMux                        217              3981   1066  FALL       1
d1.count_16_LC_6_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_6_12_6/lcout
Path End         : d1.count_15_LC_6_12_6/in1
Capture Clock    : d1.count_15_LC_6_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_6_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__226/I                     LocalMux                       0              3455   1066  FALL       1
I__226/O                     LocalMux                     309              3764   1066  FALL       1
I__228/I                     InMux                          0              3764   1066  FALL       1
I__228/O                     InMux                        217              3981   1066  FALL       1
d1.count_15_LC_6_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_6_12_5/lcout
Path End         : d1.count_14_LC_6_12_5/in1
Capture Clock    : d1.count_14_LC_6_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_6_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__232/I                     LocalMux                       0              3455   1066  FALL       1
I__232/O                     LocalMux                     309              3764   1066  FALL       1
I__234/I                     InMux                          0              3764   1066  FALL       1
I__234/O                     InMux                        217              3981   1066  FALL       1
d1.count_14_LC_6_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_6_12_4/lcout
Path End         : d1.count_13_LC_6_12_4/in1
Capture Clock    : d1.count_13_LC_6_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_6_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                     LocalMux                       0              3455   1066  FALL       1
I__146/O                     LocalMux                     309              3764   1066  FALL       1
I__148/I                     InMux                          0              3764   1066  FALL       1
I__148/O                     InMux                        217              3981   1066  FALL       1
d1.count_13_LC_6_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_6_12_3/lcout
Path End         : d1.count_12_LC_6_12_3/in1
Capture Clock    : d1.count_12_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_6_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__151/I                     LocalMux                       0              3455   1066  FALL       1
I__151/O                     LocalMux                     309              3764   1066  FALL       1
I__153/I                     InMux                          0              3764   1066  FALL       1
I__153/O                     InMux                        217              3981   1066  FALL       1
d1.count_12_LC_6_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_6_12_2/lcout
Path End         : d1.count_11_LC_6_12_2/in1
Capture Clock    : d1.count_11_LC_6_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_6_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__157/I                     LocalMux                       0              3455   1066  FALL       1
I__157/O                     LocalMux                     309              3764   1066  FALL       1
I__159/I                     InMux                          0              3764   1066  FALL       1
I__159/O                     InMux                        217              3981   1066  FALL       1
d1.count_11_LC_6_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_6_12_1/lcout
Path End         : d1.count_10_LC_6_12_1/in1
Capture Clock    : d1.count_10_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_6_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__162/I                     LocalMux                       0              3455   1066  FALL       1
I__162/O                     LocalMux                     309              3764   1066  FALL       1
I__164/I                     InMux                          0              3764   1066  FALL       1
I__164/O                     InMux                        217              3981   1066  FALL       1
d1.count_10_LC_6_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_6_12_0/lcout
Path End         : d1.count_9_LC_6_12_0/in1
Capture Clock    : d1.count_9_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_6_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__168/I                    LocalMux                       0              3455   1066  FALL       1
I__168/O                    LocalMux                     309              3764   1066  FALL       1
I__170/I                    InMux                          0              3764   1066  FALL       1
I__170/O                    InMux                        217              3981   1066  FALL       1
d1.count_9_LC_6_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_6_11_7/lcout
Path End         : d1.count_8_LC_6_11_7/in1
Capture Clock    : d1.count_8_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__175/I                    LocalMux                       0              3455   1066  FALL       1
I__175/O                    LocalMux                     309              3764   1066  FALL       1
I__177/I                    InMux                          0              3764   1066  FALL       1
I__177/O                    InMux                        217              3981   1066  FALL       1
d1.count_8_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_6_11_6/lcout
Path End         : d1.count_7_LC_6_11_6/in1
Capture Clock    : d1.count_7_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__179/I                    LocalMux                       0              3455   1066  FALL       1
I__179/O                    LocalMux                     309              3764   1066  FALL       1
I__181/I                    InMux                          0              3764   1066  FALL       1
I__181/O                    InMux                        217              3981   1066  FALL       1
d1.count_7_LC_6_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_6_11_5/lcout
Path End         : d1.count_6_LC_6_11_5/in1
Capture Clock    : d1.count_6_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__185/I                    LocalMux                       0              3455   1066  FALL       1
I__185/O                    LocalMux                     309              3764   1066  FALL       1
I__187/I                    InMux                          0              3764   1066  FALL       1
I__187/O                    InMux                        217              3981   1066  FALL       1
d1.count_6_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_6_11_4/lcout
Path End         : d1.count_5_LC_6_11_4/in1
Capture Clock    : d1.count_5_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_6_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__189/I                    LocalMux                       0              3455   1066  FALL       1
I__189/O                    LocalMux                     309              3764   1066  FALL       1
I__191/I                    InMux                          0              3764   1066  FALL       1
I__191/O                    InMux                        217              3981   1066  FALL       1
d1.count_5_LC_6_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_6_11_3/lcout
Path End         : d1.count_4_LC_6_11_3/in1
Capture Clock    : d1.count_4_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__95/I                     LocalMux                       0              3455   1066  FALL       1
I__95/O                     LocalMux                     309              3764   1066  FALL       1
I__97/I                     InMux                          0              3764   1066  FALL       1
I__97/O                     InMux                        217              3981   1066  FALL       1
d1.count_4_LC_6_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_6_11_2/lcout
Path End         : d1.count_3_LC_6_11_2/in1
Capture Clock    : d1.count_3_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_6_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__100/I                    LocalMux                       0              3455   1066  FALL       1
I__100/O                    LocalMux                     309              3764   1066  FALL       1
I__102/I                    InMux                          0              3764   1066  FALL       1
I__102/O                    InMux                        217              3981   1066  FALL       1
d1.count_3_LC_6_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_6_11_1/lcout
Path End         : d1.count_2_LC_6_11_1/in1
Capture Clock    : d1.count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_6_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__105/I                    LocalMux                       0              3455   1066  FALL       1
I__105/O                    LocalMux                     309              3764   1066  FALL       1
I__107/I                    InMux                          0              3764   1066  FALL       1
I__107/O                    InMux                        217              3981   1066  FALL       1
d1.count_2_LC_6_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : d1.state_LC_6_10_3/in1
Capture Clock    : d1.state_LC_6_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__134/I                  LocalMux                       0              3455   1066  FALL       1
I__134/O                  LocalMux                     309              3764   1066  FALL       1
I__138/I                  InMux                          0              3764   1066  FALL       1
I__138/O                  InMux                        217              3981   1066  FALL       1
d1.state_LC_6_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_a_e_LC_6_9_3/lcout
Path End         : led_a_e_LC_6_9_3/in2
Capture Clock    : led_a_e_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
led_a_e_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__75/I                 LocalMux                       0              3455   1066  FALL       1
I__75/O                 LocalMux                     309              3764   1066  FALL       1
I__77/I                 InMux                          0              3764   1066  FALL       1
I__77/O                 InMux                        217              3981   1066  FALL       1
I__79/I                 CascadeMux                     0              3981   1066  FALL       1
I__79/O                 CascadeMux                     0              3981   1066  FALL       1
led_a_e_LC_6_9_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_1_LC_5_10_0/in1
Capture Clock    : d1.count_1_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__118/I                    LocalMux                       0              3455   1066  FALL       1
I__118/O                    LocalMux                     309              3764   1066  FALL       1
I__121/I                    InMux                          0              3764   1066  FALL       1
I__121/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_5_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_5_10_0/lcout
Path End         : d1.count_1_LC_5_10_0/in3
Capture Clock    : d1.count_1_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__111/I                    LocalMux                       0              3455   1066  FALL       1
I__111/O                    LocalMux                     309              3764   1066  FALL       1
I__114/I                    InMux                          0              3764   1066  FALL       1
I__114/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_5_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_5_10_1/lcout
Path End         : d1.count_0_LC_5_10_1/in0
Capture Clock    : d1.count_0_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__118/I                    LocalMux                       0              3455   1066  FALL       1
I__118/O                    LocalMux                     309              3764   1066  FALL       1
I__122/I                    InMux                          0              3764   1066  FALL       1
I__122/O                    InMux                        217              3981   1066  FALL       1
d1.count_0_LC_5_10_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : led_a_e_LC_6_9_3/in1
Capture Clock    : led_a_e_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__136/I                  LocalMux                       0              3455   1066  FALL       1
I__136/O                  LocalMux                     309              3764   1066  FALL       1
I__140/I                  InMux                          0              3764   1066  FALL       1
I__140/O                  InMux                        217              3981   1066  FALL       1
led_a_e_LC_6_9_3/in1      LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : led_a_e_LC_6_9_3/in3
Capture Clock    : led_a_e_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__207/I                  LocalMux                       0              3455   1066  FALL       1
I__207/O                  LocalMux                     309              3764   1066  FALL       1
I__210/I                  InMux                          0              3764   1066  FALL       1
I__210/O                  InMux                        217              3981   1066  FALL       1
led_a_e_LC_6_9_3/in3      LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : led_b_e_LC_10_16_0/in3
Capture Clock    : led_b_e_LC_10_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__311/I                    LocalMux                       0              3455   1066  FALL       1
I__311/O                    LocalMux                     309              3764   1066  FALL       1
I__314/I                    InMux                          0              3764   1066  FALL       1
I__314/O                    InMux                        217              3981   1066  FALL       1
led_b_e_LC_10_16_0/in3      LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_10_15_1/lcout
Path End         : d2.state_LC_10_15_1/in3
Capture Clock    : d2.state_LC_10_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_10_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__317/I                   LocalMux                       0              3455   1066  FALL       1
I__317/O                   LocalMux                     309              3764   1066  FALL       1
I__320/I                   InMux                          0              3764   1066  FALL       1
I__320/O                   InMux                        217              3981   1066  FALL       1
d2.state_LC_10_15_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_10_14_1/lcout
Path End         : d2.count_1_LC_10_14_4/in0
Capture Clock    : d2.count_1_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               526
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__368/I                     LocalMux                       0              3455   1066  FALL       1
I__368/O                     LocalMux                     309              3764   1066  FALL       1
I__372/I                     InMux                          0              3764   1066  FALL       1
I__372/O                     InMux                        217              3981   1066  FALL       1
d2.count_1_LC_10_14_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_5_10_0/lcout
Path End         : d1.count_2_LC_6_11_1/in3
Capture Clock    : d1.count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               877
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_5_10_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__109/I                                 LocalMux                       0              3455   1417  FALL       1
I__109/O                                 LocalMux                     309              3764   1417  FALL       1
I__112/I                                 InMux                          0              3764   1417  FALL       1
I__112/O                                 InMux                        217              3981   1417  FALL       1
I__115/I                                 CascadeMux                     0              3981   1417  FALL       1
I__115/O                                 CascadeMux                     0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_6_11_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__104/I                                 InMux                          0              4114   1417  FALL       1
I__104/O                                 InMux                        217              4332   1417  FALL       1
d1.count_2_LC_6_11_1/in3                 LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : d2.count_2_LC_9_14_1/in3
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               877
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__397/I                                 LocalMux                       0              3455   1417  FALL       1
I__397/O                                 LocalMux                     309              3764   1417  FALL       1
I__400/I                                 InMux                          0              3764   1417  FALL       1
I__400/O                                 InMux                        217              3981   1417  FALL       1
I__403/I                                 CascadeMux                     0              3981   1417  FALL       1
I__403/O                                 CascadeMux                     0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__195/I                                 InMux                          0              4114   1417  FALL       1
I__195/O                                 InMux                        217              4332   1417  FALL       1
d2.count_2_LC_9_14_1/in3                 LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.state_LC_10_15_1/in2
Capture Clock    : d2.state_LC_10_15_1/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               891
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__249/I                               LocalMux                       0              3455   1431  FALL       1
I__249/O                               LocalMux                     309              3764   1431  FALL       1
I__251/I                               InMux                          0              3764   1431  FALL       1
I__251/O                               InMux                        217              3981   1431  FALL       1
d2.count_RNID7FT1_15_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000      0              3981   1431  FALL       1
d2.count_RNID7FT1_15_LC_10_15_0/ltout  LogicCell40_SEQ_MODE_0000    365              4346   1431  RISE       1
I__245/I                               CascadeMux                     0              4346   1431  RISE       1
I__245/O                               CascadeMux                     0              4346   1431  RISE       1
d2.state_LC_10_15_1/in2                LogicCell40_SEQ_MODE_1000      0              4346   1431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_6_10_3/lcout
Path End         : led_cZ0_LC_6_8_5/in3
Capture Clock    : led_cZ0_LC_6_8_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               898
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__135/I                  Odrv4                          0              3455   1438  FALL       1
I__135/O                  Odrv4                        372              3827   1438  FALL       1
I__139/I                  LocalMux                       0              3827   1438  FALL       1
I__139/O                  LocalMux                     309              4136   1438  FALL       1
I__141/I                  InMux                          0              4136   1438  FALL       1
I__141/O                  InMux                        217              4353   1438  FALL       1
led_cZ0_LC_6_8_5/in3      LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__295/I                                          ClkMux                         0              2607  RISE       1
I__295/O                                          ClkMux                       309              2915  RISE       1
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_10_14_4/lcout
Path End         : d2.count_3_LC_9_14_2/in3
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               982
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_10_14_4/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__397/I                                 LocalMux                       0              3455   1417  FALL       1
I__397/O                                 LocalMux                     309              3764   1417  FALL       1
I__400/I                                 InMux                          0              3764   1417  FALL       1
I__400/O                                 InMux                        217              3981   1417  FALL       1
I__403/I                                 CascadeMux                     0              3981   1417  FALL       1
I__403/O                                 CascadeMux                     0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_9_14_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
d2.count_2_LC_9_14_1/carryin             LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
d2.count_2_LC_9_14_1/carryout            LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__194/I                                 InMux                          0              4220   1522  FALL       1
I__194/O                                 InMux                        217              4437   1522  FALL       1
d2.count_3_LC_9_14_2/in3                 LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_5_10_0/lcout
Path End         : d1.count_3_LC_6_11_2/in3
Capture Clock    : d1.count_3_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               982
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_5_10_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__109/I                                 LocalMux                       0              3455   1417  FALL       1
I__109/O                                 LocalMux                     309              3764   1417  FALL       1
I__112/I                                 InMux                          0              3764   1417  FALL       1
I__112/O                                 InMux                        217              3981   1417  FALL       1
I__115/I                                 CascadeMux                     0              3981   1417  FALL       1
I__115/O                                 CascadeMux                     0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_6_11_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_6_11_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
d1.count_2_LC_6_11_1/carryin             LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
d1.count_2_LC_6_11_1/carryout            LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__99/I                                  InMux                          0              4220   1522  FALL       1
I__99/O                                  InMux                        217              4437   1522  FALL       1
d1.count_3_LC_6_11_2/in3                 LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : d2.count_16_LC_9_15_7/in3
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__250/I                        LocalMux                       0              3455   1066  FALL       1
I__250/O                        LocalMux                     309              3764   1066  FALL       1
I__252/I                        InMux                          0              3764   1066  FALL       1
I__252/O                        InMux                        217              3981   1066  FALL       1
d2.count_15_LC_9_15_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_15_LC_9_15_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__275/I                        InMux                          0              4227   1529  FALL       1
I__275/O                        InMux                        217              4444   1529  FALL       1
d2.count_16_LC_9_15_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_9_15_5/lcout
Path End         : d2.count_15_LC_9_15_6/in3
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_9_15_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__272/I                        LocalMux                       0              3455   1066  FALL       1
I__272/O                        LocalMux                     309              3764   1066  FALL       1
I__274/I                        InMux                          0              3764   1066  FALL       1
I__274/O                        InMux                        217              3981   1066  FALL       1
d2.count_14_LC_9_15_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_14_LC_9_15_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__276/I                        InMux                          0              4227   1529  FALL       1
I__276/O                        InMux                        217              4444   1529  FALL       1
d2.count_15_LC_9_15_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_9_15_4/lcout
Path End         : d2.count_14_LC_9_15_5/in3
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_9_15_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__268/I                        LocalMux                       0              3455   1066  FALL       1
I__268/O                        LocalMux                     309              3764   1066  FALL       1
I__270/I                        InMux                          0              3764   1066  FALL       1
I__270/O                        InMux                        217              3981   1066  FALL       1
d2.count_13_LC_9_15_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_13_LC_9_15_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__277/I                        InMux                          0              4227   1529  FALL       1
I__277/O                        InMux                        217              4444   1529  FALL       1
d2.count_14_LC_9_15_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_9_15_3/lcout
Path End         : d2.count_13_LC_9_15_4/in3
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_9_15_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__263/I                        LocalMux                       0              3455   1066  FALL       1
I__263/O                        LocalMux                     309              3764   1066  FALL       1
I__265/I                        InMux                          0              3764   1066  FALL       1
I__265/O                        InMux                        217              3981   1066  FALL       1
d2.count_12_LC_9_15_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_12_LC_9_15_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__278/I                        InMux                          0              4227   1529  FALL       1
I__278/O                        InMux                        217              4444   1529  FALL       1
d2.count_13_LC_9_15_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_9_15_2/lcout
Path End         : d2.count_12_LC_9_15_3/in3
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_9_15_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__259/I                        LocalMux                       0              3455   1066  FALL       1
I__259/O                        LocalMux                     309              3764   1066  FALL       1
I__261/I                        InMux                          0              3764   1066  FALL       1
I__261/O                        InMux                        217              3981   1066  FALL       1
d2.count_11_LC_9_15_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_11_LC_9_15_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__236/I                        InMux                          0              4227   1529  FALL       1
I__236/O                        InMux                        217              4444   1529  FALL       1
d2.count_12_LC_9_15_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_9_15_1/lcout
Path End         : d2.count_11_LC_9_15_2/in3
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_9_15_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__352/I                        LocalMux                       0              3455   1066  FALL       1
I__352/O                        LocalMux                     309              3764   1066  FALL       1
I__354/I                        InMux                          0              3764   1066  FALL       1
I__354/O                        InMux                        217              3981   1066  FALL       1
d2.count_10_LC_9_15_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_10_LC_9_15_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__237/I                        InMux                          0              4227   1529  FALL       1
I__237/O                        InMux                        217              4444   1529  FALL       1
d2.count_11_LC_9_15_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_9_15_0/lcout
Path End         : d2.count_10_LC_9_15_1/in3
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_9_15_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__356/I                       LocalMux                       0              3455   1066  FALL       1
I__356/O                       LocalMux                     309              3764   1066  FALL       1
I__358/I                       InMux                          0              3764   1066  FALL       1
I__358/O                       InMux                        217              3981   1066  FALL       1
d2.count_9_LC_9_15_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_9_LC_9_15_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__238/I                       InMux                          0              4227   1529  FALL       1
I__238/O                       InMux                        217              4444   1529  FALL       1
d2.count_10_LC_9_15_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_9_14_6/lcout
Path End         : d2.count_8_LC_9_14_7/in3
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_9_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__343/I                       LocalMux                       0              3455   1066  FALL       1
I__343/O                       LocalMux                     309              3764   1066  FALL       1
I__345/I                       InMux                          0              3764   1066  FALL       1
I__345/O                       InMux                        217              3981   1066  FALL       1
d2.count_7_LC_9_14_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_7_LC_9_14_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__240/I                       InMux                          0              4227   1529  FALL       1
I__240/O                       InMux                        217              4444   1529  FALL       1
d2.count_8_LC_9_14_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_9_14_5/lcout
Path End         : d2.count_7_LC_9_14_6/in3
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_9_14_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__375/I                       LocalMux                       0              3455   1066  FALL       1
I__375/O                       LocalMux                     309              3764   1066  FALL       1
I__377/I                       InMux                          0              3764   1066  FALL       1
I__377/O                       InMux                        217              3981   1066  FALL       1
d2.count_6_LC_9_14_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_6_LC_9_14_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__241/I                       InMux                          0              4227   1529  FALL       1
I__241/O                       InMux                        217              4444   1529  FALL       1
d2.count_7_LC_9_14_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_9_14_4/lcout
Path End         : d2.count_6_LC_9_14_5/in3
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_9_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__379/I                       LocalMux                       0              3455   1066  FALL       1
I__379/O                       LocalMux                     309              3764   1066  FALL       1
I__381/I                       InMux                          0              3764   1066  FALL       1
I__381/O                       InMux                        217              3981   1066  FALL       1
d2.count_5_LC_9_14_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_5_LC_9_14_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__242/I                       InMux                          0              4227   1529  FALL       1
I__242/O                       InMux                        217              4444   1529  FALL       1
d2.count_6_LC_9_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_9_14_3/lcout
Path End         : d2.count_5_LC_9_14_4/in3
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_9_14_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__363/I                       LocalMux                       0              3455   1066  FALL       1
I__363/O                       LocalMux                     309              3764   1066  FALL       1
I__365/I                       InMux                          0              3764   1066  FALL       1
I__365/O                       InMux                        217              3981   1066  FALL       1
d2.count_4_LC_9_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_4_LC_9_14_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__243/I                       InMux                          0              4227   1529  FALL       1
I__243/O                       InMux                        217              4444   1529  FALL       1
d2.count_5_LC_9_14_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_9_14_2/lcout
Path End         : d2.count_4_LC_9_14_3/in3
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_9_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__393/I                       LocalMux                       0              3455   1066  FALL       1
I__393/O                       LocalMux                     309              3764   1066  FALL       1
I__395/I                       InMux                          0              3764   1066  FALL       1
I__395/O                       InMux                        217              3981   1066  FALL       1
d2.count_3_LC_9_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_3_LC_9_14_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__244/I                       InMux                          0              4227   1529  FALL       1
I__244/O                       InMux                        217              4444   1529  FALL       1
d2.count_4_LC_9_14_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_6_12_6/lcout
Path End         : d1.count_16_LC_6_12_7/in3
Capture Clock    : d1.count_16_LC_6_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_6_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__226/I                        LocalMux                       0              3455   1066  FALL       1
I__226/O                        LocalMux                     309              3764   1066  FALL       1
I__228/I                        InMux                          0              3764   1066  FALL       1
I__228/O                        InMux                        217              3981   1066  FALL       1
d1.count_15_LC_6_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_15_LC_6_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__223/I                        InMux                          0              4227   1529  FALL       1
I__223/O                        InMux                        217              4444   1529  FALL       1
d1.count_16_LC_6_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_6_12_5/lcout
Path End         : d1.count_15_LC_6_12_6/in3
Capture Clock    : d1.count_15_LC_6_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_6_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__232/I                        LocalMux                       0              3455   1066  FALL       1
I__232/O                        LocalMux                     309              3764   1066  FALL       1
I__234/I                        InMux                          0              3764   1066  FALL       1
I__234/O                        InMux                        217              3981   1066  FALL       1
d1.count_14_LC_6_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_14_LC_6_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__224/I                        InMux                          0              4227   1529  FALL       1
I__224/O                        InMux                        217              4444   1529  FALL       1
d1.count_15_LC_6_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_6_12_4/lcout
Path End         : d1.count_14_LC_6_12_5/in3
Capture Clock    : d1.count_14_LC_6_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_6_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__146/I                        LocalMux                       0              3455   1066  FALL       1
I__146/O                        LocalMux                     309              3764   1066  FALL       1
I__148/I                        InMux                          0              3764   1066  FALL       1
I__148/O                        InMux                        217              3981   1066  FALL       1
d1.count_13_LC_6_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_13_LC_6_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__230/I                        InMux                          0              4227   1529  FALL       1
I__230/O                        InMux                        217              4444   1529  FALL       1
d1.count_14_LC_6_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_6_12_3/lcout
Path End         : d1.count_13_LC_6_12_4/in3
Capture Clock    : d1.count_13_LC_6_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_6_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__151/I                        LocalMux                       0              3455   1066  FALL       1
I__151/O                        LocalMux                     309              3764   1066  FALL       1
I__153/I                        InMux                          0              3764   1066  FALL       1
I__153/O                        InMux                        217              3981   1066  FALL       1
d1.count_12_LC_6_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_12_LC_6_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__235/I                        InMux                          0              4227   1529  FALL       1
I__235/O                        InMux                        217              4444   1529  FALL       1
d1.count_13_LC_6_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_6_12_2/lcout
Path End         : d1.count_12_LC_6_12_3/in3
Capture Clock    : d1.count_12_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_6_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__157/I                        LocalMux                       0              3455   1066  FALL       1
I__157/O                        LocalMux                     309              3764   1066  FALL       1
I__159/I                        InMux                          0              3764   1066  FALL       1
I__159/O                        InMux                        217              3981   1066  FALL       1
d1.count_11_LC_6_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_11_LC_6_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__149/I                        InMux                          0              4227   1529  FALL       1
I__149/O                        InMux                        217              4444   1529  FALL       1
d1.count_12_LC_6_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_6_12_1/lcout
Path End         : d1.count_11_LC_6_12_2/in3
Capture Clock    : d1.count_11_LC_6_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_6_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__162/I                        LocalMux                       0              3455   1066  FALL       1
I__162/O                        LocalMux                     309              3764   1066  FALL       1
I__164/I                        InMux                          0              3764   1066  FALL       1
I__164/O                        InMux                        217              3981   1066  FALL       1
d1.count_10_LC_6_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_10_LC_6_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__155/I                        InMux                          0              4227   1529  FALL       1
I__155/O                        InMux                        217              4444   1529  FALL       1
d1.count_11_LC_6_12_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_6_12_0/lcout
Path End         : d1.count_10_LC_6_12_1/in3
Capture Clock    : d1.count_10_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_6_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__168/I                       LocalMux                       0              3455   1066  FALL       1
I__168/O                       LocalMux                     309              3764   1066  FALL       1
I__170/I                       InMux                          0              3764   1066  FALL       1
I__170/O                       InMux                        217              3981   1066  FALL       1
d1.count_9_LC_6_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_9_LC_6_12_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__160/I                       InMux                          0              4227   1529  FALL       1
I__160/O                       InMux                        217              4444   1529  FALL       1
d1.count_10_LC_6_12_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_6_11_6/lcout
Path End         : d1.count_8_LC_6_11_7/in3
Capture Clock    : d1.count_8_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_6_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__179/I                       LocalMux                       0              3455   1066  FALL       1
I__179/O                       LocalMux                     309              3764   1066  FALL       1
I__181/I                       InMux                          0              3764   1066  FALL       1
I__181/O                       InMux                        217              3981   1066  FALL       1
d1.count_7_LC_6_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_7_LC_6_11_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__173/I                       InMux                          0              4227   1529  FALL       1
I__173/O                       InMux                        217              4444   1529  FALL       1
d1.count_8_LC_6_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_6_11_5/lcout
Path End         : d1.count_7_LC_6_11_6/in3
Capture Clock    : d1.count_7_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_6_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__185/I                       LocalMux                       0              3455   1066  FALL       1
I__185/O                       LocalMux                     309              3764   1066  FALL       1
I__187/I                       InMux                          0              3764   1066  FALL       1
I__187/O                       InMux                        217              3981   1066  FALL       1
d1.count_6_LC_6_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_6_LC_6_11_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__178/I                       InMux                          0              4227   1529  FALL       1
I__178/O                       InMux                        217              4444   1529  FALL       1
d1.count_7_LC_6_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_6_11_4/lcout
Path End         : d1.count_6_LC_6_11_5/in3
Capture Clock    : d1.count_6_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_6_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__189/I                       LocalMux                       0              3455   1066  FALL       1
I__189/O                       LocalMux                     309              3764   1066  FALL       1
I__191/I                       InMux                          0              3764   1066  FALL       1
I__191/O                       InMux                        217              3981   1066  FALL       1
d1.count_5_LC_6_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_5_LC_6_11_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__183/I                       InMux                          0              4227   1529  FALL       1
I__183/O                       InMux                        217              4444   1529  FALL       1
d1.count_6_LC_6_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_6_11_3/lcout
Path End         : d1.count_5_LC_6_11_4/in3
Capture Clock    : d1.count_5_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_6_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__95/I                        LocalMux                       0              3455   1066  FALL       1
I__95/O                        LocalMux                     309              3764   1066  FALL       1
I__97/I                        InMux                          0              3764   1066  FALL       1
I__97/O                        InMux                        217              3981   1066  FALL       1
d1.count_4_LC_6_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_4_LC_6_11_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__188/I                       InMux                          0              4227   1529  FALL       1
I__188/O                       InMux                        217              4444   1529  FALL       1
d1.count_5_LC_6_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_6_11_2/lcout
Path End         : d1.count_4_LC_6_11_3/in3
Capture Clock    : d1.count_4_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                               989
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_6_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__100/I                       LocalMux                       0              3455   1066  FALL       1
I__100/O                       LocalMux                     309              3764   1066  FALL       1
I__102/I                       InMux                          0              3764   1066  FALL       1
I__102/O                       InMux                        217              3981   1066  FALL       1
d1.count_3_LC_6_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_3_LC_6_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__94/I                        InMux                          0              4227   1529  FALL       1
I__94/O                        InMux                        217              4444   1529  FALL       1
d1.count_4_LC_6_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_6_11_7/lcout
Path End         : d1.state_LC_6_10_3/in2
Capture Clock    : d1.state_LC_6_10_3/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1101
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_6_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__174/I                              LocalMux                       0              3455   1641  FALL       1
I__174/O                              LocalMux                     309              3764   1641  FALL       1
I__176/I                              InMux                          0              3764   1641  FALL       1
I__176/O                              InMux                        217              3981   1641  FALL       1
d1.count_RNIP9EH_7_LC_6_10_1/in3      LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
d1.count_RNIP9EH_7_LC_6_10_1/ltout    LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__74/I                               CascadeMux                     0              4248   1641  RISE       1
I__74/O                               CascadeMux                     0              4248   1641  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/ltout  LogicCell40_SEQ_MODE_0000    309              4556   1641  RISE       1
I__142/I                              CascadeMux                     0              4556   1641  RISE       1
I__142/O                              CascadeMux                     0              4556   1641  RISE       1
d1.state_LC_6_10_3/in2                LogicCell40_SEQ_MODE_1000      0              4556   1641  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_9_14_7/lcout
Path End         : d2.count_9_LC_9_15_0/in3
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1164
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_9_14_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__347/I                         LocalMux                       0              3455   1066  FALL       1
I__347/O                         LocalMux                     309              3764   1066  FALL       1
I__349/I                         InMux                          0              3764   1066  FALL       1
I__349/O                         InMux                        217              3981   1066  FALL       1
d2.count_8_LC_9_14_7/in1         LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d2.count_8_LC_9_14_7/carryout    LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_9_15_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_9_15_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__239/I                         InMux                          0              4402   1704  FALL       1
I__239/O                         InMux                        217              4619   1704  FALL       1
d2.count_9_LC_9_15_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_6_11_7/lcout
Path End         : d1.count_9_LC_6_12_0/in3
Capture Clock    : d1.count_9_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1164
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_6_11_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__175/I                         LocalMux                       0              3455   1066  FALL       1
I__175/O                         LocalMux                     309              3764   1066  FALL       1
I__177/I                         InMux                          0              3764   1066  FALL       1
I__177/O                         InMux                        217              3981   1066  FALL       1
d1.count_8_LC_6_11_7/in1         LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d1.count_8_LC_6_11_7/carryout    LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_6_12_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_6_12_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__166/I                         InMux                          0              4402   1704  FALL       1
I__166/O                         InMux                        217              4619   1704  FALL       1
d1.count_9_LC_6_12_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_6_11_2/lcout
Path End         : d1.state_LC_6_10_3/in3
Capture Clock    : d1.state_LC_6_10_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1340
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_6_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__101/I                             LocalMux                       0              3455   1880  FALL       1
I__101/O                             LocalMux                     309              3764   1880  FALL       1
I__103/I                             InMux                          0              3764   1880  FALL       1
I__103/O                             InMux                        217              3981   1880  FALL       1
d1.count_RNIDTDH_16_LC_6_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d1.count_RNIDTDH_16_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__123/I                             LocalMux                       0              4269   1880  FALL       1
I__123/O                             LocalMux                     309              4577   1880  FALL       1
I__125/I                             InMux                          0              4577   1880  FALL       1
I__125/O                             InMux                        217              4795   1880  FALL       1
d1.state_LC_6_10_3/in3               LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__291/I                                          ClkMux                         0              2607  RISE       1
I__291/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_6_10_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_6_11_2/lcout
Path End         : led_a_e_LC_6_9_3/in0
Capture Clock    : led_a_e_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1340
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_6_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__101/I                             LocalMux                       0              3455   1880  FALL       1
I__101/O                             LocalMux                     309              3764   1880  FALL       1
I__103/I                             InMux                          0              3764   1880  FALL       1
I__103/O                             InMux                        217              3981   1880  FALL       1
d1.count_RNIDTDH_16_LC_6_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d1.count_RNIDTDH_16_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__124/I                             LocalMux                       0              4269   1880  FALL       1
I__124/O                             LocalMux                     309              4577   1880  FALL       1
I__126/I                             InMux                          0              4577   1880  FALL       1
I__126/O                             InMux                        217              4795   1880  FALL       1
led_a_e_LC_6_9_3/in0                 LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : d2.state_LC_10_15_1/in0
Capture Clock    : d2.state_LC_10_15_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1340
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__385/I                              LocalMux                       0              3455   1880  FALL       1
I__385/O                              LocalMux                     309              3764   1880  FALL       1
I__387/I                              InMux                          0              3764   1880  FALL       1
I__387/O                              InMux                        217              3981   1880  FALL       1
d2.count_RNIH28Q_16_LC_10_15_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.count_RNIH28Q_16_LC_10_15_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__336/I                              LocalMux                       0              4269   1880  FALL       1
I__336/O                              LocalMux                     309              4577   1880  FALL       1
I__338/I                              InMux                          0              4577   1880  FALL       1
I__338/O                              InMux                        217              4795   1880  FALL       1
d2.state_LC_10_15_1/in0               LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__284/I                                          ClkMux                         0              2607  RISE       1
I__284/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_10_15_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_9_14_1/lcout
Path End         : led_b_e_LC_10_16_0/in0
Capture Clock    : led_b_e_LC_10_16_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              1340
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_9_14_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__385/I                              LocalMux                       0              3455   1880  FALL       1
I__385/O                              LocalMux                     309              3764   1880  FALL       1
I__387/I                              InMux                          0              3764   1880  FALL       1
I__387/O                              InMux                        217              3981   1880  FALL       1
d2.count_RNIH28Q_16_LC_10_15_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.count_RNIH28Q_16_LC_10_15_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__337/I                              LocalMux                       0              4269   1880  FALL       1
I__337/O                              LocalMux                     309              4577   1880  FALL       1
I__339/I                              InMux                          0              4577   1880  FALL       1
I__339/O                              InMux                        217              4795   1880  FALL       1
led_b_e_LC_10_16_0/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_6_11_7/lcout
Path End         : led_a_e_LC_6_9_3/ce
Capture Clock    : led_a_e_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2006
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5461
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_6_11_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__174/I                              LocalMux                       0              3455   1641  FALL       1
I__174/O                              LocalMux                     309              3764   1641  FALL       1
I__176/I                              InMux                          0              3764   1641  FALL       1
I__176/O                              InMux                        217              3981   1641  FALL       1
d1.count_RNIP9EH_7_LC_6_10_1/in3      LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
d1.count_RNIP9EH_7_LC_6_10_1/ltout    LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__74/I                               CascadeMux                     0              4248   1641  RISE       1
I__74/O                               CascadeMux                     0              4248   1641  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
d1.count_RNI0C112_15_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2546  FALL       1
I__143/I                              LocalMux                       0              4598   2546  FALL       1
I__143/O                              LocalMux                     309              4907   2546  FALL       1
I__144/I                              CEMux                          0              4907   2546  FALL       1
I__144/O                              CEMux                        554              5461   2546  FALL       1
led_a_e_LC_6_9_3/ce                   LogicCell40_SEQ_MODE_1000      0              5461   2546  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_9_15_6/lcout
Path End         : led_b_e_LC_10_16_0/ce
Capture Clock    : led_b_e_LC_10_16_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2915

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              2462
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5917
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_9_15_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__249/I                               LocalMux                       0              3455   1431  FALL       1
I__249/O                               LocalMux                     309              3764   1431  FALL       1
I__251/I                               InMux                          0              3764   1431  FALL       1
I__251/O                               InMux                        217              3981   1431  FALL       1
d2.count_RNID7FT1_15_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000      0              3981   1431  FALL       1
d2.count_RNID7FT1_15_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    386              4367   3002  FALL       1
I__321/I                               Odrv4                          0              4367   3002  FALL       1
I__321/O                               Odrv4                        372              4739   3002  FALL       1
I__322/I                               Span4Mux_h                     0              4739   3002  FALL       1
I__322/O                               Span4Mux_h                   316              5054   3002  FALL       1
I__323/I                               LocalMux                       0              5054   3002  FALL       1
I__323/O                               LocalMux                     309              5363   3002  FALL       1
I__324/I                               CEMux                          0              5363   3002  FALL       1
I__324/O                               CEMux                        554              5917   3002  FALL       1
led_b_e_LC_10_16_0/ce                  LogicCell40_SEQ_MODE_1000      0              5917   3002  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_0_LC_5_10_1/sr
Capture Clock    : d1.count_0_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__213/I                                      SRMux                          0              6443   4083  FALL       1
I__213/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_0_LC_5_10_1/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_5_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_1_LC_5_10_0/sr
Capture Clock    : d1.count_1_LC_5_10_0/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__213/I                                      SRMux                          0              6443   4083  FALL       1
I__213/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_1_LC_5_10_0/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__294/I                                          ClkMux                         0              2607  RISE       1
I__294/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_5_10_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_8_LC_6_11_7/sr
Capture Clock    : d1.count_8_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_8_LC_6_11_7/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_6_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_7_LC_6_11_6/sr
Capture Clock    : d1.count_7_LC_6_11_6/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_7_LC_6_11_6/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_6_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_6_LC_6_11_5/sr
Capture Clock    : d1.count_6_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_6_LC_6_11_5/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_6_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_5_LC_6_11_4/sr
Capture Clock    : d1.count_5_LC_6_11_4/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_5_LC_6_11_4/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_6_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_4_LC_6_11_3/sr
Capture Clock    : d1.count_4_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_4_LC_6_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_6_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_3_LC_6_11_2/sr
Capture Clock    : d1.count_3_LC_6_11_2/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_3_LC_6_11_2/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_6_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_2_LC_6_11_1/sr
Capture Clock    : d1.count_2_LC_6_11_1/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__214/I                                      SRMux                          0              6443   4083  FALL       1
I__214/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_2_LC_6_11_1/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__289/I                                          ClkMux                         0              2607  RISE       1
I__289/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_6_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_16_LC_6_12_7/sr
Capture Clock    : d1.count_16_LC_6_12_7/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_16_LC_6_12_7/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_6_12_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_15_LC_6_12_6/sr
Capture Clock    : d1.count_15_LC_6_12_6/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_15_LC_6_12_6/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_6_12_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_14_LC_6_12_5/sr
Capture Clock    : d1.count_14_LC_6_12_5/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_14_LC_6_12_5/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_6_12_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_13_LC_6_12_4/sr
Capture Clock    : d1.count_13_LC_6_12_4/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_13_LC_6_12_4/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_6_12_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_12_LC_6_12_3/sr
Capture Clock    : d1.count_12_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_12_LC_6_12_3/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_6_12_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_11_LC_6_12_2/sr
Capture Clock    : d1.count_11_LC_6_12_2/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_11_LC_6_12_2/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_6_12_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_10_LC_6_12_1/sr
Capture Clock    : d1.count_10_LC_6_12_1/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_10_LC_6_12_1/sr                      LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_6_12_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_7_9_0/lcout
Path End         : d1.count_9_LC_6_12_0/sr
Capture Clock    : d1.count_9_LC_6_12_0/clk
Hold Constraint  : 0p
Path slack       : 4083p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3346
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6801
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__292/I                                          ClkMux                         0              2607  RISE       1
I__292/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_7_9_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_7_9_0/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__206/I                                      LocalMux                       0              3455   1066  FALL       1
I__206/O                                      LocalMux                     309              3764   1066  FALL       1
I__208/I                                      InMux                          0              3764   4083  FALL       1
I__208/O                                      InMux                        217              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/in1               LogicCell40_SEQ_MODE_0000      0              3981   4083  FALL       1
d1.sync_1_RNIKI1C_LC_6_10_4/lcout             LogicCell40_SEQ_MODE_0000    379              4360   4083  FALL       1
I__129/I                                      Odrv4                          0              4360   4083  FALL       1
I__129/O                                      Odrv4                        372              4732   4083  FALL       1
I__130/I                                      Span4Mux_h                     0              4732   4083  FALL       1
I__130/O                                      Span4Mux_h                   316              5047   4083  FALL       1
I__131/I                                      Span4Mux_s3_h                  0              5047   4083  FALL       1
I__131/O                                      Span4Mux_s3_h                231              5279   4083  FALL       1
I__132/I                                      LocalMux                       0              5279   4083  FALL       1
I__132/O                                      LocalMux                     309              5587   4083  FALL       1
I__133/I                                      IoInMux                        0              5587   4083  FALL       1
I__133/O                                      IoInMux                      217              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   4083  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6366   4083  FALL      17
I__211/I                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__211/O                                      gio2CtrlBuf                    0              6366   4083  FALL       1
I__212/I                                      GlobalMux                      0              6366   4083  FALL       1
I__212/O                                      GlobalMux                     77              6443   4083  FALL       1
I__215/I                                      SRMux                          0              6443   4083  FALL       1
I__215/O                                      SRMux                        358              6801   4083  FALL       1
d1.count_9_LC_6_12_0/sr                       LogicCell40_SEQ_MODE_1000      0              6801   4083  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__288/I                                          ClkMux                         0              2607  RISE       1
I__288/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_6_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_16_LC_9_15_7/sr
Capture Clock    : d2.count_16_LC_9_15_7/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_16_LC_9_15_7/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_9_15_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_15_LC_9_15_6/sr
Capture Clock    : d2.count_15_LC_9_15_6/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_15_LC_9_15_6/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_9_15_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_14_LC_9_15_5/sr
Capture Clock    : d2.count_14_LC_9_15_5/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_14_LC_9_15_5/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_9_15_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_13_LC_9_15_4/sr
Capture Clock    : d2.count_13_LC_9_15_4/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_13_LC_9_15_4/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_9_15_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_12_LC_9_15_3/sr
Capture Clock    : d2.count_12_LC_9_15_3/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_12_LC_9_15_3/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_9_15_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_11_LC_9_15_2/sr
Capture Clock    : d2.count_11_LC_9_15_2/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_11_LC_9_15_2/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_9_15_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_10_LC_9_15_1/sr
Capture Clock    : d2.count_10_LC_9_15_1/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_10_LC_9_15_1/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_9_15_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_9_LC_9_15_0/sr
Capture Clock    : d2.count_9_LC_9_15_0/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__255/I                                      SRMux                          0              6513   4153  FALL       1
I__255/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_9_LC_9_15_0/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__285/I                                          ClkMux                         0              2607  RISE       1
I__285/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_9_15_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_1_LC_10_14_4/sr
Capture Clock    : d2.count_1_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__256/I                                      SRMux                          0              6513   4153  FALL       1
I__256/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_1_LC_10_14_4/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_10_14_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_0_LC_10_14_1/sr
Capture Clock    : d2.count_0_LC_10_14_1/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__256/I                                      SRMux                          0              6513   4153  FALL       1
I__256/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_0_LC_10_14_1/sr                      LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__286/I                                          ClkMux                         0              2607  RISE       1
I__286/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_10_14_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_8_LC_9_14_7/sr
Capture Clock    : d2.count_8_LC_9_14_7/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_8_LC_9_14_7/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_9_14_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_7_LC_9_14_6/sr
Capture Clock    : d2.count_7_LC_9_14_6/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_7_LC_9_14_6/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_9_14_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_6_LC_9_14_5/sr
Capture Clock    : d2.count_6_LC_9_14_5/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_6_LC_9_14_5/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_9_14_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_5_LC_9_14_4/sr
Capture Clock    : d2.count_5_LC_9_14_4/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_5_LC_9_14_4/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_9_14_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_4_LC_9_14_3/sr
Capture Clock    : d2.count_4_LC_9_14_3/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_4_LC_9_14_3/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_9_14_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_3_LC_9_14_2/sr
Capture Clock    : d2.count_3_LC_9_14_2/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_3_LC_9_14_2/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_9_14_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_11_15_6/lcout
Path End         : d2.count_2_LC_9_14_1/sr
Capture Clock    : d2.count_2_LC_9_14_1/clk
Hold Constraint  : 0p
Path slack       : 4153p

Capture Clock Arrival Time (debounce|CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2915
- Setup Time                                    -197
---------------------------------------------   ---- 
End-of-path required time (ps)                  2718

Launch Clock Arrival Time (debounce|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              3416
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6871
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__283/I                                          ClkMux                         0              2607  RISE       1
I__283/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_11_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_11_15_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__309/I                                      LocalMux                       0              3455   4153  FALL       1
I__309/O                                      LocalMux                     309              3764   4153  FALL       1
I__312/I                                      InMux                          0              3764   4153  FALL       1
I__312/O                                      InMux                        217              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/in3              LogicCell40_SEQ_MODE_0000      0              3981   4153  FALL       1
d2.sync_1_RNIMV5K_LC_11_16_4/lcout            LogicCell40_SEQ_MODE_0000    288              4269   4153  FALL       1
I__304/I                                      Odrv4                          0              4269   4153  FALL       1
I__304/O                                      Odrv4                        372              4640   4153  FALL       1
I__305/I                                      Span4Mux_v                     0              4640   4153  FALL       1
I__305/O                                      Span4Mux_v                   372              5012   4153  FALL       1
I__306/I                                      Span4Mux_s3_v                  0              5012   4153  FALL       1
I__306/O                                      Span4Mux_s3_v                337              5349   4153  FALL       1
I__307/I                                      LocalMux                       0              5349   4153  FALL       1
I__307/O                                      LocalMux                     309              5657   4153  FALL       1
I__308/I                                      IoInMux                        0              5657   4153  FALL       1
I__308/O                                      IoInMux                      217              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5875   4153  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6436   4153  FALL      17
I__253/I                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__253/O                                      gio2CtrlBuf                    0              6436   4153  FALL       1
I__254/I                                      GlobalMux                      0              6436   4153  FALL       1
I__254/O                                      GlobalMux                     77              6513   4153  FALL       1
I__257/I                                      SRMux                          0              6513   4153  FALL       1
I__257/O                                      SRMux                        358              6871   4153  FALL       1
d2.count_2_LC_9_14_1/sr                       LogicCell40_SEQ_MODE_1000      0              6871   4153  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__287/I                                          ClkMux                         0              2607  RISE       1
I__287/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_9_14_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_a
Path End         : d1.sync_0_LC_8_9_3/in3
Capture Clock    : d1.sync_0_LC_8_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (debounce|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4335
---------------------------------------   ---- 
End-of-path arrival time (ps)             4335
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_a                           debounce                       0                 0   +INF  RISE       1
switch_a_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_a_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_a_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_a_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__198/I                           Odrv12                         0              1053   +INF  FALL       1
I__198/O                           Odrv12                       540              1593   +INF  FALL       1
I__199/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__199/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__200/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__200/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__201/I                           Sp12to4                        0              2673   +INF  FALL       1
I__201/O                           Sp12to4                      449              3122   +INF  FALL       1
I__202/I                           Span4Mux_h                     0              3122   +INF  FALL       1
I__202/O                           Span4Mux_h                   316              3437   +INF  FALL       1
I__203/I                           Span4Mux_v                     0              3437   +INF  FALL       1
I__203/O                           Span4Mux_v                   372              3809   +INF  FALL       1
I__204/I                           LocalMux                       0              3809   +INF  FALL       1
I__204/O                           LocalMux                     309              4118   +INF  FALL       1
I__205/I                           InMux                          0              4118   +INF  FALL       1
I__205/O                           InMux                        217              4335   +INF  FALL       1
d1.sync_0_LC_8_9_3/in3             LogicCell40_SEQ_MODE_1000      0              4335   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__290/I                                          ClkMux                         0              2607  RISE       1
I__290/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_8_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_b
Path End         : d2.sync_0_LC_12_15_6/in3
Capture Clock    : d2.sync_0_LC_12_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (debounce|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_b                           debounce                       0                 0   +INF  RISE       1
switch_b_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_b_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_b_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_b_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__298/I                           Odrv12                         0              1053   +INF  FALL       1
I__298/O                           Odrv12                       540              1593   +INF  FALL       1
I__299/I                           Span12Mux_h                    0              1593   +INF  FALL       1
I__299/O                           Span12Mux_h                  540              2133   +INF  FALL       1
I__300/I                           Span12Mux_v                    0              2133   +INF  FALL       1
I__300/O                           Span12Mux_v                  540              2673   +INF  FALL       1
I__301/I                           Sp12to4                        0              2673   +INF  FALL       1
I__301/O                           Sp12to4                      449              3122   +INF  FALL       1
I__302/I                           LocalMux                       0              3122   +INF  FALL       1
I__302/O                           LocalMux                     309              3430   +INF  FALL       1
I__303/I                           InMux                          0              3430   +INF  FALL       1
I__303/O                           InMux                        217              3648   +INF  FALL       1
d2.sync_0_LC_12_15_6/in3           LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__281/I                                          ClkMux                         0              2607  RISE       1
I__281/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_12_15_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_b_e_LC_10_16_0/lcout
Path End         : led_b
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7698
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11153
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__282/I                                          ClkMux                         0              2607  RISE       1
I__282/O                                          ClkMux                       309              2915  RISE       1
led_b_e_LC_10_16_0/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_b_e_LC_10_16_0/lcout         LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__326/I                         Odrv12                         0              3455   +INF  RISE       1
I__326/O                         Odrv12                       491              3946   +INF  RISE       1
I__328/I                         Span12Mux_h                    0              3946   +INF  RISE       1
I__328/O                         Span12Mux_h                  491              4437   +INF  RISE       1
I__330/I                         Span12Mux_v                    0              4437   +INF  RISE       1
I__330/O                         Span12Mux_v                  491              4928   +INF  RISE       1
I__331/I                         Sp12to4                        0              4928   +INF  RISE       1
I__331/O                         Sp12to4                      428              5356   +INF  RISE       1
I__332/I                         Span4Mux_h                     0              5356   +INF  RISE       1
I__332/O                         Span4Mux_h                   302              5657   +INF  RISE       1
I__333/I                         Span4Mux_s3_v                  0              5657   +INF  RISE       1
I__333/O                         Span4Mux_s3_v                316              5973   +INF  RISE       1
I__334/I                         LocalMux                       0              5973   +INF  RISE       1
I__334/O                         LocalMux                     330              6303   +INF  RISE       1
I__335/I                         IoInMux                        0              6303   +INF  RISE       1
I__335/O                         IoInMux                      259              6562   +INF  RISE       1
led_b_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6562   +INF  RISE       1
led_b_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8799   +INF  FALL       1
led_b_obuf_iopad/DIN             IO_PAD                         0              8799   +INF  FALL       1
led_b_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11153   +INF  FALL       1
led_b                            debounce                       0             11153   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_a_e_LC_6_9_3/lcout
Path End         : led_a
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7635
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11090
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__293/I                                          ClkMux                         0              2607  RISE       1
I__293/O                                          ClkMux                       309              2915  RISE       1
led_a_e_LC_6_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_a_e_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__76/I                          Odrv12                         0              3455   +INF  RISE       1
I__76/O                          Odrv12                       491              3946   +INF  RISE       1
I__78/I                          Span12Mux_v                    0              3946   +INF  RISE       1
I__78/O                          Span12Mux_v                  491              4437   +INF  RISE       1
I__80/I                          Span12Mux_h                    0              4437   +INF  RISE       1
I__80/O                          Span12Mux_h                  491              4928   +INF  RISE       1
I__81/I                          Sp12to4                        0              4928   +INF  RISE       1
I__81/O                          Sp12to4                      428              5356   +INF  RISE       1
I__82/I                          Span4Mux_h                     0              5356   +INF  RISE       1
I__82/O                          Span4Mux_h                   302              5657   +INF  RISE       1
I__83/I                          Span4Mux_s2_v                  0              5657   +INF  RISE       1
I__83/O                          Span4Mux_s2_v                252              5910   +INF  RISE       1
I__84/I                          LocalMux                       0              5910   +INF  RISE       1
I__84/O                          LocalMux                     330              6240   +INF  RISE       1
I__85/I                          IoInMux                        0              6240   +INF  RISE       1
I__85/O                          IoInMux                      259              6499   +INF  RISE       1
led_a_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6499   +INF  RISE       1
led_a_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8736   +INF  FALL       1
led_a_obuf_iopad/DIN             IO_PAD                         0              8736   +INF  FALL       1
led_a_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11090   +INF  FALL       1
led_a                            debounce                       0             11090   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_cZ0_LC_6_8_5/lcout
Path End         : led_c
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (debounce|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7621
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11076
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               debounce                       0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                          GlobalMux                      0              2452  RISE       1
I__280/O                                          GlobalMux                    154              2607  RISE       1
I__295/I                                          ClkMux                         0              2607  RISE       1
I__295/O                                          ClkMux                       309              2915  RISE       1
led_cZ0_LC_6_8_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
led_cZ0_LC_6_8_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__86/I                          Odrv12                         0              3455   +INF  RISE       1
I__86/O                          Odrv12                       491              3946   +INF  RISE       1
I__87/I                          Span12Mux_h                    0              3946   +INF  RISE       1
I__87/O                          Span12Mux_h                  491              4437   +INF  RISE       1
I__88/I                          Span12Mux_s10_h                0              4437   +INF  RISE       1
I__88/O                          Span12Mux_s10_h              428              4865   +INF  RISE       1
I__89/I                          Sp12to4                        0              4865   +INF  RISE       1
I__89/O                          Sp12to4                      428              5293   +INF  RISE       1
I__90/I                          Span4Mux_v                     0              5293   +INF  RISE       1
I__90/O                          Span4Mux_v                   351              5643   +INF  RISE       1
I__91/I                          Span4Mux_s2_v                  0              5643   +INF  RISE       1
I__91/O                          Span4Mux_s2_v                252              5896   +INF  RISE       1
I__92/I                          LocalMux                       0              5896   +INF  RISE       1
I__92/O                          LocalMux                     330              6226   +INF  RISE       1
I__93/I                          IoInMux                        0              6226   +INF  RISE       1
I__93/O                          IoInMux                      259              6485   +INF  RISE       1
led_c_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6485   +INF  RISE       1
led_c_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8722   +INF  FALL       1
led_c_obuf_iopad/DIN             IO_PAD                         0              8722   +INF  FALL       1
led_c_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11076   +INF  FALL       1
led_c                            debounce                       0             11076   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

