==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:49:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.9 seconds. Elapsed time: 3.12 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.81 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 213.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_TYPE_IDX' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_MERGE_FLAG' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 237.180 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 276.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1_Pipeline_VITIS_LOOP_39_1' to 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1' to 'stream_init_buffer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_init_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'stream_init_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 277.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 277.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 278.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 278.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 278.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 278.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer' pipeline 'stream_init_buffer' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 282.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 285.828 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1_INIT_SPLIT_FLAG_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:49:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.76 seconds. CPU system time: 1.07 seconds. Elapsed time: 3.68 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.18 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_TYPE_IDX' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_MERGE_FLAG' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 236.984 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 276.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1_Pipeline_VITIS_LOOP_39_1' to 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1' to 'stream_init_buffer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_init_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'stream_init_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 277.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 277.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 278.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 278.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 278.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 278.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer' pipeline 'stream_init_buffer' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 279.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 282.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 285.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:49:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.79 seconds. CPU system time: 1 seconds. Elapsed time: 3.39 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.8 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 212.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_TYPE_IDX' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_MERGE_FLAG' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 237.406 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 285.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1_Pipeline_VITIS_LOOP_39_1' to 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1' to 'stream_init_buffer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 287.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 287.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 288.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 288.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 288.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 289.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 289.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 292.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 292.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/top.cpp:27:2)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/top.cpp
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:49:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.87 seconds. CPU system time: 0.99 seconds. Elapsed time: 3.6 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:63:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.83 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 212.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.969 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (src/initializer.cpp:39) in function 'Initialize::stream_init_buffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'store_global_ram' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'load_ram' automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_TYPE_IDX' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_MERGE_FLAG' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'cabac_top' (src/top.cpp:19), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_.split1_proc'
	 'initialization_top'
	 'load_ram'
	 'store_global_ram'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 237.836 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 315.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1_Pipeline_VITIS_LOOP_39_1' to 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1' to 'stream_init_buffer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 315.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 315.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 316.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 317.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 317.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 317.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 317.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialization_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 317.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
WARNING: [HLS 200-871] Estimated clock period (7.695ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'load_ram' consists of the following:	wire read operation ('p_read_1', src/top.cpp:4->src/top.cpp:31) on port 'p_read' (src/top.cpp:4->src/top.cpp:31) [5]  (3.63 ns)
	'icmp' operation ('icmp_ln5', src/top.cpp:5->src/top.cpp:31) [12]  (2.47 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 318.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 318.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 318.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/top.cpp:27:2)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/top.cpp
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:50:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.52 seconds. CPU system time: 0.99 seconds. Elapsed time: 3.52 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:64:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.51 seconds. Elapsed time: 5 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 212.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.008 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'store_global_ram' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'load_ram' automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_TYPE_IDX' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INIT_SAO_MERGE_FLAG' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'cabac_top' (src/top.cpp:19), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_.split1_proc'
	 'initialization_top'
	 'load_ram'
	 'store_global_ram'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.863 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 295.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'stream_init_buffer.1' to 'stream_init_buffer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 296.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 296.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 298.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 298.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialization_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 298.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
WARNING: [HLS 200-871] Estimated clock period (7.695ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'load_ram' consists of the following:	wire read operation ('p_read_1', src/top.cpp:4->src/top.cpp:31) on port 'p_read' (src/top.cpp:4->src/top.cpp:31) [5]  (3.63 ns)
	'icmp' operation ('icmp_ln5', src/top.cpp:5->src/top.cpp:31) [12]  (2.47 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 298.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 298.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 298.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 298.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 298.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 298.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 298.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 298.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 299.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 299.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 301.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialization_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialization_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 302.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ram' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 303.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/top.cpp:27:2)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/top.cpp
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:70:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:80:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.71 seconds. CPU system time: 0.94 seconds. Elapsed time: 3.25 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:98:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.3 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.97 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.980 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'store_global_ram' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'load_ram' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'cabac_top' (src/top.cpp:19), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_.split1_proc'
	 'initialization_top'
	 'load_ram'
	 'store_global_ram'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 237.656 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 285.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 286.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 287.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialization_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 288.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 288.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 288.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_global_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 288.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_init_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialization_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialization_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ram' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 291.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_global_ram_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_global_ram_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_global_ram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_global_ram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:70:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:80:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.77 seconds. CPU system time: 1.15 seconds. Elapsed time: 3.52 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.82 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 213.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.160 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 256.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 258.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 258.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:70:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:80:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.93 seconds. CPU system time: 1.08 seconds. Elapsed time: 3.6 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:18:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*)' (src/top.cpp:19:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.93 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 212.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/top.cpp:5) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (src/top.cpp:11) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.164 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'gmem' (src/top.cpp:12:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:6:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_init_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 258.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 258.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 258.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 258.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitStream' (src/top.cpp:21:108)
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:21:135)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.16 seconds. CPU system time: 2.13 seconds. Elapsed time: 15.72 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.54 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.215 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.648 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 258.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:21:135)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.68 seconds. CPU system time: 2.24 seconds. Elapsed time: 16.33 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, unsigned int volatile*)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.99 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.51 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.281 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 237.773 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 258.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 258.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.45 seconds. CPU system time: 2.37 seconds. Elapsed time: 16.47 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.85 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_1' (src/top.cpp:38) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.273 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'gmem' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 269.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 75, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 270.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 270.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 271.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 271.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 272.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_55_1' pipeline 'VITIS_LOOP_55_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 276.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 279.926 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 285.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.98 seconds. CPU system time: 3.96 seconds. Elapsed time: 26.4 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.81 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_1' (src/top.cpp:38) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.258 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'gmem' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 269.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 269.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 75, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 270.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 270.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 271.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 271.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 272.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 273.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_55_1' pipeline 'VITIS_LOOP_55_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 276.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 279.930 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 285.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.51 seconds. CPU system time: 2.16 seconds. Elapsed time: 16.1 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.45 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.582 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (src/top.cpp:42) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.297 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 269.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 269.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 269.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 75, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 270.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 270.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 271.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 271.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 272.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 273.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_59_1' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 277.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.312 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 286.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/utils.cpp:3:54)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.92 seconds. CPU system time: 2.49 seconds. Elapsed time: 16.59 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.45 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.633 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (src/top.cpp:42) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.258 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 267.652 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 269.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 269.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 269.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 270.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 270.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 272.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 273.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_59_1' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 276.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 280.051 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/utils.cpp:3:54)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.47 seconds. CPU system time: 2.49 seconds. Elapsed time: 18.18 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bst_fifo' (src/top.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.67 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 213.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 214.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (src/top.cpp:41) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.207 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 267.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 269.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 269.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 269.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 270.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 271.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 273.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 274.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst_fifo' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 276.738 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.65 seconds. CPU system time: 2.59 seconds. Elapsed time: 17.06 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.9 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.65 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (src/top.cpp:42) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 237.828 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'bst' (src/utils.cpp:5:11). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 267.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 268.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 268.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 268.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 268.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 269.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 269.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 269.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 269.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 270.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 271.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 274.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 276.840 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamCtxRAM_U(cabac_top_fifo_w8_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 282.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.14 seconds. CPU system time: 3.42 seconds. Elapsed time: 21.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.3 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.97 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.539 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (src/top.cpp:59) in function 'cabac_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.027 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 268.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 268.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 269.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 269.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 269.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
WARNING: [HLS 200-880] The II Violation in module 'cabac_top_Pipeline_VITIS_LOOP_59_1' (loop 'VITIS_LOOP_59_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire read operation ('state_currIdx_read_1', src/utils.cpp:6) on port 'state_currIdx' (src/utils.cpp:6) and wire read operation ('state_currIdx_read', src/utils.cpp:5) on port 'state_currIdx' (src/utils.cpp:5).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 270.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 271.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 273.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_59_1' pipeline 'VITIS_LOOP_59_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 274.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 277.324 MB.
INFO: [RTMG 210-279] Implementing memory 'cabac_top_cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cabac_top_ctxTables_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.73 seconds. CPU system time: 5.38 seconds. Elapsed time: 20.5 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.6 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 214.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (src/top.cpp:43) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 237.973 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 276.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 278.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 278.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 279.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 280.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 280.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 282.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ROM_AUTO_1R' to 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 284.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bst' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'bitStream', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WID' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'cabac_top/m_axi_bst_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'cabac_top/m_axi_bst_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.13 seconds. CPU system time: 2.56 seconds. Elapsed time: 18.79 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.29 seconds. CPU system time: 2.03 seconds. Elapsed time: 7.56 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 213.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.691 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (src/top.cpp:43) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:43:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.344 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.18 seconds; current allocated memory: 277.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 279.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 280.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 282.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 283.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ROM_AUTO_1R' to 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.98 seconds. CPU system time: 2.85 seconds. Elapsed time: 18.49 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.92 seconds. CPU system time: 0.77 seconds. Elapsed time: 5.82 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 214.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (src/top.cpp:43) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:43:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.340 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 277.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 279.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 279.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 282.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ROM_AUTO_1R' to 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 284.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5544] missing argument for 'max' (src/top.cpp:61:9)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.25 seconds. CPU system time: 2.39 seconds. Elapsed time: 16.51 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, unsigned char volatile*, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.46 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 214.672 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (src/top.cpp:43) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:43:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 238.375 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 277.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 279.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 279.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 279.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 280.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 281.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 282.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ROM_AUTO_1R' to 'cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_4'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/top.cpp:23:59)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface s_axilite' (src/top.cpp:24:43)
WARNING: [HLS 207-5544] missing argument for 'max' (src/top.cpp:64:9)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.57 seconds. CPU system time: 2.74 seconds. Elapsed time: 20.21 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.18 seconds. CPU system time: 1.66 seconds. Elapsed time: 7.06 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.28 seconds; current allocated memory: 213.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 214.727 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (src/top.cpp:46) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:46:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.31 seconds; current allocated memory: 238.441 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.26 seconds; current allocated memory: 277.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.57 seconds; current allocated memory: 279.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 279.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 279.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 279.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 281.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.39 seconds; current allocated memory: 282.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 283.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/top.cpp:23:59)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface s_axilite' (src/top.cpp:24:43)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.12 seconds. CPU system time: 4.27 seconds. Elapsed time: 22.84 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.68 seconds. CPU system time: 3.29 seconds. Elapsed time: 9.49 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 213.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 214.699 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_2' (src/top.cpp:46) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:46:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.29 seconds; current allocated memory: 238.410 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.6 seconds; current allocated memory: 279.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.22 seconds; current allocated memory: 279.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 279.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 279.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 280.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 281.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 282.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 284.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/top.cpp:23:59)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface s_axilite' (src/top.cpp:24:43)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.63 seconds. CPU system time: 3.14 seconds. Elapsed time: 21.68 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:21:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.41 seconds. CPU system time: 2.08 seconds. Elapsed time: 7.75 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 213.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 214.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (src/top.cpp:6) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (src/top.cpp:12) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/top.cpp:46:12) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.402 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:13:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:7:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 268.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.37 seconds; current allocated memory: 269.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 269.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 269.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 270.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 270.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 270.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 271.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 271.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_6_1' pipeline 'VITIS_LOOP_6_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 272.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 274.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 275.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 277.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/top.cpp:24:59)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface s_axilite' (src/top.cpp:25:43)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:77:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:77:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:77:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.39 seconds. CPU system time: 2.55 seconds. Elapsed time: 22.12 seconds; current allocated memory: 211.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.25)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' (src/arith_dec.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.78 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.49 seconds; current allocated memory: 212.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 222.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 234.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (src/top.cpp:7) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (src/top.cpp:13) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:41) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:63:29) to (src/arith_dec.cpp:92:5) in function 'decode_decision'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'decode_regular' into 'decode_decision' (src/arith_dec.cpp:89) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 268.523 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:14:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:8:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 321.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 322.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 322.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 322.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 324.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 324.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 324.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 324.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface m_axi' (src/top.cpp:24:59)
WARNING: [HLS 207-5553] Unsupported interface port data type in '#pragma HLS interface s_axilite' (src/top.cpp:25:43)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:77:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:77:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:77:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.46 seconds. CPU system time: 2.4 seconds. Elapsed time: 22.33 seconds; current allocated memory: 211.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.25)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' (src/arith_dec.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.44 seconds; current allocated memory: 212.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 222.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 234.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (src/top.cpp:7) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (src/top.cpp:13) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:41) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:63:29) to (src/arith_dec.cpp:92:5) in function 'decode_decision'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'decode_regular' into 'decode_decision' (src/arith_dec.cpp:89) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 268.023 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5 on port 'ctx' (src/top.cpp:14:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:8:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 320.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 321.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 321.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 322.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 322.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 322.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 322.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 322.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 324.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 324.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 324.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 324.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:77:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:77:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:77:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.01 seconds. CPU system time: 2.9 seconds. Elapsed time: 23.45 seconds; current allocated memory: 212.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.25)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' (src/arith_dec.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.08 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.73 seconds; current allocated memory: 212.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 223.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 234.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (src/top.cpp:7) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (src/top.cpp:13) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:63:29) to (src/arith_dec.cpp:92:5) in function 'decode_decision'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'decode_regular' into 'decode_decision' (src/arith_dec.cpp:89) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 268.879 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:14:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:8:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 331.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 332.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 332.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 332.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 332.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 333.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 333.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 333.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 333.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 335.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 335.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 335.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 335.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 336.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 336.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 337.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 339.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 340.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_decision_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 341.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 347.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/initd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'initd', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 350.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:77:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:77:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:77:60)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.7 seconds. CPU system time: 2.48 seconds. Elapsed time: 20.87 seconds; current allocated memory: 211.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.25)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' (src/arith_dec.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.87 seconds; current allocated memory: 212.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 223.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 235.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (src/top.cpp:7) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (src/top.cpp:13) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:63:29) to (src/arith_dec.cpp:92:5) in function 'decode_decision'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'decode_regular' into 'decode_decision' (src/arith_dec.cpp:89) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 269.031 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:14:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:8:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 331.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 332.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 332.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 333.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 333.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 333.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 333.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 333.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 333.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 334.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 334.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 335.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 335.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 335.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 335.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 336.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 336.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 337.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 338.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 340.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 340.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_decision_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 344.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 347.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/initd' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:121:37)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:121:37)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:121:37)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:121:83)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:121:83)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:121:83)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:25:73)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:23:141)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.3 seconds. CPU system time: 2.98 seconds. Elapsed time: 28.07 seconds; current allocated memory: 211.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.44)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.41)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.41)' into 'ArithDec::init(unsigned char*, _arith_t&) (.16.50.78.106.134.162.190.218)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.47.75.103.131.159.187.215)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.47.75.103.131.159.187.215)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.41)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.47.75.103.131.159.187.215)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.41)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.38.72.100.128.156.184.212)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.16.50.78.106.134.162.190.218)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.35.69.97.125.153.181.209)' (src/arith_dec.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.38.72.100.128.156.184.212)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.35.69.97.125.153.181.209)' (src/arith_dec.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'parseSAOMergeFlag(bool, _arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(bool, _arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOEO(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, _saoIn_t, _saoOut_t&)' (src/top.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, _saoIn_t, _saoOut_t&)' (src/top.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, _saoIn_t, _saoOut_t&)' (src/top.cpp:23:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.6 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.23 seconds; current allocated memory: 213.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 213.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 228.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 241.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (src/deBin.cpp:35) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (src/deBin.cpp:140) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (src/deBin.cpp:77) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (src/deBin.cpp:60) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (src/deBin.cpp:60) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'saoIn.SaoTypeIdx' (src/top.cpp:23) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'saoIn.SaoTypeIdx' (src/top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:17:9) to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sao_top' (src/deBin.cpp:7:46)...783 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.04 seconds; current allocated memory: 290.996 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_2' (src/deBin.cpp:135:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (src/deBin.cpp:120:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:42:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 440.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'decode_decision.1' to 'decode_decision_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 443.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 443.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 443.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 443.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 444.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 444.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 444.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 444.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode_decision'.
WARNING: [HLS 200-885] The II Violation in module 'decode_decision' (function 'decode_decision'): Unable to schedule 'load' operation ('retVal', src/utils.cpp:5) on array 'bStream' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bStream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, function 'decode_decision'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 445.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 445.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 445.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 445.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 445.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 445.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 446.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 446.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln42', src/deBin.cpp:42)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret4', src/deBin.cpp:39) to 'decode_decision'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln42', src/deBin.cpp:42)) in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 447.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_65_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_65_11' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_12_out_write_ln66', src/deBin.cpp:66) of variable 'state_ivlOffset_ret', src/deBin.cpp:66 on local variable 'state_ivlOffset_12_out' and 'load' operation ('state_ivlOffset_12_out_load') on local variable 'state_ivlOffset_12_out'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret8', src/deBin.cpp:66) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 447.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_65_1' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_11_out_write_ln66', src/deBin.cpp:66) of variable 'state_ivlOffset_ret9', src/deBin.cpp:66 on local variable 'state_ivlOffset_11_out' and 'load' operation ('state_ivlOffset_11_out_load') on local variable 'state_ivlOffset_11_out'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret', src/deBin.cpp:66) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 448.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 448.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_140_3' (loop 'VITIS_LOOP_140_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_58_write_ln144', src/deBin.cpp:144) of variable 'or_ln143_s', src/deBin.cpp:143 on local variable 'empty_58' and 'load' operation ('p_load15', src/deBin.cpp:141) on local variable 'empty_58'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret7', src/deBin.cpp:52) to 'decode_decision'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_140_3' (loop 'VITIS_LOOP_140_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_58_write_ln144', src/deBin.cpp:144) of variable 'or_ln143_s', src/deBin.cpp:143 on local variable 'empty_58' and 'load' operation ('p_load15', src/deBin.cpp:141) on local variable 'empty_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 452.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 452.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_10_out_write_ln83', src/deBin.cpp:83) of variable 'state_ivlOffset_ret7', src/deBin.cpp:83 on local variable 'state_ivlOffset_10_out' and 'load' operation ('state_ivlOffset_10_out_load') on local variable 'state_ivlOffset_10_out'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret5', src/deBin.cpp:83) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 453.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 453.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 464.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 464.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 464.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 464.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 464.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 464.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 464.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 464.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 465.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_decision' pipeline 'decode_decision' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 467.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 469.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 471.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 473.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 475.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_65_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_65_11' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_65_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 477.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_65_1' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:121:37)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:121:37)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:121:37)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:121:83)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:121:83)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:121:83)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:25:73)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:23:141)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.68 seconds. CPU system time: 3.06 seconds. Elapsed time: 27.41 seconds; current allocated memory: 211.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.46)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.43)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.43)' into 'ArithDec::init(unsigned char*, _arith_t&) (.18.52.80.108.136.164.192.220)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.15.49.77.105.133.161.189.217)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.15.49.77.105.133.161.189.217)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.43)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.15.49.77.105.133.161.189.217)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.43)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.12.40.74.102.130.158.186.214)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.18.52.80.108.136.164.192.220)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.37.71.99.127.155.183.211)' (src/arith_dec.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.12.40.74.102.130.158.186.214)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.37.71.99.127.155.183.211)' (src/arith_dec.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'parseSAOMergeFlag(bool, _arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(bool, _arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'parseSAOEO(bool, _arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_saoIn_t&, _saoOut_t&, bool, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, hls::stream<_saoIn_t, 0>&, hls::stream<_saoOut_t, 0>&)' (src/top.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, hls::stream<_saoIn_t, 0>&, hls::stream<_saoOut_t, 0>&)' (src/top.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, hls::stream<_saoIn_t, 0>&, hls::stream<_saoOut_t, 0>&)' (src/top.cpp:23:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:23:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1056.s_struct._saoOut_ts' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t, hls::stream<_saoIn_t, 0>&, hls::stream<_saoOut_t, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.92 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.58 seconds; current allocated memory: 213.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 238.926 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (src/deBin.cpp:35) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_3' (src/deBin.cpp:140) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (src/deBin.cpp:77) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (src/deBin.cpp:60) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_1' (src/deBin.cpp:60) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sao_inp.SaoTypeIdx' (src/top.cpp:122) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'sao_op.sao_band_position' (src/top.cpp:123) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sao_inp.SaoTypeIdx' (src/top.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sao_op.sao_band_position' (src/top.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:17:9) to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 274.898 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_2' (src/deBin.cpp:135:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_120_1' (src/deBin.cpp:120:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_out_sao_offset_abs' (src/deBin.cpp:137:40)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:42:14)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_out_sao_offset_sign' (src/deBin.cpp:143:43)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.53 seconds; current allocated memory: 416.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
WARNING: [SYN 201-103] Legalizing function name 'decode_decision.1' to 'decode_decision_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 417.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 417.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 418.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 418.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 419.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 419.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode_decision'.
WARNING: [HLS 200-885] The II Violation in module 'decode_decision' (function 'decode_decision'): Unable to schedule 'load' operation ('retVal', src/utils.cpp:5) on array 'bStream' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'bStream'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, function 'decode_decision'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 419.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 419.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 420.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 420.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 420.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 421.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 421.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln42', src/deBin.cpp:42)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret6', src/deBin.cpp:39) to 'decode_decision'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln42', src/deBin.cpp:42)) in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 422.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_65_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_65_13' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_12_out_write_ln66', src/deBin.cpp:66) of variable 'state_ivlOffset_ret', src/deBin.cpp:66 on local variable 'state_ivlOffset_12_out' and 'load' operation ('state_ivlOffset_12_out_load') on local variable 'state_ivlOffset_12_out'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret', src/deBin.cpp:66) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 422.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_65_1' (loop 'VITIS_LOOP_65_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_11_out_write_ln66', src/deBin.cpp:66) of variable 'state_ivlOffset_ret9', src/deBin.cpp:66 on local variable 'state_ivlOffset_11_out' and 'load' operation ('state_ivlOffset_11_out_load') on local variable 'state_ivlOffset_11_out'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret9', src/deBin.cpp:66) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 422.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_140_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_140_3' (loop 'VITIS_LOOP_140_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_8_write_ln144', src/deBin.cpp:144) of variable 'state_ivlOffset_ret8', src/deBin.cpp:52 on local variable 'state_ivlOffset_8' and 'load' operation ('state_ivlOffset_8_load') on local variable 'state_ivlOffset_8'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret8', src/deBin.cpp:52) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 423.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 423.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
WARNING: [HLS 200-880] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_82_1' (loop 'VITIS_LOOP_82_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('state_ivlOffset_10_write_ln83', src/deBin.cpp:83) of variable 'state_ivlOffset_ret7', src/deBin.cpp:83 on local variable 'state_ivlOffset_10' and 'load' operation ('state_ivlOffset_10_load') on local variable 'state_ivlOffset_10'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('call_ret7', src/deBin.cpp:83) to 'decode_decision'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 423.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 423.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.508ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'sao_top' consists of the following:	'load' operation ('state_ivlOffset_2_load_2', src/deBin.cpp:135) on local variable 'state_ivlOffset_2' [215]  (0 ns)
	'call' operation ('_ln135', src/deBin.cpp:135) to 'sao_top_Pipeline_VITIS_LOOP_140_3' [255]  (4.06 ns)
	blocking operation 3.45 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 427.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 427.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 427.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 427.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 427.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 427.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 428.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 429.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 431.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 431.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_decision' pipeline 'decode_decision' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 433.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 434.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 436.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 438.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 440.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_65_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_65_13' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
                                                                                                                                                                                                                                                             ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.15 seconds. CPU system time: 3.23 seconds. Elapsed time: 27.28 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i320.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.16 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.84 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 238.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 276.652 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.62 seconds; current allocated memory: 460.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.33 seconds; current allocated memory: 462.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 462.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 463.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 463.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 463.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 463.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 463.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 464.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 465.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 465.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 465.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 465.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 466.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 466.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 467.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 467.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 468.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 468.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 468.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 468.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 469.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 469.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 469.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 469.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 470.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 470.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.63 seconds; current allocated memory: 476.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 476.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 476.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 476.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 476.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 476.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 476.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 478.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 479.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 481.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 484.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 486.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 487.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 489.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 491.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 496.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 498.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 499.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 502.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 508.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 516.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.35 seconds. CPU system time: 3.56 seconds. Elapsed time: 32.13 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i320.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.93 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.57 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 226.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 238.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 276.723 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.71 seconds; current allocated memory: 460.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 462.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 462.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 463.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 463.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 463.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 463.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 463.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 463.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 463.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 463.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 464.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 464.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 464.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 464.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 465.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 465.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 465.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 465.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 466.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 466.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 466.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 466.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 467.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 467.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 468.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 468.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 468.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 468.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 469.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 470.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 470.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 476.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 476.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 476.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 476.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 476.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 476.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 476.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 479.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 481.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 484.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 486.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 487.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 489.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 491.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 493.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 496.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 498.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 499.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 502.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 508.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 516.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.84 seconds. CPU system time: 3.19 seconds. Elapsed time: 27.38 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i320.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.9 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.59 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 226.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 238.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 276.719 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 460.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.41 seconds; current allocated memory: 462.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 462.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 463.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 463.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 463.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 463.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 463.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 464.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 465.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 465.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 466.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 466.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 467.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 468.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 468.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 468.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 469.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 469.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 469.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 470.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 476.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 476.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 476.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 476.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 476.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 476.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 476.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 478.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 479.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 480.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 481.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 484.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 486.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 487.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 489.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 491.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 496.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 498.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 499.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 502.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 508.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 516.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.633 MB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.4 seconds. CPU system time: 3.06 seconds. Elapsed time: 26.84 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i320.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.69 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 226.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 238.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 276.727 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 460.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 462.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 462.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 463.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 463.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 463.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 463.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 464.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 465.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 465.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 466.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 466.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 467.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 467.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 468.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 468.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 468.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 469.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 469.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 469.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 469.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 470.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 470.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 476.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 476.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 476.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 476.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 476.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 476.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 476.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 478.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 479.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 481.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 484.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 486.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 487.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 489.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 491.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 493.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 496.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 498.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 499.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 502.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 508.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 516.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.01 seconds. CPU system time: 4.01 seconds. Elapsed time: 33.08 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i320.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.83 seconds. CPU system time: 0.66 seconds. Elapsed time: 7.67 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 226.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 238.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 276.863 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.74 seconds; current allocated memory: 460.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.48 seconds; current allocated memory: 462.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 462.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 463.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 463.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 463.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 463.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 464.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 464.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 464.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 464.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 465.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 465.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 466.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 466.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 466.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 466.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 467.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 467.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 468.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 468.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 468.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 468.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 469.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 469.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 469.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 469.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 470.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 470.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 476.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 476.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 476.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 476.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 476.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 476.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 476.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 478.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 479.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 480.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 480.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 481.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 484.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 486.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 487.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 489.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 491.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 493.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 496.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 498.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 499.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 502.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 508.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 516.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.51 seconds. CPU system time: 3.83 seconds. Elapsed time: 33.03 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.08 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.87 seconds; current allocated memory: 214.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 233.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 241.254 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/deBin.cpp:189:30) in function 'sao_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sao_top' (src/deBin.cpp:5:8)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.46 seconds; current allocated memory: 287.000 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:42:14)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.76 seconds; current allocated memory: 477.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.35 seconds; current allocated memory: 479.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 479.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 480.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 480.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 480.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 480.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 481.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 481.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 481.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 481.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 481.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 481.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 482.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 482.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 482.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 482.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 483.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 483.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 484.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 484.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 484.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 484.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 484.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 484.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 485.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 485.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 488.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 488.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 496.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 496.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 504.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 504.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 513.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 513.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 513.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.06 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 513.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 513.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 514.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 515.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 515.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 517.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 519.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 521.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 523.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 525.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 527.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 529.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 533.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_201_5' pipeline 'VITIS_LOOP_201_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 545.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_213_6' pipeline 'VITIS_LOOP_213_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.1 seconds; current allocated memory: 566.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.85 seconds; current allocated memory: 584.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.07 seconds; current allocated memory: 594.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'data_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'data_in', 'data_out', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.7 seconds. CPU system time: 4.07 seconds. Elapsed time: 32.47 seconds; current allocated memory: 211.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _data_in&, _data_out&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.74 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.35 seconds; current allocated memory: 214.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 233.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 241.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/deBin.cpp:189:30) in function 'sao_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sao_top' (src/deBin.cpp:5:8)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 286.980 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:42:14)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.15 seconds; current allocated memory: 477.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 479.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 479.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 480.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 480.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 480.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 480.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 480.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 481.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 481.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 481.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 481.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 481.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 481.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 482.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 482.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 482.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 482.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 483.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 483.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 484.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 484.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 484.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 484.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 484.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 484.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 485.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 485.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 488.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 488.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 496.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 496.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 504.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 504.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 513.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0 seconds. Elapsed time: 2.05 seconds; current allocated memory: 513.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 513.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 513.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 514.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 515.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 515.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 517.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 519.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 521.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 523.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 525.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 527.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 529.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 533.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_201_5' pipeline 'VITIS_LOOP_201_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.54 seconds; current allocated memory: 545.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_213_6' pipeline 'VITIS_LOOP_213_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.61 seconds; current allocated memory: 566.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.49 seconds; current allocated memory: 584.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0 seconds. Elapsed time: 2.68 seconds; current allocated memory: 594.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'data_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'data_in', 'data_out', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
                                                                                                                                                                                                                                                             ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'TODO.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:89:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:89:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:89:60)
INFO: [HLS 200-10] Analyzing design file 'src/deBin.cpp' ... 
WARNING: [HLS 207-5089] & has lower precedence than ==; == will be evaluated first (src/deBin.cpp:143:43)
INFO: [HLS 207-4423] place parentheses around the '==' expression to silence this warning (src/deBin.cpp:143:43)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:43)
WARNING: [HLS 207-5089] & has lower precedence than >; > will be evaluated first (src/deBin.cpp:143:95)
INFO: [HLS 207-4423] place parentheses around the '>' expression to silence this warning (src/deBin.cpp:143:95)
INFO: [HLS 207-4421] place parentheses around the & expression to evaluate it first (src/deBin.cpp:143:95)
WARNING: [HLS 207-5287] unused parameter 'ctxTables' (src/deBin.cpp:41:62)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/quad_tree.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'bitOut' (src/top.cpp:22:141)
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.93 seconds. CPU system time: 3.57 seconds. Elapsed time: 33.98 seconds; current allocated memory: 211.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.33)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'arith_init(unsigned char*, _arith_t&)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.13.46.71.98.123.150.175.202)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.30)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' (src/arith_dec.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.10.43.68.95.120.147.172.199)' into 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' (src/arith_dec.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOMergeFlag(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' (src/deBin.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:90:0)
INFO: [HLS 214-178] Inlining function 'decode_decision(BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.7.40.65.92.117.144.169.196)' into 'parseSAOEO(_arith_t&, unsigned char*, unsigned int&)' (src/deBin.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'parseSAOTypeIdx(_arith_t&, unsigned char*, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetAbs(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOOffsetSign(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'parseSAOBO(_arith_t&, unsigned char*, unsigned int&)' into 'sao_top(_data_in&, _data_out&, _arith_t&, unsigned char*, unsigned char*)' (src/deBin.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'arith_init(unsigned char*, _arith_t&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'bitOut' (src/top.cpp:22:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i336.s_struct._data_outs' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, hls::stream<_data_in, 0>&, hls::stream<_data_out, 0>&)' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.84 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.4 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 226.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 239.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_1' (src/arith_dec.cpp:95) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_3' (src/deBin.cpp:162) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (src/deBin.cpp:91) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' (src/deBin.cpp:189) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_5' (src/deBin.cpp:201) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_6' (src/deBin.cpp:213) in function 'sao_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (src/top.cpp:8) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (src/top.cpp:14) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.left_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_in.up_ctu.SaoOffsetVal' (src/top.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoTypeIdx' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.SaoEOClass' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_out.sao_band_position' (src/top.cpp:34) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.left_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoTypeIdx' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.0' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.1' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.2' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.3' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoOffsetVal.4' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.SaoEOClass' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_in.up_ctu.sao_band_position' (src/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoTypeIdx' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.SaoEOClass' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_out.sao_band_position' (src/top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.67 seconds; current allocated memory: 281.258 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_2' (src/deBin.cpp:157:32) in function 'sao_top' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_1' (src/deBin.cpp:142:29) in function 'sao_top' more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:15:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' (src/deBin.cpp:159:32)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:61)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:188:31)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_abs' 
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:204:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:205:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:206:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:207:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:208:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:218:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:219:28)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:220:28)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:9:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tempBst' (src/top.cpp:46:14)
INFO: [HLS 200-472] Inferring partial write operation for 'out_SaoOffsetVal' (src/deBin.cpp:191:35)
INFO: [HLS 200-472] Inferring partial write operation for 'sao_offset_sign' (src/deBin.cpp:165:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 466.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 468.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 468.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 468.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 469.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 470.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 471.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 471.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 471.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 471.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln57', src/deBin.cpp:57)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_54_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 472.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 472.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 472.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 472.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_162_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_162_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 473.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 473.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 474.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 474.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_5'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln205', src/deBin.cpp:205) of variable 'tmp_5', src/deBin.cpp:205 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_201_5' (loop 'VITIS_LOOP_201_5'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln207', src/deBin.cpp:207) of variable 'tmp_7', src/deBin.cpp:207 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_201_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 475.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_6'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_1_write_ln217', src/deBin.cpp:217) of variable 'tmp_4', src/deBin.cpp:217 on array 'out_SaoOffsetVal' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
WARNING: [HLS 200-885] The II Violation in module 'sao_top_Pipeline_VITIS_LOOP_213_6' (loop 'VITIS_LOOP_213_6'): Unable to schedule 'store' operation ('out_SaoOffsetVal_addr_3_write_ln219', src/deBin.cpp:219) of variable 'tmp_6', src/deBin.cpp:219 on array 'out_SaoOffsetVal' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_SaoOffsetVal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_213_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 476.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 476.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 482.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 482.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 482.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 482.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 482.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 483.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 485.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 485.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOMergeFlag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOMergeFlag'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 488.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_regular_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 489.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_regular' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_regular'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 491.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 493.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 495.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseSAOEO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseSAOEO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_162_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_162_3' pipeline 'VITIS_LOOP_162_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_162_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 499.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 501.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sao_top_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_201_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_201_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 505.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top_Pipeline_VITIS_LOOP_213_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top_Pipeline_VITIS_LOOP_213_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 507.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sao_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sao_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 513.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 521.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/ctx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/globalCtx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/bitOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_in_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cabac_top/data_out_s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cabac_top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'baeState_0_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'globalCtx', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cabac_top/bitOut_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
