<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:46.430+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:26.588+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.827+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.823+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.818+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.813+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.806+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.799+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.795+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.789+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.785+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.780+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:25.774+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:15.339+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.480+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.476+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.471+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.467+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.463+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.459+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.455+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.450+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.445+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.442+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:36:14.437+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:26.162+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:26.157+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:26.150+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:22.917+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:22.078+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:35:22.037+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:33:51.754+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names." projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:33:51.517+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html" projectName="sysArray_complex" solutionName="solution1" date="2022-09-28T12:29:00.354+0800" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
