<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_s6ivk.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Binarization.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Binarization.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Binarization.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Filtroderuido.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Filtroderuido.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Filtroderuido.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RGB2Gray.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RGB2Gray.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RGB2Gray.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fmc_dvidp_dvi_passthrough_demo.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fmc_dvidp_dvi_passthrough_demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1474393808" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1474393808">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558730480" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1558730480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558730599" xil_pn:in_ck="7565247542302350664" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1558730599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1474393823" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1474393823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559616456" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5337008888483955091" xil_pn:start_ts="1559616456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559616456" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6463808926725050726" xil_pn:start_ts="1559616456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474393823" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1474393823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559616456" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4820101714941109547" xil_pn:start_ts="1559616456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474393823" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1474393823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559616456" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3884513082003923664" xil_pn:start_ts="1559616456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559946885" xil_pn:in_ck="-8216075962417851339" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7867588048679479571" xil_pn:start_ts="1559946874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.lso"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngc"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngr"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.prj"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.stx"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.syr"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.xst"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_stx_beh.prj"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559945513" xil_pn:in_ck="1743701350179179239" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5217274442139932010" xil_pn:start_ts="1559945513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559946893" xil_pn:in_ck="5051490232649785174" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8656942011627301039" xil_pn:start_ts="1559946888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bld"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ngd"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559946923" xil_pn:in_ck="3988492106454422615" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="346394261158932323" xil_pn:start_ts="1559946893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.pcf"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.map"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.mrp"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.ncd"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.ngm"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_map.xrpt"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_summary.xml"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559946968" xil_pn:in_ck="611282068998883440" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3717135755049403020" xil_pn:start_ts="1559946923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ncd"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.pad"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.par"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ptwx"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.unroutes"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.xpi"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_pad.csv"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_pad.txt"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559946987" xil_pn:in_ck="1224618471608391916" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1559946968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bgn"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.bit"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.drc"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559945998" xil_pn:in_ck="1224618471608379062" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="8360504981110695390" xil_pn:start_ts="1559945998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1559930958" xil_pn:in_ck="1224618471608379062" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6954850889558702235" xil_pn:start_ts="1559930952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1559946968" xil_pn:in_ck="-3269707825434132525" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1559946960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.twr"/>
      <outfile xil_pn:name="fmc_dvidp_dvi_passthrough_demo.twx"/>
    </transform>
  </transforms>

</generated_project>
