// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef _Vtop_top_H_
#define _Vtop_top_H_

#include "verilated_heavy.h"
#include "Vtop__Dpi.h"

class Vtop__Syms;
class Vtop_mm_ram__R16;

//----------

VL_MODULE(Vtop_top) {
  public:
    // CELLS
    Vtop_mm_ram__R16*  	ram_i;
    
    // PORTS
    // Begin mtask footprint  all: 
    VL_IN8(clk_i,0,0);
    VL_IN8(rstn_i,0,0);
    VL_IN8(irq_i,0,0);
    VL_IN8(irq_id_i,4,0);
    VL_OUT8(irq_ack_o,0,0);
    VL_OUT8(irq_id_o,4,0);
    VL_IN8(irq_sec_i,0,0);
    VL_OUT8(__PVT__sec_lvl_o,0,0);
    VL_IN8(debug_req_i,0,0);
    VL_IN8(fetch_enable_i,0,0);
    VL_OUT8(core_busy_o,0,0);
    
    // LOCAL SIGNALS
    // Anonymous structures to workaround compiler member-count bugs
    struct {
	// Begin mtask footprint  all: 
	VL_SIG8(__PVT__riscv_core_i__DOT__clk,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__is_hwlp_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__instr_valid_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__is_compressed_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__is_fetch_failed_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__illegal_c_insn_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__clear_instr_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__pc_set,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__pc_mux_id,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__exc_pc_mux_id,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__exc_cause,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__trap_addr_mux,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__is_decoding,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__useincr_addr_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_misaligned,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_multicycle,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__branch_in_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ctrl_busy,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_en_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_operator_ex,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__bmask_a_ex,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__bmask_b_ex,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__imm_vec_ext_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_vec_mode_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_is_clpx_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_is_subrot_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__alu_clpx_shift_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_operator_ex,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_en_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_sel_subword_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_signed_mode_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_imm_ex,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_dot_signed_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_clpx_shift_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_clpx_img_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__apu_en_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__apu_op_ex,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__apu_lat_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__apu_waddr_ex,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_waddr_ex,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_we_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_waddr_fw_wb_o,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_we_wb,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_alu_we_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_alu_waddr_fw,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__regfile_alu_we_fw,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_access_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_op_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_we_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_type_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_sign_ext_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_reg_offset_ex,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_req_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_load_event_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_misaligned_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__halt_if,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_ready,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_ready,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__lsu_ready_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__lsu_ready_wb,0,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__instr_req_int,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_save_cause,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_save_if,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_save_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_cause,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_restore_mret_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__debug_cause,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__debug_csr_save,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_hwlp_regid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__csr_hwlp_we,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__perf_pipeline_stall,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__core_ctrl_firstfetch,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__core_busy_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_req_pmp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__data_gnt_pmp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__instr_req_pmp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__mult_is_clpx_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__core_clock_gate_i__DOT__clk_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_cs,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt_if,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__dret_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__fencei_insn_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec,0,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_ra_id,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rb_id,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_fp_a,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_fp_b,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_fp_c,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_fp_d,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_waddr_id,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_waddr_id,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__fpu_src_fmt,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__fpu_dst_fmt,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_op,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_lat,1,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_read_regs,17,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_read_regs_valid,2,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_write_regs,11,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_write_regs_valid,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_flags_src,0,-1);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_stall,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__fp_rnd_mode,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_waddr_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel,1,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_id,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_b_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_c_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__is_clpx,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__is_subrot,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__dret_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__apu_en,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__check_fprm,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__fpu_op,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__fpu_op_mod,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__fpu_vec_op,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__fp_op_group,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__data_err_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_n,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_force_debug_mode,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_n,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__wb_contention,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__wb_contention_lsu,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_waddr,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_singlecycle,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__FPU_ready_int,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal,3,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_qnan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_snan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_is_fp_special,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel,7,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__genblk5__DOT__fclass_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__genblk5__DOT__fclass_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed,0,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2,23,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3,15,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4,9,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes,159,0,5);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SN,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SN,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SN,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DN,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__addr_inflight,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__addr_waiting,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__addr_inflight_dn,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__addr_waiting_dn,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__valid_req,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__valid_inflight,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__valid_waiting,0,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__valid_inflight_dn,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__valid_waiting_dn,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__returned_req,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__returned_inflight,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__returned_waiting,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__active,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__apu_lat,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__read_deps_req,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__read_deps_inflight,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__read_deps_waiting,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__write_deps_req,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__write_deps_inflight,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__write_deps_waiting,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__stall_full,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__apu_disp_i__DOT__stall_type,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__opgrp_in_ready,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__opgrp_out_valid,3,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__opgrp_out_ready,3,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__is_boxed,14,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__in_valid,0,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed,14,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__in_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__in_valid,0,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__input_boxed,9,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__in_valid,0,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed,14,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__gnt_nodes,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__req_nodes,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__rr_q,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__gen_int_rr__DOT__rr_d,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gnt_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__req_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__rr_q,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_int_rr__DOT__rr_d,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status,4,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_sign,14,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_exponent,119,0,4);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__info_q,119,0,4);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__info_a,7,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__info_b,7,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__info_c,7,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__any_operand_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__any_operand_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__effective_subtraction,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__tentative_sign,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__result_is_special,0,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_special_status,24,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_result_is_special,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__addend_shamt,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__final_sign,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__round_sticky_bits,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__of_before_round,0,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__of_after_round,0,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_round_sticky_bits,9,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_of_after_round,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_uf_after_round,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__regular_status,4,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__i_lzc__DOT__index_lut,305,0,10);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__i_lzc__DOT__index_nodes,383,0,12);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_in_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__req_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__rr_q,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_int_rr__DOT__rr_d,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_in_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_valid,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__in_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gnt_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__req_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__rr_q,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_int_rr__DOT__rr_d,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b,0,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_in_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_ready,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__in_valid,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gnt_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__req_nodes,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__rr_q,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_int_rr__DOT__rr_d,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__aux_data,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_1op,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_sign,4,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info,39,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__input_sign,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q,7,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__denorm_shamt,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_round_sticky_bits,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_round_sticky_bits,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__round_sticky_bits,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__of_before_round,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__of_after_round,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_of_after_round,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_uf_after_round,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_result_is_special,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__extension_bit,0,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__index_lut,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__index_nodes,159,0,5);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_we_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__wdata_offset,1,0);
    };
    struct {
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_q,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n,2,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_q,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_q,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n,6,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n,5,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q,1,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index,4,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer,0,0);
	VL_SIG8(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr,0,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__apu_flags_ex,14,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__csr_addr_int,11,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__clpx_shift_result,15,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a,35,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b,35,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__exponent_addend,9,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__exponent_product,9,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__exponent_difference,9,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__normalized_exponent,9,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__final_exponent,9,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d,9,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent,44,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation,44,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__src_bias,8,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__input_exp,8,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__destination_exp,8,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__final_exp,8,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in,15,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc,15,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q,15,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n,15,0);
	VL_SIG16(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q,15,0);
	VL_SIG(__PVT__riscv_core_i__DOT__instr_rdata_id,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__pc_id,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__pc_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__alu_operand_a_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__alu_operand_b_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__alu_operand_c_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_operand_a_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_operand_b_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_operand_c_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_dot_op_a_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_dot_op_b_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__mult_dot_op_c_ex,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__regfile_wdata,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__csr_rdata,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr,23,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed,31,0);
    };
    struct {
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer,127,0,4);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_operands,95,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem,1023,0,32);
	VL_SIGW(__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem_fp,1023,0,32);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n,63,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_sign_inject_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__radix_2_rev,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__radix_4_rev,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__radix_8_rev,31,0);
    };
    struct {
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DN,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DN,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DN,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a,16,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b,16,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul,71,0,3);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a,33,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b,33,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result,127,0,4);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands,95,0,3);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_mantissa,344,0,11);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__operand_a,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__operand_b,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__operand_c,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_special_result,159,0,5);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__mantissa_c,23,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__addend_after_shift,75,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__addend_sticky_bits,23,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__sum_raw,76,0,3);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__sum,75,0,3);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__sum_shifted,76,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__final_mantissa,24,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__pre_round_abs,30,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_pre_round_abs,154,0,5);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__rounded_abs,30,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_result,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__trimmed_ops,95,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__1__KET____DOT__value,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__2__KET____DOT__value,31,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands,63,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__result_d,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__value,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__value,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result,127,0,4);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands,95,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val,127,0,4);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_value,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__preshift_mant,64,0,3);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__destination_mant,64,0,3);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__pre_round_abs,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_pre_round_abs,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_pre_round_abs,127,0,4);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__rounded_abs,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__rounded_int_res,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_result,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result,159,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result,127,0,4);
    };
    struct {
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_result,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__sel_nodes,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__in_tmp,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_h_ext,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_b_ext,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_rdata_int,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dcsr_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dcsr_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__depc_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__depc_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dscratch0_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dscratch0_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dscratch1_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__dscratch1_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mscratch_q,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mscratch_n,31,0);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc,31,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q,511,0,16);
	VL_SIGW(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n,511,0,16);
	VL_SIG(__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata,31,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a,35,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b,35,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded,36,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac,33,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result,33,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_result,32,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul,67,0,3);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__opgrp_outputs,151,0,5);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__genblk2__DOT__data_nodes,113,0,4);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_outputs,194,0,7);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__data_nodes,272,0,9);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__sum_sticky_bits,50,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__i_lzc__DOT__sel_nodes,63,0);
	VL_SIG64(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__i_lzc__DOT__in_tmp,50,0);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs,194,0,7);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__data_nodes,272,0,9);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs,194,0,7);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__data_nodes,272,0,9);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_outputs,194,0,7);
	VL_SIGW(__PVT__riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__genblk2__DOT__data_nodes,272,0,9);
    };
    
    // LOCAL VARIABLES
    // Begin mtask footprint  all: 
    VL_SIG8(riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i,1,0);
    VL_SIG8(riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i,0,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT____Vlvbound1,2,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT____Vlvbound3,1,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT____Vlvbound4,2,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o,4,0);
    VL_SIG(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o,23,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_fma_multi__DOT__i_lzc__DOT____Vlvbound1,0,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o,4,0);
    VL_SIG16(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o,15,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o,4,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound1,0,0);
    VL_SIG8(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__genblk1__DOT__genblk1__DOT__genblk1__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o,7,0);
    VL_SIG8(__Vfunc_get_opgroup__0__Vfuncout,1,0);
    VL_SIG8(__Vfunc_get_opgroup__0__op,3,0);
    VL_SIG8(__Vfunc_get_opgroup__1__Vfuncout,1,0);
    VL_SIG8(__Vfunc_get_opgroup__1__op,3,0);
    VL_SIG8(__Vfunc_get_opgroup__2__Vfuncout,1,0);
    VL_SIG8(__Vfunc_get_opgroup__2__op,3,0);
    VL_SIG8(__Vfunc_get_opgroup__3__Vfuncout,1,0);
    VL_SIG8(__Vfunc_get_opgroup__3__op,3,0);
    VL_SIG8(__Vfunc_get_opgroup__4__Vfuncout,1,0);
    VL_SIG8(__Vfunc_get_opgroup__4__op,3,0);
    VL_SIG8(__Vfunc_bias__9__fmt,2,0);
    VL_SIG8(__Vfunc_bias__10__fmt,2,0);
    VL_SIG8(__Vfunc_bias__11__fmt,2,0);
    VL_SIG8(__Vfunc_bias__12__fmt,2,0);
    VL_SIG8(__Vfunc_exp_bits__13__fmt,2,0);
    VL_SIG8(__Vfunc_bias__18__fmt,2,0);
    VL_SIG8(__Vfunc_bias__19__fmt,2,0);
    VL_SIG8(__Vfunc_man_bits__20__fmt,2,0);
    VL_SIG8(__Vfunc_int_width__21__ifmt,1,0);
    VL_SIG8(__Vfunc_exp_bits__22__fmt,2,0);
    VL_SIG8(__Vfunc_exp_bits__23__fmt,2,0);
    VL_SIG8(__Vfunc_man_bits__24__fmt,2,0);
    VL_SIG8(__Vfunc_man_bits__25__fmt,2,0);
    VL_SIG8(__Vfunc_man_bits__26__fmt,2,0);
    VL_SIG8(__Vtableidx1,4,0);
    VL_SIG8(__Vtableidx3,5,0);
    VL_SIG8(__Vtableidx4,5,0);
    VL_SIG16(__Vtableidx2,8,0);
    VL_SIGW(riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o,95,0,3);
    VL_SIGW(riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o,127,0,4);
    VL_SIG(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound3,31,0);
    VL_SIG(riscv_core_i__DOT__ex_stage_i__DOT__genblk1__DOT__genblk2__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound3,31,0);
    VL_SIG(__Vfunc_bias__9__Vfuncout,31,0);
    VL_SIG(__Vfunc_bias__10__Vfuncout,31,0);
    VL_SIG(__Vfunc_bias__11__Vfuncout,31,0);
    VL_SIG(__Vfunc_bias__12__Vfuncout,31,0);
    VL_SIG(__Vfunc_exp_bits__13__Vfuncout,31,0);
    VL_SIG(__Vfunc_bias__18__Vfuncout,31,0);
    VL_SIG(__Vfunc_bias__19__Vfuncout,31,0);
    VL_SIG(__Vfunc_man_bits__20__Vfuncout,31,0);
    VL_SIG(__Vfunc_int_width__21__Vfuncout,31,0);
    VL_SIG(__Vfunc_exp_bits__22__Vfuncout,31,0);
    VL_SIG(__Vfunc_exp_bits__23__Vfuncout,31,0);
    VL_SIG(__Vfunc_man_bits__24__Vfuncout,31,0);
    VL_SIG(__Vfunc_man_bits__25__Vfuncout,31,0);
    VL_SIG(__Vfunc_man_bits__26__Vfuncout,31,0);
    static VL_ST_SIG8(__Vtable1___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[32],0,0);
    static VL_ST_SIG8(__Vtable1___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[32],0,0);
    static VL_ST_SIG8(__Vtable1___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[32],0,0);
    static VL_ST_SIG8(__Vtable1___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[32],0,0);
    static VL_ST_SIG8(__Vtable2___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[512],3,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[64],1,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[64],0,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[64],0,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[64],0,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[64],0,0);
    static VL_ST_SIG8(__Vtable3___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[64],0,0);
    static VL_ST_SIG8(__Vtable4___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[64],1,0);
    static VL_ST_SIG8(__Vtable4___PVT__riscv_core_i__DOT__data_req_pmp[64],0,0);
    static VL_ST_SIG8(__Vtable4___PVT__riscv_core_i__DOT__lsu_ready_ex[64],0,0);
    static VL_ST_SIG8(__Vtable4___PVT__riscv_core_i__DOT__lsu_ready_wb[64],0,0);
    
    // INTERNAL VARIABLES
  private:
    Vtop__Syms* __VlSymsp;  // Symbol table
  public:
    
    // PARAMETERS
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vtop_top);  ///< Copying not allowed
  public:
    Vtop_top(const char* name="TOP");
    ~Vtop_top();
    
    // API METHODS
    
    // INTERNAL METHODS
    void __Vconfigure(Vtop__Syms* symsp, bool first);
    static void _combo__TOP__top__12(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__top__14(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__top__4(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__top__8(Vtop__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _initial__TOP__top__1(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__top__10(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__top__13(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__top__9(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__top__11(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__top__5(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__top__6(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__top__7(Vtop__Syms* __restrict vlSymsp);
    static void _settle__TOP__top__2(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__top__3(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    uint32_t readADDtestPC_EX();
    uint32_t readADDtestPC_ID();
    uint32_t readADDtestPC_IF();
    uint32_t readREGfile(uint32_t n_reg);
} VL_ATTR_ALIGNED(128);

#endif // guard
