
007Task_Priority.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005114  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  080052a4  080052a4  000062a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053bc  080053bc  00007018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080053bc  080053bc  000063bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c4  080053c4  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c4  080053c4  000063c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053c8  080053c8  000063c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080053cc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007018  2**0
                  CONTENTS
 10 .bss          0001441c  20000018  20000018  00007018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014434  20014434  00007018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001142b  00000000  00000000  00007048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b45  00000000  00000000  00018473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  0001afb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d4b  00000000  00000000  0001c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022add  00000000  00000000  0001ce53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013558  00000000  00000000  0003f930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d68f1  00000000  00000000  00052e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129779  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047e8  00000000  00000000  001297bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000db  00000000  00000000  0012dfa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800528c 	.word	0x0800528c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	0800528c 	.word	0x0800528c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e60 	.word	0x20012e60

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b988 	b.w	800058c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f fc87 	uxth.w	ip, r7
 80002cc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002d0:	0c23      	lsrs	r3, r4, #16
 80002d2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002da:	fb01 f20c 	mul.w	r2, r1, ip
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80ea 	bcs.w	80004c0 <__udivmoddi4+0x22c>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e7 	bls.w	80004c0 <__udivmoddi4+0x22c>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	b2a3      	uxth	r3, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb00 fc0c 	mul.w	ip, r0, ip
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d6 	bcs.w	80004c4 <__udivmoddi4+0x230>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d3 	bls.w	80004c4 <__udivmoddi4+0x230>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	eba3 030c 	sub.w	r3, r3, ip
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	40f3      	lsrs	r3, r6
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8105 	bhi.w	8000566 <__udivmoddi4+0x2d2>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8090 	beq.w	8000496 <__udivmoddi4+0x202>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a4 	bne.w	80004c8 <__udivmoddi4+0x234>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	0c03      	lsrs	r3, r0, #16
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	b280      	uxth	r0, r0
 800038a:	b2bc      	uxth	r4, r7
 800038c:	2101      	movs	r1, #1
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e0 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c0:	fb02 f404 	mul.w	r4, r2, r4
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80ca 	bhi.w	800056a <__udivmoddi4+0x2d6>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa0e f401 	lsl.w	r4, lr, r1
 80003f0:	fa20 f306 	lsr.w	r3, r0, r6
 80003f4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003f8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003fc:	4323      	orrs	r3, r4
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	fa1f fc87 	uxth.w	ip, r7
 8000406:	fbbe f0f9 	udiv	r0, lr, r9
 800040a:	0c1c      	lsrs	r4, r3, #16
 800040c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000410:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000414:	fb00 fe0c 	mul.w	lr, r0, ip
 8000418:	45a6      	cmp	lr, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x1a0>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f100 3aff 	add.w	sl, r0, #4294967295
 8000426:	f080 809c 	bcs.w	8000562 <__udivmoddi4+0x2ce>
 800042a:	45a6      	cmp	lr, r4
 800042c:	f240 8099 	bls.w	8000562 <__udivmoddi4+0x2ce>
 8000430:	3802      	subs	r0, #2
 8000432:	443c      	add	r4, r7
 8000434:	eba4 040e 	sub.w	r4, r4, lr
 8000438:	fa1f fe83 	uxth.w	lr, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000448:	fb03 fc0c 	mul.w	ip, r3, ip
 800044c:	45a4      	cmp	ip, r4
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1ce>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 3eff 	add.w	lr, r3, #4294967295
 8000456:	f080 8082 	bcs.w	800055e <__udivmoddi4+0x2ca>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d97f      	bls.n	800055e <__udivmoddi4+0x2ca>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000466:	eba4 040c 	sub.w	r4, r4, ip
 800046a:	fba0 ec02 	umull	lr, ip, r0, r2
 800046e:	4564      	cmp	r4, ip
 8000470:	4673      	mov	r3, lr
 8000472:	46e1      	mov	r9, ip
 8000474:	d362      	bcc.n	800053c <__udivmoddi4+0x2a8>
 8000476:	d05f      	beq.n	8000538 <__udivmoddi4+0x2a4>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x1fe>
 800047a:	ebb8 0203 	subs.w	r2, r8, r3
 800047e:	eb64 0409 	sbc.w	r4, r4, r9
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	fa22 f301 	lsr.w	r3, r2, r1
 800048a:	431e      	orrs	r6, r3
 800048c:	40cc      	lsrs	r4, r1
 800048e:	e9c5 6400 	strd	r6, r4, [r5]
 8000492:	2100      	movs	r1, #0
 8000494:	e74f      	b.n	8000336 <__udivmoddi4+0xa2>
 8000496:	fbb1 fcf2 	udiv	ip, r1, r2
 800049a:	0c01      	lsrs	r1, r0, #16
 800049c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a0:	b280      	uxth	r0, r0
 80004a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a6:	463b      	mov	r3, r7
 80004a8:	4638      	mov	r0, r7
 80004aa:	463c      	mov	r4, r7
 80004ac:	46b8      	mov	r8, r7
 80004ae:	46be      	mov	lr, r7
 80004b0:	2620      	movs	r6, #32
 80004b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004b6:	eba2 0208 	sub.w	r2, r2, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e766      	b.n	800038e <__udivmoddi4+0xfa>
 80004c0:	4601      	mov	r1, r0
 80004c2:	e718      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e72c      	b.n	8000322 <__udivmoddi4+0x8e>
 80004c8:	f1c6 0220 	rsb	r2, r6, #32
 80004cc:	fa2e f302 	lsr.w	r3, lr, r2
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	40b1      	lsls	r1, r6
 80004d4:	fa20 f202 	lsr.w	r2, r0, r2
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	430a      	orrs	r2, r1
 80004de:	fbb3 f8fe 	udiv	r8, r3, lr
 80004e2:	b2bc      	uxth	r4, r7
 80004e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	40b0      	lsls	r0, r6
 80004f4:	4589      	cmp	r9, r1
 80004f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004fa:	b280      	uxth	r0, r0
 80004fc:	d93e      	bls.n	800057c <__udivmoddi4+0x2e8>
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	f108 3cff 	add.w	ip, r8, #4294967295
 8000504:	d201      	bcs.n	800050a <__udivmoddi4+0x276>
 8000506:	4589      	cmp	r9, r1
 8000508:	d81f      	bhi.n	800054a <__udivmoddi4+0x2b6>
 800050a:	eba1 0109 	sub.w	r1, r1, r9
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	b292      	uxth	r2, r2
 800051c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000520:	4542      	cmp	r2, r8
 8000522:	d229      	bcs.n	8000578 <__udivmoddi4+0x2e4>
 8000524:	18ba      	adds	r2, r7, r2
 8000526:	f109 31ff 	add.w	r1, r9, #4294967295
 800052a:	d2c4      	bcs.n	80004b6 <__udivmoddi4+0x222>
 800052c:	4542      	cmp	r2, r8
 800052e:	d2c2      	bcs.n	80004b6 <__udivmoddi4+0x222>
 8000530:	f1a9 0102 	sub.w	r1, r9, #2
 8000534:	443a      	add	r2, r7
 8000536:	e7be      	b.n	80004b6 <__udivmoddi4+0x222>
 8000538:	45f0      	cmp	r8, lr
 800053a:	d29d      	bcs.n	8000478 <__udivmoddi4+0x1e4>
 800053c:	ebbe 0302 	subs.w	r3, lr, r2
 8000540:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000544:	3801      	subs	r0, #1
 8000546:	46e1      	mov	r9, ip
 8000548:	e796      	b.n	8000478 <__udivmoddi4+0x1e4>
 800054a:	eba7 0909 	sub.w	r9, r7, r9
 800054e:	4449      	add	r1, r9
 8000550:	f1a8 0c02 	sub.w	ip, r8, #2
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	e7db      	b.n	8000516 <__udivmoddi4+0x282>
 800055e:	4673      	mov	r3, lr
 8000560:	e77f      	b.n	8000462 <__udivmoddi4+0x1ce>
 8000562:	4650      	mov	r0, sl
 8000564:	e766      	b.n	8000434 <__udivmoddi4+0x1a0>
 8000566:	4608      	mov	r0, r1
 8000568:	e6fd      	b.n	8000366 <__udivmoddi4+0xd2>
 800056a:	443b      	add	r3, r7
 800056c:	3a02      	subs	r2, #2
 800056e:	e733      	b.n	80003d8 <__udivmoddi4+0x144>
 8000570:	f1ac 0c02 	sub.w	ip, ip, #2
 8000574:	443b      	add	r3, r7
 8000576:	e71c      	b.n	80003b2 <__udivmoddi4+0x11e>
 8000578:	4649      	mov	r1, r9
 800057a:	e79c      	b.n	80004b6 <__udivmoddi4+0x222>
 800057c:	eba1 0109 	sub.w	r1, r1, r9
 8000580:	46c4      	mov	ip, r8
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	e7c4      	b.n	8000516 <__udivmoddi4+0x282>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fb6b 	bl	8000c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f855 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8bd 	bl	800071c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  SEGGER_UART_init(500000);
 80005a2:	4821      	ldr	r0, [pc, #132]	@ (8000628 <main+0x98>)
 80005a4:	f003 f8f2 	bl	800378c <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= (1 << 0);
 80005a8:	4b20      	ldr	r3, [pc, #128]	@ (800062c <main+0x9c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a1f      	ldr	r2, [pc, #124]	@ (800062c <main+0x9c>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf(); //for uart communucation
 80005b4:	f002 ff14 	bl	80033e0 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(task1_handler, "Task_1", 200, NULL, 2, &task1_handle); //task1_handle is own TCB address
 80005b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000630 <main+0xa0>)
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	2302      	movs	r3, #2
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2300      	movs	r3, #0
 80005c2:	22c8      	movs	r2, #200	@ 0xc8
 80005c4:	491b      	ldr	r1, [pc, #108]	@ (8000634 <main+0xa4>)
 80005c6:	481c      	ldr	r0, [pc, #112]	@ (8000638 <main+0xa8>)
 80005c8:	f001 fe37 	bl	800223a <xTaskCreate>
 80005cc:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d00b      	beq.n	80005ec <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005d8:	f383 8811 	msr	BASEPRI, r3
 80005dc:	f3bf 8f6f 	isb	sy
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <main+0x58>

  status = xTaskCreate(task2_handler, "Task_2", 200, NULL, 3, &task2_handle);
 80005ec:	4b13      	ldr	r3, [pc, #76]	@ (800063c <main+0xac>)
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	2303      	movs	r3, #3
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2300      	movs	r3, #0
 80005f6:	22c8      	movs	r2, #200	@ 0xc8
 80005f8:	4911      	ldr	r1, [pc, #68]	@ (8000640 <main+0xb0>)
 80005fa:	4812      	ldr	r0, [pc, #72]	@ (8000644 <main+0xb4>)
 80005fc:	f001 fe1d 	bl	800223a <xTaskCreate>
 8000600:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d00b      	beq.n	8000620 <main+0x90>
        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	607b      	str	r3, [r7, #4]
    }
 800061a:	bf00      	nop
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <main+0x8c>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000620:	f001 ff70 	bl	8002504 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <main+0x94>
 8000628:	0007a120 	.word	0x0007a120
 800062c:	e0001000 	.word	0xe0001000
 8000630:	20000034 	.word	0x20000034
 8000634:	080052a4 	.word	0x080052a4
 8000638:	080009e9 	.word	0x080009e9
 800063c:	20000038 	.word	0x20000038
 8000640:	080052ac 	.word	0x080052ac
 8000644:	08000a11 	.word	0x08000a11

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	@ 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f004 fdde 	bl	8005218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b28      	ldr	r3, [pc, #160]	@ (8000714 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	4a27      	ldr	r2, [pc, #156]	@ (8000714 <SystemClock_Config+0xcc>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	@ 0x40
 800067c:	4b25      	ldr	r3, [pc, #148]	@ (8000714 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b22      	ldr	r3, [pc, #136]	@ (8000718 <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a21      	ldr	r2, [pc, #132]	@ (8000718 <SystemClock_Config+0xd0>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b1f      	ldr	r3, [pc, #124]	@ (8000718 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b8:	2308      	movs	r3, #8
 80006ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006bc:	23a8      	movs	r3, #168	@ 0xa8
 80006be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c4:	2307      	movs	r3, #7
 80006c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 fde7 	bl	80012a0 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d8:	f000 f9be 	bl	8000a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2105      	movs	r1, #5
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 f848 	bl	8001790 <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000706:	f000 f9a7 	bl	8000a58 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	@ 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40007000 	.word	0x40007000

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	@ 0x30
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 031c 	add.w	r3, r7, #28
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
 8000736:	4ba2      	ldr	r3, [pc, #648]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4aa1      	ldr	r2, [pc, #644]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b9f      	ldr	r3, [pc, #636]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0310 	and.w	r3, r3, #16
 800074a:	61bb      	str	r3, [r7, #24]
 800074c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	4b9b      	ldr	r3, [pc, #620]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a9a      	ldr	r2, [pc, #616]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
 800075e:	4b98      	ldr	r3, [pc, #608]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	f003 0304 	and.w	r3, r3, #4
 8000766:	617b      	str	r3, [r7, #20]
 8000768:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
 800076e:	4b94      	ldr	r3, [pc, #592]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a93      	ldr	r2, [pc, #588]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b91      	ldr	r3, [pc, #580]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
 800078a:	4b8d      	ldr	r3, [pc, #564]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a8c      	ldr	r2, [pc, #560]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b8a      	ldr	r3, [pc, #552]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b86      	ldr	r3, [pc, #536]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a85      	ldr	r2, [pc, #532]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007ac:	f043 0302 	orr.w	r3, r3, #2
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b83      	ldr	r3, [pc, #524]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b7f      	ldr	r3, [pc, #508]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a7e      	ldr	r2, [pc, #504]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b7c      	ldr	r3, [pc, #496]	@ (80009c0 <MX_GPIO_Init+0x2a4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2108      	movs	r1, #8
 80007de:	4879      	ldr	r0, [pc, #484]	@ (80009c4 <MX_GPIO_Init+0x2a8>)
 80007e0:	f000 fd2a 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2101      	movs	r1, #1
 80007e8:	4877      	ldr	r0, [pc, #476]	@ (80009c8 <MX_GPIO_Init+0x2ac>)
 80007ea:	f000 fd25 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ee:	2200      	movs	r2, #0
 80007f0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80007f4:	4875      	ldr	r0, [pc, #468]	@ (80009cc <MX_GPIO_Init+0x2b0>)
 80007f6:	f000 fd1f 	bl	8001238 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007fa:	2308      	movs	r3, #8
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	4619      	mov	r1, r3
 8000810:	486c      	ldr	r0, [pc, #432]	@ (80009c4 <MX_GPIO_Init+0x2a8>)
 8000812:	f000 fb75 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000816:	2301      	movs	r3, #1
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4866      	ldr	r0, [pc, #408]	@ (80009c8 <MX_GPIO_Init+0x2ac>)
 800082e:	f000 fb67 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000832:	2308      	movs	r3, #8
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000842:	2305      	movs	r3, #5
 8000844:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	4619      	mov	r1, r3
 800084c:	485e      	ldr	r0, [pc, #376]	@ (80009c8 <MX_GPIO_Init+0x2ac>)
 800084e:	f000 fb57 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000852:	2301      	movs	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000856:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800085a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	485a      	ldr	r0, [pc, #360]	@ (80009d0 <MX_GPIO_Init+0x2b4>)
 8000868:	f000 fb4a 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800086c:	2310      	movs	r3, #16
 800086e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800087c:	2306      	movs	r3, #6
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4852      	ldr	r0, [pc, #328]	@ (80009d0 <MX_GPIO_Init+0x2b4>)
 8000888:	f000 fb3a 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800088c:	23e0      	movs	r3, #224	@ 0xe0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800089c:	2305      	movs	r3, #5
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	484a      	ldr	r0, [pc, #296]	@ (80009d0 <MX_GPIO_Init+0x2b4>)
 80008a8:	f000 fb2a 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008ac:	2304      	movs	r3, #4
 80008ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b0:	2300      	movs	r3, #0
 80008b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4845      	ldr	r0, [pc, #276]	@ (80009d4 <MX_GPIO_Init+0x2b8>)
 80008c0:	f000 fb1e 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d6:	2305      	movs	r3, #5
 80008d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	4619      	mov	r1, r3
 80008e0:	483c      	ldr	r0, [pc, #240]	@ (80009d4 <MX_GPIO_Init+0x2b8>)
 80008e2:	f000 fb0d 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80008ea:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4833      	ldr	r0, [pc, #204]	@ (80009cc <MX_GPIO_Init+0x2b0>)
 8000900:	f000 fafe 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000904:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000916:	2306      	movs	r3, #6
 8000918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4829      	ldr	r0, [pc, #164]	@ (80009c8 <MX_GPIO_Init+0x2ac>)
 8000922:	f000 faed 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000926:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	4825      	ldr	r0, [pc, #148]	@ (80009d0 <MX_GPIO_Init+0x2b4>)
 800093c:	f000 fae0 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000940:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000952:	230a      	movs	r3, #10
 8000954:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4619      	mov	r1, r3
 800095c:	481c      	ldr	r0, [pc, #112]	@ (80009d0 <MX_GPIO_Init+0x2b4>)
 800095e:	f000 facf 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000962:	2320      	movs	r3, #32
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4815      	ldr	r0, [pc, #84]	@ (80009cc <MX_GPIO_Init+0x2b0>)
 8000976:	f000 fac3 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800097a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000980:	2312      	movs	r3, #18
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800098c:	2304      	movs	r3, #4
 800098e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	480f      	ldr	r0, [pc, #60]	@ (80009d4 <MX_GPIO_Init+0x2b8>)
 8000998:	f000 fab2 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800099c:	2302      	movs	r3, #2
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_GPIO_Init+0x2a8>)
 80009b2:	f000 faa5 	bl	8000f00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b6:	bf00      	nop
 80009b8:	3730      	adds	r7, #48	@ 0x30
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40020800 	.word	0x40020800
 80009cc:	40020c00 	.word	0x40020c00
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020400 	.word	0x40020400

080009d8 <switch_priority>:

/* USER CODE BEGIN 4 */
void switch_priority(void){
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <task1_handler>:
	traceISR_ENTER();
	button_status = 1;
	traceISR_EXIT();
}

static void task1_handler(void *parameters){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009f4:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <task1_handler+0x24>)
 80009f6:	f000 fc38 	bl	800126a <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80009fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009fe:	f000 f979 	bl	8000cf4 <HAL_Delay>
		switch_priority();
 8000a02:	f7ff ffe9 	bl	80009d8 <switch_priority>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a06:	bf00      	nop
 8000a08:	e7f2      	b.n	80009f0 <task1_handler+0x8>
 8000a0a:	bf00      	nop
 8000a0c:	40020c00 	.word	0x40020c00

08000a10 <task2_handler>:
	}
}

static void task2_handler(void *parameters){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a1c:	4804      	ldr	r0, [pc, #16]	@ (8000a30 <task2_handler+0x20>)
 8000a1e:	f000 fc24 	bl	800126a <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000a22:	2064      	movs	r0, #100	@ 0x64
 8000a24:	f000 f966 	bl	8000cf4 <HAL_Delay>
		switch_priority();
 8000a28:	f7ff ffd6 	bl	80009d8 <switch_priority>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a2c:	bf00      	nop
 8000a2e:	e7f3      	b.n	8000a18 <task2_handler+0x8>
 8000a30:	40020c00 	.word	0x40020c00

08000a34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	@ (8000a54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a46:	f000 f935 	bl	8000cb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40001000 	.word	0x40001000

08000a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <Error_Handler+0x8>

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a72:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a08      	ldr	r2, [pc, #32]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_MspInit+0x4c>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	40023800 	.word	0x40023800

08000ab4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08e      	sub	sp, #56	@ 0x38
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	4b33      	ldr	r3, [pc, #204]	@ (8000b98 <HAL_InitTick+0xe4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a32      	ldr	r2, [pc, #200]	@ (8000b98 <HAL_InitTick+0xe4>)
 8000ace:	f043 0310 	orr.w	r3, r3, #16
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad4:	4b30      	ldr	r3, [pc, #192]	@ (8000b98 <HAL_InitTick+0xe4>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	f003 0310 	and.w	r3, r3, #16
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae0:	f107 0210 	add.w	r2, r7, #16
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f001 f85c 	bl	8001ba8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000af0:	6a3b      	ldr	r3, [r7, #32]
 8000af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d103      	bne.n	8000b02 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000afa:	f001 f841 	bl	8001b80 <HAL_RCC_GetPCLK1Freq>
 8000afe:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b00:	e004      	b.n	8000b0c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b02:	f001 f83d 	bl	8001b80 <HAL_RCC_GetPCLK1Freq>
 8000b06:	4603      	mov	r3, r0
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b0e:	4a23      	ldr	r2, [pc, #140]	@ (8000b9c <HAL_InitTick+0xe8>)
 8000b10:	fba2 2303 	umull	r2, r3, r2, r3
 8000b14:	0c9b      	lsrs	r3, r3, #18
 8000b16:	3b01      	subs	r3, #1
 8000b18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b1c:	4a21      	ldr	r2, [pc, #132]	@ (8000ba4 <HAL_InitTick+0xf0>)
 8000b1e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b22:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b28:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b40:	4817      	ldr	r0, [pc, #92]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b42:	f001 f863 	bl	8001c0c <HAL_TIM_Base_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d11b      	bne.n	8000b8c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b54:	4812      	ldr	r0, [pc, #72]	@ (8000ba0 <HAL_InitTick+0xec>)
 8000b56:	f001 f8b3 	bl	8001cc0 <HAL_TIM_Base_Start_IT>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d111      	bne.n	8000b8c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b68:	2036      	movs	r0, #54	@ 0x36
 8000b6a:	f000 f9bb 	bl	8000ee4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2b0f      	cmp	r3, #15
 8000b72:	d808      	bhi.n	8000b86 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b74:	2200      	movs	r2, #0
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	2036      	movs	r0, #54	@ 0x36
 8000b7a:	f000 f997 	bl	8000eac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <HAL_InitTick+0xf4>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	e002      	b.n	8000b8c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3738      	adds	r7, #56	@ 0x38
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	431bde83 	.word	0x431bde83
 8000ba0:	2000003c 	.word	0x2000003c
 8000ba4:	40001000 	.word	0x40001000
 8000ba8:	20000004 	.word	0x20000004

08000bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <NMI_Handler+0x4>

08000bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <BusFault_Handler+0x4>

08000bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <UsageFault_Handler+0x4>

08000bd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000be8:	4802      	ldr	r0, [pc, #8]	@ (8000bf4 <TIM6_DAC_IRQHandler+0x10>)
 8000bea:	f001 f8d9 	bl	8001da0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2000003c 	.word	0x2000003c

08000bf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bfc:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <SystemInit+0x20>)
 8000bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c02:	4a05      	ldr	r2, [pc, #20]	@ (8000c18 <SystemInit+0x20>)
 8000c04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c20:	f7ff ffea 	bl	8000bf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c24:	480c      	ldr	r0, [pc, #48]	@ (8000c58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c26:	490d      	ldr	r1, [pc, #52]	@ (8000c5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f004 faed 	bl	8005228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fc9f 	bl	8000590 <main>
  bx  lr    
 8000c52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000c60:	080053cc 	.word	0x080053cc
  ldr r2, =_sbss
 8000c64:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000c68:	20014434 	.word	0x20014434

08000c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC_IRQHandler>
	...

08000c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c74:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <HAL_Init+0x40>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb0 <HAL_Init+0x40>)
 8000c7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c80:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <HAL_Init+0x40>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb0 <HAL_Init+0x40>)
 8000c86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c8c:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a07      	ldr	r2, [pc, #28]	@ (8000cb0 <HAL_Init+0x40>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f8fc 	bl	8000e96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff ff08 	bl	8000ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca4:	f7ff fede 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023c00 	.word	0x40023c00

08000cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <HAL_IncTick+0x20>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_IncTick+0x24>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	4a04      	ldr	r2, [pc, #16]	@ (8000cd8 <HAL_IncTick+0x24>)
 8000cc6:	6013      	str	r3, [r2, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000084 	.word	0x20000084

08000cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce0:	4b03      	ldr	r3, [pc, #12]	@ (8000cf0 <HAL_GetTick+0x14>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20000084 	.word	0x20000084

08000cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cfc:	f7ff ffee 	bl	8000cdc <HAL_GetTick>
 8000d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d0c:	d005      	beq.n	8000d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <HAL_Delay+0x44>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	461a      	mov	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4413      	add	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d1a:	bf00      	nop
 8000d1c:	f7ff ffde 	bl	8000cdc <HAL_GetTick>
 8000d20:	4602      	mov	r2, r0
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d8f7      	bhi.n	8000d1c <HAL_Delay+0x28>
  {
  }
}
 8000d2c:	bf00      	nop
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000008 	.word	0x20000008

08000d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d6e:	4a04      	ldr	r2, [pc, #16]	@ (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	60d3      	str	r3, [r2, #12]
}
 8000d74:	bf00      	nop
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d88:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <__NVIC_GetPriorityGrouping+0x18>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	f003 0307 	and.w	r3, r3, #7
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	db0b      	blt.n	8000dca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	4907      	ldr	r1, [pc, #28]	@ (8000dd8 <__NVIC_EnableIRQ+0x38>)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	095b      	lsrs	r3, r3, #5
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000e100 	.word	0xe000e100

08000ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	6039      	str	r1, [r7, #0]
 8000de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	db0a      	blt.n	8000e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	490c      	ldr	r1, [pc, #48]	@ (8000e28 <__NVIC_SetPriority+0x4c>)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	0112      	lsls	r2, r2, #4
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	440b      	add	r3, r1
 8000e00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e04:	e00a      	b.n	8000e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4908      	ldr	r1, [pc, #32]	@ (8000e2c <__NVIC_SetPriority+0x50>)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	3b04      	subs	r3, #4
 8000e14:	0112      	lsls	r2, r2, #4
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	440b      	add	r3, r1
 8000e1a:	761a      	strb	r2, [r3, #24]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000e100 	.word	0xe000e100
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b089      	sub	sp, #36	@ 0x24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	f1c3 0307 	rsb	r3, r3, #7
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	bf28      	it	cs
 8000e4e:	2304      	movcs	r3, #4
 8000e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3304      	adds	r3, #4
 8000e56:	2b06      	cmp	r3, #6
 8000e58:	d902      	bls.n	8000e60 <NVIC_EncodePriority+0x30>
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3b03      	subs	r3, #3
 8000e5e:	e000      	b.n	8000e62 <NVIC_EncodePriority+0x32>
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	f04f 32ff 	mov.w	r2, #4294967295
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	401a      	ands	r2, r3
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e78:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e82:	43d9      	mvns	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	4313      	orrs	r3, r2
         );
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3724      	adds	r7, #36	@ 0x24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff4c 	bl	8000d3c <__NVIC_SetPriorityGrouping>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ebe:	f7ff ff61 	bl	8000d84 <__NVIC_GetPriorityGrouping>
 8000ec2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	68b9      	ldr	r1, [r7, #8]
 8000ec8:	6978      	ldr	r0, [r7, #20]
 8000eca:	f7ff ffb1 	bl	8000e30 <NVIC_EncodePriority>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff80 	bl	8000ddc <__NVIC_SetPriority>
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff54 	bl	8000da0 <__NVIC_EnableIRQ>
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	@ 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
 8000f1a:	e16b      	b.n	80011f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	f040 815a 	bne.w	80011ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d005      	beq.n	8000f52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d130      	bne.n	8000fb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	68da      	ldr	r2, [r3, #12]
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f88:	2201      	movs	r2, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	091b      	lsrs	r3, r3, #4
 8000f9e:	f003 0201 	and.w	r2, r3, #1
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0303 	and.w	r3, r3, #3
 8000fbc:	2b03      	cmp	r3, #3
 8000fbe:	d017      	beq.n	8000ff0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0303 	and.w	r3, r3, #3
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d123      	bne.n	8001044 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	08da      	lsrs	r2, r3, #3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3208      	adds	r2, #8
 8001004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	f003 0307 	and.w	r3, r3, #7
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	220f      	movs	r2, #15
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	691a      	ldr	r2, [r3, #16]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	08da      	lsrs	r2, r3, #3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3208      	adds	r2, #8
 800103e:	69b9      	ldr	r1, [r7, #24]
 8001040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2203      	movs	r2, #3
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 0203 	and.w	r2, r3, #3
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001080:	2b00      	cmp	r3, #0
 8001082:	f000 80b4 	beq.w	80011ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	4b60      	ldr	r3, [pc, #384]	@ (800120c <HAL_GPIO_Init+0x30c>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108e:	4a5f      	ldr	r2, [pc, #380]	@ (800120c <HAL_GPIO_Init+0x30c>)
 8001090:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001094:	6453      	str	r3, [r2, #68]	@ 0x44
 8001096:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <HAL_GPIO_Init+0x30c>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001210 <HAL_GPIO_Init+0x310>)
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	089b      	lsrs	r3, r3, #2
 80010a8:	3302      	adds	r3, #2
 80010aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f003 0303 	and.w	r3, r3, #3
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	220f      	movs	r2, #15
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a52      	ldr	r2, [pc, #328]	@ (8001214 <HAL_GPIO_Init+0x314>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d02b      	beq.n	8001126 <HAL_GPIO_Init+0x226>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a51      	ldr	r2, [pc, #324]	@ (8001218 <HAL_GPIO_Init+0x318>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d025      	beq.n	8001122 <HAL_GPIO_Init+0x222>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a50      	ldr	r2, [pc, #320]	@ (800121c <HAL_GPIO_Init+0x31c>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d01f      	beq.n	800111e <HAL_GPIO_Init+0x21e>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001220 <HAL_GPIO_Init+0x320>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d019      	beq.n	800111a <HAL_GPIO_Init+0x21a>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4e      	ldr	r2, [pc, #312]	@ (8001224 <HAL_GPIO_Init+0x324>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_GPIO_Init+0x216>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001228 <HAL_GPIO_Init+0x328>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d00d      	beq.n	8001112 <HAL_GPIO_Init+0x212>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4c      	ldr	r2, [pc, #304]	@ (800122c <HAL_GPIO_Init+0x32c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d007      	beq.n	800110e <HAL_GPIO_Init+0x20e>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4b      	ldr	r2, [pc, #300]	@ (8001230 <HAL_GPIO_Init+0x330>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d101      	bne.n	800110a <HAL_GPIO_Init+0x20a>
 8001106:	2307      	movs	r3, #7
 8001108:	e00e      	b.n	8001128 <HAL_GPIO_Init+0x228>
 800110a:	2308      	movs	r3, #8
 800110c:	e00c      	b.n	8001128 <HAL_GPIO_Init+0x228>
 800110e:	2306      	movs	r3, #6
 8001110:	e00a      	b.n	8001128 <HAL_GPIO_Init+0x228>
 8001112:	2305      	movs	r3, #5
 8001114:	e008      	b.n	8001128 <HAL_GPIO_Init+0x228>
 8001116:	2304      	movs	r3, #4
 8001118:	e006      	b.n	8001128 <HAL_GPIO_Init+0x228>
 800111a:	2303      	movs	r3, #3
 800111c:	e004      	b.n	8001128 <HAL_GPIO_Init+0x228>
 800111e:	2302      	movs	r3, #2
 8001120:	e002      	b.n	8001128 <HAL_GPIO_Init+0x228>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <HAL_GPIO_Init+0x228>
 8001126:	2300      	movs	r3, #0
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	f002 0203 	and.w	r2, r2, #3
 800112e:	0092      	lsls	r2, r2, #2
 8001130:	4093      	lsls	r3, r2
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001138:	4935      	ldr	r1, [pc, #212]	@ (8001210 <HAL_GPIO_Init+0x310>)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	089b      	lsrs	r3, r3, #2
 800113e:	3302      	adds	r3, #2
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001146:	4b3b      	ldr	r3, [pc, #236]	@ (8001234 <HAL_GPIO_Init+0x334>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	43db      	mvns	r3, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4013      	ands	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800116a:	4a32      	ldr	r2, [pc, #200]	@ (8001234 <HAL_GPIO_Init+0x334>)
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001170:	4b30      	ldr	r3, [pc, #192]	@ (8001234 <HAL_GPIO_Init+0x334>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001194:	4a27      	ldr	r2, [pc, #156]	@ (8001234 <HAL_GPIO_Init+0x334>)
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800119a:	4b26      	ldr	r3, [pc, #152]	@ (8001234 <HAL_GPIO_Init+0x334>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011be:	4a1d      	ldr	r2, [pc, #116]	@ (8001234 <HAL_GPIO_Init+0x334>)
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <HAL_GPIO_Init+0x334>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011e8:	4a12      	ldr	r2, [pc, #72]	@ (8001234 <HAL_GPIO_Init+0x334>)
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3301      	adds	r3, #1
 80011f2:	61fb      	str	r3, [r7, #28]
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	2b0f      	cmp	r3, #15
 80011f8:	f67f ae90 	bls.w	8000f1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3724      	adds	r7, #36	@ 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40013800 	.word	0x40013800
 8001214:	40020000 	.word	0x40020000
 8001218:	40020400 	.word	0x40020400
 800121c:	40020800 	.word	0x40020800
 8001220:	40020c00 	.word	0x40020c00
 8001224:	40021000 	.word	0x40021000
 8001228:	40021400 	.word	0x40021400
 800122c:	40021800 	.word	0x40021800
 8001230:	40021c00 	.word	0x40021c00
 8001234:	40013c00 	.word	0x40013c00

08001238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
 8001244:	4613      	mov	r3, r2
 8001246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001248:	787b      	ldrb	r3, [r7, #1]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124e:	887a      	ldrh	r2, [r7, #2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001254:	e003      	b.n	800125e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	041a      	lsls	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	619a      	str	r2, [r3, #24]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800126a:	b480      	push	{r7}
 800126c:	b085      	sub	sp, #20
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800127c:	887a      	ldrh	r2, [r7, #2]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4013      	ands	r3, r2
 8001282:	041a      	lsls	r2, r3, #16
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	43d9      	mvns	r1, r3
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	400b      	ands	r3, r1
 800128c:	431a      	orrs	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	619a      	str	r2, [r3, #24]
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e267      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d075      	beq.n	80013aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012be:	4b88      	ldr	r3, [pc, #544]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	d00c      	beq.n	80012e4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ca:	4b85      	ldr	r3, [pc, #532]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	d112      	bne.n	80012fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d6:	4b82      	ldr	r3, [pc, #520]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012e2:	d10b      	bne.n	80012fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e4:	4b7e      	ldr	r3, [pc, #504]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d05b      	beq.n	80013a8 <HAL_RCC_OscConfig+0x108>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d157      	bne.n	80013a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e242      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001304:	d106      	bne.n	8001314 <HAL_RCC_OscConfig+0x74>
 8001306:	4b76      	ldr	r3, [pc, #472]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a75      	ldr	r2, [pc, #468]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e01d      	b.n	8001350 <HAL_RCC_OscConfig+0xb0>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0x98>
 800131e:	4b70      	ldr	r3, [pc, #448]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a6f      	ldr	r2, [pc, #444]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001324:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	4b6d      	ldr	r3, [pc, #436]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a6c      	ldr	r2, [pc, #432]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e00b      	b.n	8001350 <HAL_RCC_OscConfig+0xb0>
 8001338:	4b69      	ldr	r3, [pc, #420]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a68      	ldr	r2, [pc, #416]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800133e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4b66      	ldr	r3, [pc, #408]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a65      	ldr	r2, [pc, #404]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800134a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800134e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d013      	beq.n	8001380 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001358:	f7ff fcc0 	bl	8000cdc <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001360:	f7ff fcbc 	bl	8000cdc <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b64      	cmp	r3, #100	@ 0x64
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e207      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b5b      	ldr	r3, [pc, #364]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0xc0>
 800137e:	e014      	b.n	80013aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fcac 	bl	8000cdc <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fca8 	bl	8000cdc <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	@ 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e1f3      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800139a:	4b51      	ldr	r3, [pc, #324]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0xe8>
 80013a6:	e000      	b.n	80013aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d063      	beq.n	800147e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013b6:	4b4a      	ldr	r3, [pc, #296]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 030c 	and.w	r3, r3, #12
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00b      	beq.n	80013da <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013c2:	4b47      	ldr	r3, [pc, #284]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013ca:	2b08      	cmp	r3, #8
 80013cc:	d11c      	bne.n	8001408 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ce:	4b44      	ldr	r3, [pc, #272]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d116      	bne.n	8001408 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013da:	4b41      	ldr	r3, [pc, #260]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d005      	beq.n	80013f2 <HAL_RCC_OscConfig+0x152>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e1c7      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f2:	4b3b      	ldr	r3, [pc, #236]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	4937      	ldr	r1, [pc, #220]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001406:	e03a      	b.n	800147e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d020      	beq.n	8001452 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001410:	4b34      	ldr	r3, [pc, #208]	@ (80014e4 <HAL_RCC_OscConfig+0x244>)
 8001412:	2201      	movs	r2, #1
 8001414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001416:	f7ff fc61 	bl	8000cdc <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800141e:	f7ff fc5d 	bl	8000cdc <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e1a8      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001430:	4b2b      	ldr	r3, [pc, #172]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143c:	4b28      	ldr	r3, [pc, #160]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	4925      	ldr	r1, [pc, #148]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 800144c:	4313      	orrs	r3, r2
 800144e:	600b      	str	r3, [r1, #0]
 8001450:	e015      	b.n	800147e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001452:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <HAL_RCC_OscConfig+0x244>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fc40 	bl	8000cdc <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001460:	f7ff fc3c 	bl	8000cdc <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e187      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001472:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d036      	beq.n	80014f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d016      	beq.n	80014c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_RCC_OscConfig+0x248>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001498:	f7ff fc20 	bl	8000cdc <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014a0:	f7ff fc1c 	bl	8000cdc <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e167      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b2:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <HAL_RCC_OscConfig+0x240>)
 80014b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x200>
 80014be:	e01b      	b.n	80014f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <HAL_RCC_OscConfig+0x248>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c6:	f7ff fc09 	bl	8000cdc <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	e00e      	b.n	80014ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ce:	f7ff fc05 	bl	8000cdc <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d907      	bls.n	80014ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e150      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
 80014e0:	40023800 	.word	0x40023800
 80014e4:	42470000 	.word	0x42470000
 80014e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ec:	4b88      	ldr	r3, [pc, #544]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1ea      	bne.n	80014ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	f000 8097 	beq.w	8001634 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800150a:	4b81      	ldr	r3, [pc, #516]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10f      	bne.n	8001536 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b7d      	ldr	r3, [pc, #500]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151e:	4a7c      	ldr	r2, [pc, #496]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001524:	6413      	str	r3, [r2, #64]	@ 0x40
 8001526:	4b7a      	ldr	r3, [pc, #488]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001532:	2301      	movs	r3, #1
 8001534:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001536:	4b77      	ldr	r3, [pc, #476]	@ (8001714 <HAL_RCC_OscConfig+0x474>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800153e:	2b00      	cmp	r3, #0
 8001540:	d118      	bne.n	8001574 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001542:	4b74      	ldr	r3, [pc, #464]	@ (8001714 <HAL_RCC_OscConfig+0x474>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a73      	ldr	r2, [pc, #460]	@ (8001714 <HAL_RCC_OscConfig+0x474>)
 8001548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800154c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154e:	f7ff fbc5 	bl	8000cdc <HAL_GetTick>
 8001552:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001554:	e008      	b.n	8001568 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001556:	f7ff fbc1 	bl	8000cdc <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e10c      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001568:	4b6a      	ldr	r3, [pc, #424]	@ (8001714 <HAL_RCC_OscConfig+0x474>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0f0      	beq.n	8001556 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d106      	bne.n	800158a <HAL_RCC_OscConfig+0x2ea>
 800157c:	4b64      	ldr	r3, [pc, #400]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 800157e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001580:	4a63      	ldr	r2, [pc, #396]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6713      	str	r3, [r2, #112]	@ 0x70
 8001588:	e01c      	b.n	80015c4 <HAL_RCC_OscConfig+0x324>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2b05      	cmp	r3, #5
 8001590:	d10c      	bne.n	80015ac <HAL_RCC_OscConfig+0x30c>
 8001592:	4b5f      	ldr	r3, [pc, #380]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001596:	4a5e      	ldr	r2, [pc, #376]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6713      	str	r3, [r2, #112]	@ 0x70
 800159e:	4b5c      	ldr	r3, [pc, #368]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0x324>
 80015ac:	4b58      	ldr	r3, [pc, #352]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b0:	4a57      	ldr	r2, [pc, #348]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80015b8:	4b55      	ldr	r3, [pc, #340]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015bc:	4a54      	ldr	r2, [pc, #336]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015be:	f023 0304 	bic.w	r3, r3, #4
 80015c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d015      	beq.n	80015f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015cc:	f7ff fb86 	bl	8000cdc <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d2:	e00a      	b.n	80015ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d4:	f7ff fb82 	bl	8000cdc <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e0cb      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ea:	4b49      	ldr	r3, [pc, #292]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d0ee      	beq.n	80015d4 <HAL_RCC_OscConfig+0x334>
 80015f6:	e014      	b.n	8001622 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f8:	f7ff fb70 	bl	8000cdc <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fe:	e00a      	b.n	8001616 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001600:	f7ff fb6c 	bl	8000cdc <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160e:	4293      	cmp	r3, r2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e0b5      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001616:	4b3e      	ldr	r3, [pc, #248]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1ee      	bne.n	8001600 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001622:	7dfb      	ldrb	r3, [r7, #23]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d105      	bne.n	8001634 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001628:	4b39      	ldr	r3, [pc, #228]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 800162a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162c:	4a38      	ldr	r2, [pc, #224]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 800162e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001632:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 80a1 	beq.w	8001780 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163e:	4b34      	ldr	r3, [pc, #208]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
 8001646:	2b08      	cmp	r3, #8
 8001648:	d05c      	beq.n	8001704 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d141      	bne.n	80016d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001652:	4b31      	ldr	r3, [pc, #196]	@ (8001718 <HAL_RCC_OscConfig+0x478>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb40 	bl	8000cdc <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001660:	f7ff fb3c 	bl	8000cdc <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e087      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	4b27      	ldr	r3, [pc, #156]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69da      	ldr	r2, [r3, #28]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	019b      	lsls	r3, r3, #6
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001694:	085b      	lsrs	r3, r3, #1
 8001696:	3b01      	subs	r3, #1
 8001698:	041b      	lsls	r3, r3, #16
 800169a:	431a      	orrs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	491b      	ldr	r1, [pc, #108]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001718 <HAL_RCC_OscConfig+0x478>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ae:	f7ff fb15 	bl	8000cdc <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b6:	f7ff fb11 	bl	8000cdc <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e05c      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c8:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0f0      	beq.n	80016b6 <HAL_RCC_OscConfig+0x416>
 80016d4:	e054      	b.n	8001780 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_RCC_OscConfig+0x478>)
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff fafe 	bl	8000cdc <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e4:	f7ff fafa 	bl	8000cdc <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e045      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <HAL_RCC_OscConfig+0x470>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f0      	bne.n	80016e4 <HAL_RCC_OscConfig+0x444>
 8001702:	e03d      	b.n	8001780 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d107      	bne.n	800171c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e038      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
 8001710:	40023800 	.word	0x40023800
 8001714:	40007000 	.word	0x40007000
 8001718:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800171c:	4b1b      	ldr	r3, [pc, #108]	@ (800178c <HAL_RCC_OscConfig+0x4ec>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d028      	beq.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001734:	429a      	cmp	r2, r3
 8001736:	d121      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001742:	429a      	cmp	r2, r3
 8001744:	d11a      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800174c:	4013      	ands	r3, r2
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001752:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001754:	4293      	cmp	r3, r2
 8001756:	d111      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001762:	085b      	lsrs	r3, r3, #1
 8001764:	3b01      	subs	r3, #1
 8001766:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d107      	bne.n	800177c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001776:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800

08001790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0cc      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017a4:	4b68      	ldr	r3, [pc, #416]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d90c      	bls.n	80017cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b2:	4b65      	ldr	r3, [pc, #404]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ba:	4b63      	ldr	r3, [pc, #396]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d001      	beq.n	80017cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e0b8      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d020      	beq.n	800181a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e4:	4b59      	ldr	r3, [pc, #356]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4a58      	ldr	r2, [pc, #352]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0308 	and.w	r3, r3, #8
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d005      	beq.n	8001808 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017fc:	4b53      	ldr	r3, [pc, #332]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	4a52      	ldr	r2, [pc, #328]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001802:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001806:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001808:	4b50      	ldr	r3, [pc, #320]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	494d      	ldr	r1, [pc, #308]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001816:	4313      	orrs	r3, r2
 8001818:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	d044      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d107      	bne.n	800183e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182e:	4b47      	ldr	r3, [pc, #284]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d119      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e07f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b02      	cmp	r3, #2
 8001844:	d003      	beq.n	800184e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800184a:	2b03      	cmp	r3, #3
 800184c:	d107      	bne.n	800185e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800184e:	4b3f      	ldr	r3, [pc, #252]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d109      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e06f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185e:	4b3b      	ldr	r3, [pc, #236]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e067      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186e:	4b37      	ldr	r3, [pc, #220]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f023 0203 	bic.w	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4934      	ldr	r1, [pc, #208]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	4313      	orrs	r3, r2
 800187e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001880:	f7ff fa2c 	bl	8000cdc <HAL_GetTick>
 8001884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001886:	e00a      	b.n	800189e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001888:	f7ff fa28 	bl	8000cdc <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001896:	4293      	cmp	r3, r2
 8001898:	d901      	bls.n	800189e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e04f      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189e:	4b2b      	ldr	r3, [pc, #172]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 020c 	and.w	r2, r3, #12
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d1eb      	bne.n	8001888 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018b0:	4b25      	ldr	r3, [pc, #148]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d20c      	bcs.n	80018d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018be:	4b22      	ldr	r3, [pc, #136]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c6:	4b20      	ldr	r3, [pc, #128]	@ (8001948 <HAL_RCC_ClockConfig+0x1b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d001      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e032      	b.n	800193e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d008      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018e4:	4b19      	ldr	r3, [pc, #100]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	4916      	ldr	r1, [pc, #88]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d009      	beq.n	8001916 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001902:	4b12      	ldr	r3, [pc, #72]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	490e      	ldr	r1, [pc, #56]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	4313      	orrs	r3, r2
 8001914:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001916:	f000 f821 	bl	800195c <HAL_RCC_GetSysClockFreq>
 800191a:	4602      	mov	r2, r0
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	490a      	ldr	r1, [pc, #40]	@ (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 8001928:	5ccb      	ldrb	r3, [r1, r3]
 800192a:	fa22 f303 	lsr.w	r3, r2, r3
 800192e:	4a09      	ldr	r2, [pc, #36]	@ (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001932:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <HAL_RCC_ClockConfig+0x1c8>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff f8bc 	bl	8000ab4 <HAL_InitTick>

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023c00 	.word	0x40023c00
 800194c:	40023800 	.word	0x40023800
 8001950:	08005388 	.word	0x08005388
 8001954:	20000000 	.word	0x20000000
 8001958:	20000004 	.word	0x20000004

0800195c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800195c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001960:	b094      	sub	sp, #80	@ 0x50
 8001962:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001968:	2300      	movs	r3, #0
 800196a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001970:	2300      	movs	r3, #0
 8001972:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001974:	4b79      	ldr	r3, [pc, #484]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b08      	cmp	r3, #8
 800197e:	d00d      	beq.n	800199c <HAL_RCC_GetSysClockFreq+0x40>
 8001980:	2b08      	cmp	r3, #8
 8001982:	f200 80e1 	bhi.w	8001b48 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001986:	2b00      	cmp	r3, #0
 8001988:	d002      	beq.n	8001990 <HAL_RCC_GetSysClockFreq+0x34>
 800198a:	2b04      	cmp	r3, #4
 800198c:	d003      	beq.n	8001996 <HAL_RCC_GetSysClockFreq+0x3a>
 800198e:	e0db      	b.n	8001b48 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001990:	4b73      	ldr	r3, [pc, #460]	@ (8001b60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001992:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001994:	e0db      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001996:	4b73      	ldr	r3, [pc, #460]	@ (8001b64 <HAL_RCC_GetSysClockFreq+0x208>)
 8001998:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800199a:	e0d8      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800199c:	4b6f      	ldr	r3, [pc, #444]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019a6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d063      	beq.n	8001a7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019b2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	099b      	lsrs	r3, r3, #6
 80019b8:	2200      	movs	r2, #0
 80019ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80019c6:	2300      	movs	r3, #0
 80019c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80019ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019ce:	4622      	mov	r2, r4
 80019d0:	462b      	mov	r3, r5
 80019d2:	f04f 0000 	mov.w	r0, #0
 80019d6:	f04f 0100 	mov.w	r1, #0
 80019da:	0159      	lsls	r1, r3, #5
 80019dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019e0:	0150      	lsls	r0, r2, #5
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4621      	mov	r1, r4
 80019e8:	1a51      	subs	r1, r2, r1
 80019ea:	6139      	str	r1, [r7, #16]
 80019ec:	4629      	mov	r1, r5
 80019ee:	eb63 0301 	sbc.w	r3, r3, r1
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a00:	4659      	mov	r1, fp
 8001a02:	018b      	lsls	r3, r1, #6
 8001a04:	4651      	mov	r1, sl
 8001a06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a0a:	4651      	mov	r1, sl
 8001a0c:	018a      	lsls	r2, r1, #6
 8001a0e:	4651      	mov	r1, sl
 8001a10:	ebb2 0801 	subs.w	r8, r2, r1
 8001a14:	4659      	mov	r1, fp
 8001a16:	eb63 0901 	sbc.w	r9, r3, r1
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a2e:	4690      	mov	r8, r2
 8001a30:	4699      	mov	r9, r3
 8001a32:	4623      	mov	r3, r4
 8001a34:	eb18 0303 	adds.w	r3, r8, r3
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	eb49 0303 	adc.w	r3, r9, r3
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a4e:	4629      	mov	r1, r5
 8001a50:	024b      	lsls	r3, r1, #9
 8001a52:	4621      	mov	r1, r4
 8001a54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a58:	4621      	mov	r1, r4
 8001a5a:	024a      	lsls	r2, r1, #9
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a62:	2200      	movs	r2, #0
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a6c:	f7fe fbfa 	bl	8000264 <__aeabi_uldivmod>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4613      	mov	r3, r2
 8001a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a78:	e058      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a7a:	4b38      	ldr	r3, [pc, #224]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	099b      	lsrs	r3, r3, #6
 8001a80:	2200      	movs	r2, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	4611      	mov	r1, r2
 8001a86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a8a:	623b      	str	r3, [r7, #32]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a94:	4642      	mov	r2, r8
 8001a96:	464b      	mov	r3, r9
 8001a98:	f04f 0000 	mov.w	r0, #0
 8001a9c:	f04f 0100 	mov.w	r1, #0
 8001aa0:	0159      	lsls	r1, r3, #5
 8001aa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aa6:	0150      	lsls	r0, r2, #5
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4641      	mov	r1, r8
 8001aae:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ab2:	4649      	mov	r1, r9
 8001ab4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ac4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ac8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001acc:	ebb2 040a 	subs.w	r4, r2, sl
 8001ad0:	eb63 050b 	sbc.w	r5, r3, fp
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	00eb      	lsls	r3, r5, #3
 8001ade:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ae2:	00e2      	lsls	r2, r4, #3
 8001ae4:	4614      	mov	r4, r2
 8001ae6:	461d      	mov	r5, r3
 8001ae8:	4643      	mov	r3, r8
 8001aea:	18e3      	adds	r3, r4, r3
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	464b      	mov	r3, r9
 8001af0:	eb45 0303 	adc.w	r3, r5, r3
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b02:	4629      	mov	r1, r5
 8001b04:	028b      	lsls	r3, r1, #10
 8001b06:	4621      	mov	r1, r4
 8001b08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b0c:	4621      	mov	r1, r4
 8001b0e:	028a      	lsls	r2, r1, #10
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b16:	2200      	movs	r2, #0
 8001b18:	61bb      	str	r3, [r7, #24]
 8001b1a:	61fa      	str	r2, [r7, #28]
 8001b1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b20:	f7fe fba0 	bl	8000264 <__aeabi_uldivmod>
 8001b24:	4602      	mov	r2, r0
 8001b26:	460b      	mov	r3, r1
 8001b28:	4613      	mov	r3, r2
 8001b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	0c1b      	lsrs	r3, r3, #16
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	3301      	adds	r3, #1
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b46:	e002      	b.n	8001b4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3750      	adds	r7, #80	@ 0x50
 8001b54:	46bd      	mov	sp, r7
 8001b56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	00f42400 	.word	0x00f42400
 8001b64:	007a1200 	.word	0x007a1200

08001b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b6c:	4b03      	ldr	r3, [pc, #12]	@ (8001b7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000000 	.word	0x20000000

08001b80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b84:	f7ff fff0 	bl	8001b68 <HAL_RCC_GetHCLKFreq>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ba0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	0a9b      	lsrs	r3, r3, #10
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	4903      	ldr	r1, [pc, #12]	@ (8001ba4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b96:	5ccb      	ldrb	r3, [r1, r3]
 8001b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	08005398 	.word	0x08005398

08001ba8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_RCC_GetClockConfig+0x5c>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 0203 	and.w	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <HAL_RCC_GetClockConfig+0x5c>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <HAL_RCC_GetClockConfig+0x5c>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	08db      	lsrs	r3, r3, #3
 8001be2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bea:	4b07      	ldr	r3, [pc, #28]	@ (8001c08 <HAL_RCC_GetClockConfig+0x60>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0207 	and.w	r2, r3, #7
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	601a      	str	r2, [r3, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40023c00 	.word	0x40023c00

08001c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e041      	b.n	8001ca2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f839 	bl	8001caa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3304      	adds	r3, #4
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	f000 f9c0 	bl	8001fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
	...

08001cc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d001      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e04e      	b.n	8001d76 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68da      	ldr	r2, [r3, #12]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0201 	orr.w	r2, r2, #1
 8001cee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a23      	ldr	r2, [pc, #140]	@ (8001d84 <HAL_TIM_Base_Start_IT+0xc4>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d022      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d02:	d01d      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a1f      	ldr	r2, [pc, #124]	@ (8001d88 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d018      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a1e      	ldr	r2, [pc, #120]	@ (8001d8c <HAL_TIM_Base_Start_IT+0xcc>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d013      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001d90 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d00e      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a1b      	ldr	r2, [pc, #108]	@ (8001d94 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d009      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a19      	ldr	r2, [pc, #100]	@ (8001d98 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d004      	beq.n	8001d40 <HAL_TIM_Base_Start_IT+0x80>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a18      	ldr	r2, [pc, #96]	@ (8001d9c <HAL_TIM_Base_Start_IT+0xdc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d111      	bne.n	8001d64 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2b06      	cmp	r3, #6
 8001d50:	d010      	beq.n	8001d74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 0201 	orr.w	r2, r2, #1
 8001d60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d62:	e007      	b.n	8001d74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0201 	orr.w	r2, r2, #1
 8001d72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40010000 	.word	0x40010000
 8001d88:	40000400 	.word	0x40000400
 8001d8c:	40000800 	.word	0x40000800
 8001d90:	40000c00 	.word	0x40000c00
 8001d94:	40010400 	.word	0x40010400
 8001d98:	40014000 	.word	0x40014000
 8001d9c:	40001800 	.word	0x40001800

08001da0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d020      	beq.n	8001e04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d01b      	beq.n	8001e04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f06f 0202 	mvn.w	r2, #2
 8001dd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	f003 0303 	and.w	r3, r3, #3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8d2 	bl	8001f94 <HAL_TIM_IC_CaptureCallback>
 8001df0:	e005      	b.n	8001dfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f8c4 	bl	8001f80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f8d5 	bl	8001fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d020      	beq.n	8001e50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d01b      	beq.n	8001e50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0204 	mvn.w	r2, #4
 8001e20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2202      	movs	r2, #2
 8001e26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f8ac 	bl	8001f94 <HAL_TIM_IC_CaptureCallback>
 8001e3c:	e005      	b.n	8001e4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f89e 	bl	8001f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f8af 	bl	8001fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d020      	beq.n	8001e9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0308 	and.w	r3, r3, #8
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01b      	beq.n	8001e9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0208 	mvn.w	r2, #8
 8001e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2204      	movs	r2, #4
 8001e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f886 	bl	8001f94 <HAL_TIM_IC_CaptureCallback>
 8001e88:	e005      	b.n	8001e96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f878 	bl	8001f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f889 	bl	8001fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d020      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f003 0310 	and.w	r3, r3, #16
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01b      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0210 	mvn.w	r2, #16
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2208      	movs	r2, #8
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f860 	bl	8001f94 <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f852 	bl	8001f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f863 	bl	8001fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00c      	beq.n	8001f0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d007      	beq.n	8001f0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0201 	mvn.w	r2, #1
 8001f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7fe fd94 	bl	8000a34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00c      	beq.n	8001f30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d007      	beq.n	8001f30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f900 	bl	8002130 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00c      	beq.n	8001f54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d007      	beq.n	8001f54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f834 	bl	8001fbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0320 	and.w	r3, r3, #32
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00c      	beq.n	8001f78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f003 0320 	and.w	r3, r3, #32
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d007      	beq.n	8001f78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f06f 0220 	mvn.w	r2, #32
 8001f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f8d2 	bl	800211c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a43      	ldr	r2, [pc, #268]	@ (80020f0 <TIM_Base_SetConfig+0x120>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d013      	beq.n	8002010 <TIM_Base_SetConfig+0x40>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fee:	d00f      	beq.n	8002010 <TIM_Base_SetConfig+0x40>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a40      	ldr	r2, [pc, #256]	@ (80020f4 <TIM_Base_SetConfig+0x124>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00b      	beq.n	8002010 <TIM_Base_SetConfig+0x40>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80020f8 <TIM_Base_SetConfig+0x128>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d007      	beq.n	8002010 <TIM_Base_SetConfig+0x40>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a3e      	ldr	r2, [pc, #248]	@ (80020fc <TIM_Base_SetConfig+0x12c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d003      	beq.n	8002010 <TIM_Base_SetConfig+0x40>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a3d      	ldr	r2, [pc, #244]	@ (8002100 <TIM_Base_SetConfig+0x130>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d108      	bne.n	8002022 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	4313      	orrs	r3, r2
 8002020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a32      	ldr	r2, [pc, #200]	@ (80020f0 <TIM_Base_SetConfig+0x120>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d02b      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002030:	d027      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a2f      	ldr	r2, [pc, #188]	@ (80020f4 <TIM_Base_SetConfig+0x124>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d023      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a2e      	ldr	r2, [pc, #184]	@ (80020f8 <TIM_Base_SetConfig+0x128>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d01f      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a2d      	ldr	r2, [pc, #180]	@ (80020fc <TIM_Base_SetConfig+0x12c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d01b      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a2c      	ldr	r2, [pc, #176]	@ (8002100 <TIM_Base_SetConfig+0x130>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d017      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a2b      	ldr	r2, [pc, #172]	@ (8002104 <TIM_Base_SetConfig+0x134>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d013      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a2a      	ldr	r2, [pc, #168]	@ (8002108 <TIM_Base_SetConfig+0x138>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d00f      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a29      	ldr	r2, [pc, #164]	@ (800210c <TIM_Base_SetConfig+0x13c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00b      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a28      	ldr	r2, [pc, #160]	@ (8002110 <TIM_Base_SetConfig+0x140>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d007      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a27      	ldr	r2, [pc, #156]	@ (8002114 <TIM_Base_SetConfig+0x144>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d003      	beq.n	8002082 <TIM_Base_SetConfig+0xb2>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a26      	ldr	r2, [pc, #152]	@ (8002118 <TIM_Base_SetConfig+0x148>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d108      	bne.n	8002094 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4313      	orrs	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	4313      	orrs	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0e      	ldr	r2, [pc, #56]	@ (80020f0 <TIM_Base_SetConfig+0x120>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d003      	beq.n	80020c2 <TIM_Base_SetConfig+0xf2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a10      	ldr	r2, [pc, #64]	@ (8002100 <TIM_Base_SetConfig+0x130>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d103      	bne.n	80020ca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	691a      	ldr	r2, [r3, #16]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f043 0204 	orr.w	r2, r3, #4
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	601a      	str	r2, [r3, #0]
}
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40010000 	.word	0x40010000
 80020f4:	40000400 	.word	0x40000400
 80020f8:	40000800 	.word	0x40000800
 80020fc:	40000c00 	.word	0x40000c00
 8002100:	40010400 	.word	0x40010400
 8002104:	40014000 	.word	0x40014000
 8002108:	40014400 	.word	0x40014400
 800210c:	40014800 	.word	0x40014800
 8002110:	40001800 	.word	0x40001800
 8002114:	40001c00 	.word	0x40001c00
 8002118:	40002000 	.word	0x40002000

0800211c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f103 0208 	add.w	r2, r3, #8
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f04f 32ff 	mov.w	r2, #4294967295
 800215c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f103 0208 	add.w	r2, r3, #8
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f103 0208 	add.w	r2, r3, #8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800219e:	b480      	push	{r7}
 80021a0:	b085      	sub	sp, #20
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
 80021a6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	601a      	str	r2, [r3, #0]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021e6:	b480      	push	{r7}
 80021e8:	b085      	sub	sp, #20
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	6892      	ldr	r2, [r2, #8]
 80021fc:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6852      	ldr	r2, [r2, #4]
 8002206:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	d103      	bne.n	800221a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	1e5a      	subs	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800223a:	b580      	push	{r7, lr}
 800223c:	b08c      	sub	sp, #48	@ 0x30
 800223e:	af04      	add	r7, sp, #16
 8002240:	60f8      	str	r0, [r7, #12]
 8002242:	60b9      	str	r1, [r7, #8]
 8002244:	603b      	str	r3, [r7, #0]
 8002246:	4613      	mov	r3, r2
 8002248:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4618      	mov	r0, r3
 8002250:	f000 feb6 	bl	8002fc0 <pvPortMalloc>
 8002254:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00e      	beq.n	800227a <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800225c:	2058      	movs	r0, #88	@ 0x58
 800225e:	f000 feaf 	bl	8002fc0 <pvPortMalloc>
 8002262:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002270:	e005      	b.n	800227e <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002272:	6978      	ldr	r0, [r7, #20]
 8002274:	f000 ff86 	bl	8003184 <vPortFree>
 8002278:	e001      	b.n	800227e <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d013      	beq.n	80022ac <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002284:	88fa      	ldrh	r2, [r7, #6]
 8002286:	2300      	movs	r3, #0
 8002288:	9303      	str	r3, [sp, #12]
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	9302      	str	r3, [sp, #8]
 800228e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002290:	9301      	str	r3, [sp, #4]
 8002292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002294:	9300      	str	r3, [sp, #0]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	68b9      	ldr	r1, [r7, #8]
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 f80e 	bl	80022bc <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80022a0:	69f8      	ldr	r0, [r7, #28]
 80022a2:	f000 f8a3 	bl	80023ec <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80022a6:	2301      	movs	r3, #1
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	e002      	b.n	80022b2 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80022ac:	f04f 33ff 	mov.w	r3, #4294967295
 80022b0:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80022b2:	69bb      	ldr	r3, [r7, #24]
    }
 80022b4:	4618      	mov	r0, r3
 80022b6:	3720      	adds	r7, #32
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
 80022c8:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80022ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	461a      	mov	r2, r3
 80022d4:	21a5      	movs	r1, #165	@ 0xa5
 80022d6:	f002 ff9f 	bl	8005218 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80022e4:	3b01      	subs	r3, #1
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	f023 0307 	bic.w	r3, r3, #7
 80022f2:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00b      	beq.n	8002316 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80022fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002302:	f383 8811 	msr	BASEPRI, r3
 8002306:	f3bf 8f6f 	isb	sy
 800230a:	f3bf 8f4f 	dsb	sy
 800230e:	617b      	str	r3, [r7, #20]
    }
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	e7fd      	b.n	8002312 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d01f      	beq.n	800235c <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800231c:	2300      	movs	r3, #0
 800231e:	61fb      	str	r3, [r7, #28]
 8002320:	e012      	b.n	8002348 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	4413      	add	r3, r2
 8002328:	7819      	ldrb	r1, [r3, #0]
 800232a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	4413      	add	r3, r2
 8002330:	3334      	adds	r3, #52	@ 0x34
 8002332:	460a      	mov	r2, r1
 8002334:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	4413      	add	r3, r2
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d006      	beq.n	8002350 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3301      	adds	r3, #1
 8002346:	61fb      	str	r3, [r7, #28]
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	2b09      	cmp	r3, #9
 800234c:	d9e9      	bls.n	8002322 <prvInitialiseNewTask+0x66>
 800234e:	e000      	b.n	8002352 <prvInitialiseNewTask+0x96>
            {
                break;
 8002350:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002354:	2200      	movs	r2, #0
 8002356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800235a:	e003      	b.n	8002364 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800235c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002366:	2b04      	cmp	r3, #4
 8002368:	d901      	bls.n	800236e <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800236a:	2304      	movs	r3, #4
 800236c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800236e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002370:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002372:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002378:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800237a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237c:	2200      	movs	r2, #0
 800237e:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002382:	3304      	adds	r3, #4
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fefd 	bl	8002184 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800238a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800238c:	3318      	adds	r3, #24
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fef8 	bl	8002184 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002398:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239c:	f1c3 0205 	rsb	r2, r3, #5
 80023a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80023a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80023aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ac:	3350      	adds	r3, #80	@ 0x50
 80023ae:	2204      	movs	r2, #4
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 ff30 	bl	8005218 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80023b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ba:	3354      	adds	r3, #84	@ 0x54
 80023bc:	2201      	movs	r2, #1
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f002 ff29 	bl	8005218 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	68f9      	ldr	r1, [r7, #12]
 80023ca:	69b8      	ldr	r0, [r7, #24]
 80023cc:	f000 fb92 	bl	8002af4 <pxPortInitialiseStack>
 80023d0:	4602      	mov	r2, r0
 80023d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d4:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80023d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023e0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023e2:	bf00      	nop
 80023e4:	3720      	adds	r7, #32
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80023ec:	b5b0      	push	{r4, r5, r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af02      	add	r7, sp, #8
 80023f2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80023f4:	f000 fcb2 	bl	8002d5c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80023f8:	4b3b      	ldr	r3, [pc, #236]	@ (80024e8 <prvAddNewTaskToReadyList+0xfc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	4a3a      	ldr	r2, [pc, #232]	@ (80024e8 <prvAddNewTaskToReadyList+0xfc>)
 8002400:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002402:	4b3a      	ldr	r3, [pc, #232]	@ (80024ec <prvAddNewTaskToReadyList+0x100>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d109      	bne.n	800241e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800240a:	4a38      	ldr	r2, [pc, #224]	@ (80024ec <prvAddNewTaskToReadyList+0x100>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002410:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <prvAddNewTaskToReadyList+0xfc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d110      	bne.n	800243a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002418:	f000 fad2 	bl	80029c0 <prvInitialiseTaskLists>
 800241c:	e00d      	b.n	800243a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800241e:	4b34      	ldr	r3, [pc, #208]	@ (80024f0 <prvAddNewTaskToReadyList+0x104>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002426:	4b31      	ldr	r3, [pc, #196]	@ (80024ec <prvAddNewTaskToReadyList+0x100>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002430:	429a      	cmp	r2, r3
 8002432:	d802      	bhi.n	800243a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002434:	4a2d      	ldr	r2, [pc, #180]	@ (80024ec <prvAddNewTaskToReadyList+0x100>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800243a:	4b2e      	ldr	r3, [pc, #184]	@ (80024f4 <prvAddNewTaskToReadyList+0x108>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	3301      	adds	r3, #1
 8002440:	4a2c      	ldr	r2, [pc, #176]	@ (80024f4 <prvAddNewTaskToReadyList+0x108>)
 8002442:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002444:	4b2b      	ldr	r3, [pc, #172]	@ (80024f4 <prvAddNewTaskToReadyList+0x108>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d016      	beq.n	8002480 <prvAddNewTaskToReadyList+0x94>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4618      	mov	r0, r3
 8002456:	f002 fca3 	bl	8004da0 <SEGGER_SYSVIEW_OnTaskCreate>
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	461d      	mov	r5, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	461c      	mov	r4, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	1ae3      	subs	r3, r4, r3
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	462b      	mov	r3, r5
 800247c:	f001 f852 	bl	8003524 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4618      	mov	r0, r3
 8002484:	f002 fd10 	bl	8004ea8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248c:	2201      	movs	r2, #1
 800248e:	409a      	lsls	r2, r3
 8002490:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <prvAddNewTaskToReadyList+0x10c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4313      	orrs	r3, r2
 8002496:	4a18      	ldr	r2, [pc, #96]	@ (80024f8 <prvAddNewTaskToReadyList+0x10c>)
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4a15      	ldr	r2, [pc, #84]	@ (80024fc <prvAddNewTaskToReadyList+0x110>)
 80024a8:	441a      	add	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3304      	adds	r3, #4
 80024ae:	4619      	mov	r1, r3
 80024b0:	4610      	mov	r0, r2
 80024b2:	f7ff fe74 	bl	800219e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80024b6:	f000 fc83 	bl	8002dc0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80024ba:	4b0d      	ldr	r3, [pc, #52]	@ (80024f0 <prvAddNewTaskToReadyList+0x104>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00e      	beq.n	80024e0 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80024c2:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <prvAddNewTaskToReadyList+0x100>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d207      	bcs.n	80024e0 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80024d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002500 <prvAddNewTaskToReadyList+0x114>)
 80024d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024e0:	bf00      	nop
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bdb0      	pop	{r4, r5, r7, pc}
 80024e8:	20000160 	.word	0x20000160
 80024ec:	20000088 	.word	0x20000088
 80024f0:	2000016c 	.word	0x2000016c
 80024f4:	2000017c 	.word	0x2000017c
 80024f8:	20000168 	.word	0x20000168
 80024fc:	2000008c 	.word	0x2000008c
 8002500:	e000ed04 	.word	0xe000ed04

08002504 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800250a:	4b24      	ldr	r3, [pc, #144]	@ (800259c <vTaskStartScheduler+0x98>)
 800250c:	9301      	str	r3, [sp, #4]
 800250e:	2300      	movs	r3, #0
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2300      	movs	r3, #0
 8002514:	2282      	movs	r2, #130	@ 0x82
 8002516:	4922      	ldr	r1, [pc, #136]	@ (80025a0 <vTaskStartScheduler+0x9c>)
 8002518:	4822      	ldr	r0, [pc, #136]	@ (80025a4 <vTaskStartScheduler+0xa0>)
 800251a:	f7ff fe8e 	bl	800223a <xTaskCreate>
 800251e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d124      	bne.n	8002570 <vTaskStartScheduler+0x6c>
        __asm volatile
 8002526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800252a:	f383 8811 	msr	BASEPRI, r3
 800252e:	f3bf 8f6f 	isb	sy
 8002532:	f3bf 8f4f 	dsb	sy
 8002536:	60bb      	str	r3, [r7, #8]
    }
 8002538:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800253a:	4b1b      	ldr	r3, [pc, #108]	@ (80025a8 <vTaskStartScheduler+0xa4>)
 800253c:	f04f 32ff 	mov.w	r2, #4294967295
 8002540:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <vTaskStartScheduler+0xa8>)
 8002544:	2201      	movs	r2, #1
 8002546:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002548:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <vTaskStartScheduler+0xac>)
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800254e:	4b19      	ldr	r3, [pc, #100]	@ (80025b4 <vTaskStartScheduler+0xb0>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b12      	ldr	r3, [pc, #72]	@ (800259c <vTaskStartScheduler+0x98>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d102      	bne.n	8002560 <vTaskStartScheduler+0x5c>
 800255a:	f002 fc05 	bl	8004d68 <SEGGER_SYSVIEW_OnIdle>
 800255e:	e004      	b.n	800256a <vTaskStartScheduler+0x66>
 8002560:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <vTaskStartScheduler+0xb0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f002 fc5d 	bl	8004e24 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800256a:	f000 fb53 	bl	8002c14 <xPortStartScheduler>
 800256e:	e00f      	b.n	8002590 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002576:	d10b      	bne.n	8002590 <vTaskStartScheduler+0x8c>
        __asm volatile
 8002578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800257c:	f383 8811 	msr	BASEPRI, r3
 8002580:	f3bf 8f6f 	isb	sy
 8002584:	f3bf 8f4f 	dsb	sy
 8002588:	607b      	str	r3, [r7, #4]
    }
 800258a:	bf00      	nop
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <vTaskStartScheduler+0xb4>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	bf00      	nop
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000184 	.word	0x20000184
 80025a0:	080052b4 	.word	0x080052b4
 80025a4:	08002991 	.word	0x08002991
 80025a8:	20000180 	.word	0x20000180
 80025ac:	2000016c 	.word	0x2000016c
 80025b0:	20000164 	.word	0x20000164
 80025b4:	20000088 	.word	0x20000088
 80025b8:	080053a0 	.word	0x080053a0

080025bc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <vTaskSuspendAll+0x18>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3301      	adds	r3, #1
 80025c6:	4a03      	ldr	r2, [pc, #12]	@ (80025d4 <vTaskSuspendAll+0x18>)
 80025c8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	20000188 	.word	0x20000188

080025d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80025e6:	4b44      	ldr	r3, [pc, #272]	@ (80026f8 <xTaskResumeAll+0x120>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10b      	bne.n	8002606 <xTaskResumeAll+0x2e>
        __asm volatile
 80025ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025f2:	f383 8811 	msr	BASEPRI, r3
 80025f6:	f3bf 8f6f 	isb	sy
 80025fa:	f3bf 8f4f 	dsb	sy
 80025fe:	603b      	str	r3, [r7, #0]
    }
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	e7fd      	b.n	8002602 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002606:	f000 fba9 	bl	8002d5c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800260a:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <xTaskResumeAll+0x120>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	3b01      	subs	r3, #1
 8002610:	4a39      	ldr	r2, [pc, #228]	@ (80026f8 <xTaskResumeAll+0x120>)
 8002612:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002614:	4b38      	ldr	r3, [pc, #224]	@ (80026f8 <xTaskResumeAll+0x120>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d165      	bne.n	80026e8 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800261c:	4b37      	ldr	r3, [pc, #220]	@ (80026fc <xTaskResumeAll+0x124>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d061      	beq.n	80026e8 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002624:	e032      	b.n	800268c <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002626:	4b36      	ldr	r3, [pc, #216]	@ (8002700 <xTaskResumeAll+0x128>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	3318      	adds	r3, #24
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff fdd7 	bl	80021e6 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	3304      	adds	r3, #4
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff fdd2 	bl	80021e6 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4618      	mov	r0, r3
 8002646:	f002 fc2f 	bl	8004ea8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264e:	2201      	movs	r2, #1
 8002650:	409a      	lsls	r2, r3
 8002652:	4b2c      	ldr	r3, [pc, #176]	@ (8002704 <xTaskResumeAll+0x12c>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4313      	orrs	r3, r2
 8002658:	4a2a      	ldr	r2, [pc, #168]	@ (8002704 <xTaskResumeAll+0x12c>)
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4a27      	ldr	r2, [pc, #156]	@ (8002708 <xTaskResumeAll+0x130>)
 800266a:	441a      	add	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	3304      	adds	r3, #4
 8002670:	4619      	mov	r1, r3
 8002672:	4610      	mov	r0, r2
 8002674:	f7ff fd93 	bl	800219e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800267c:	4b23      	ldr	r3, [pc, #140]	@ (800270c <xTaskResumeAll+0x134>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	429a      	cmp	r2, r3
 8002684:	d302      	bcc.n	800268c <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 8002686:	4b22      	ldr	r3, [pc, #136]	@ (8002710 <xTaskResumeAll+0x138>)
 8002688:	2201      	movs	r2, #1
 800268a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800268c:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <xTaskResumeAll+0x128>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1c8      	bne.n	8002626 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800269a:	f000 fa0f 	bl	8002abc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800269e:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <xTaskResumeAll+0x13c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d010      	beq.n	80026cc <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80026aa:	f000 f849 	bl	8002740 <xTaskIncrementTick>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80026b4:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <xTaskResumeAll+0x138>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3b01      	subs	r3, #1
 80026be:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f1      	bne.n	80026aa <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 80026c6:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <xTaskResumeAll+0x13c>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80026cc:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <xTaskResumeAll+0x138>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d009      	beq.n	80026e8 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80026d4:	2301      	movs	r3, #1
 80026d6:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80026d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002718 <xTaskResumeAll+0x140>)
 80026da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	f3bf 8f4f 	dsb	sy
 80026e4:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80026e8:	f000 fb6a 	bl	8002dc0 <vPortExitCritical>

    return xAlreadyYielded;
 80026ec:	68bb      	ldr	r3, [r7, #8]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000188 	.word	0x20000188
 80026fc:	20000160 	.word	0x20000160
 8002700:	20000120 	.word	0x20000120
 8002704:	20000168 	.word	0x20000168
 8002708:	2000008c 	.word	0x2000008c
 800270c:	20000088 	.word	0x20000088
 8002710:	20000174 	.word	0x20000174
 8002714:	20000170 	.word	0x20000170
 8002718:	e000ed04 	.word	0xe000ed04

0800271c <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002722:	f000 fc0b 	bl	8002f3c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002726:	2300      	movs	r3, #0
 8002728:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800272a:	4b04      	ldr	r3, [pc, #16]	@ (800273c <xTaskGetTickCountFromISR+0x20>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002730:	683b      	ldr	r3, [r7, #0]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000164 	.word	0x20000164

08002740 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800274a:	4b51      	ldr	r3, [pc, #324]	@ (8002890 <xTaskIncrementTick+0x150>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b00      	cmp	r3, #0
 8002750:	f040 8093 	bne.w	800287a <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002754:	4b4f      	ldr	r3, [pc, #316]	@ (8002894 <xTaskIncrementTick+0x154>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3301      	adds	r3, #1
 800275a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800275c:	4a4d      	ldr	r2, [pc, #308]	@ (8002894 <xTaskIncrementTick+0x154>)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d121      	bne.n	80027ac <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002768:	4b4b      	ldr	r3, [pc, #300]	@ (8002898 <xTaskIncrementTick+0x158>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00b      	beq.n	800278a <xTaskIncrementTick+0x4a>
        __asm volatile
 8002772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002776:	f383 8811 	msr	BASEPRI, r3
 800277a:	f3bf 8f6f 	isb	sy
 800277e:	f3bf 8f4f 	dsb	sy
 8002782:	603b      	str	r3, [r7, #0]
    }
 8002784:	bf00      	nop
 8002786:	bf00      	nop
 8002788:	e7fd      	b.n	8002786 <xTaskIncrementTick+0x46>
 800278a:	4b43      	ldr	r3, [pc, #268]	@ (8002898 <xTaskIncrementTick+0x158>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	4b42      	ldr	r3, [pc, #264]	@ (800289c <xTaskIncrementTick+0x15c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a40      	ldr	r2, [pc, #256]	@ (8002898 <xTaskIncrementTick+0x158>)
 8002796:	6013      	str	r3, [r2, #0]
 8002798:	4a40      	ldr	r2, [pc, #256]	@ (800289c <xTaskIncrementTick+0x15c>)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	4b40      	ldr	r3, [pc, #256]	@ (80028a0 <xTaskIncrementTick+0x160>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3301      	adds	r3, #1
 80027a4:	4a3e      	ldr	r2, [pc, #248]	@ (80028a0 <xTaskIncrementTick+0x160>)
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	f000 f988 	bl	8002abc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80027ac:	4b3d      	ldr	r3, [pc, #244]	@ (80028a4 <xTaskIncrementTick+0x164>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d34c      	bcc.n	8002850 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027b6:	4b38      	ldr	r3, [pc, #224]	@ (8002898 <xTaskIncrementTick+0x158>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d104      	bne.n	80027ca <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027c0:	4b38      	ldr	r3, [pc, #224]	@ (80028a4 <xTaskIncrementTick+0x164>)
 80027c2:	f04f 32ff 	mov.w	r2, #4294967295
 80027c6:	601a      	str	r2, [r3, #0]
                    break;
 80027c8:	e042      	b.n	8002850 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027ca:	4b33      	ldr	r3, [pc, #204]	@ (8002898 <xTaskIncrementTick+0x158>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d203      	bcs.n	80027ea <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80027e2:	4a30      	ldr	r2, [pc, #192]	@ (80028a4 <xTaskIncrementTick+0x164>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80027e8:	e032      	b.n	8002850 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	3304      	adds	r3, #4
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fcf9 	bl	80021e6 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d004      	beq.n	8002806 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3318      	adds	r3, #24
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff fcf0 	bl	80021e6 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	4618      	mov	r0, r3
 800280a:	f002 fb4d 	bl	8004ea8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	2201      	movs	r2, #1
 8002814:	409a      	lsls	r2, r3
 8002816:	4b24      	ldr	r3, [pc, #144]	@ (80028a8 <xTaskIncrementTick+0x168>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4313      	orrs	r3, r2
 800281c:	4a22      	ldr	r2, [pc, #136]	@ (80028a8 <xTaskIncrementTick+0x168>)
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4a1f      	ldr	r2, [pc, #124]	@ (80028ac <xTaskIncrementTick+0x16c>)
 800282e:	441a      	add	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	3304      	adds	r3, #4
 8002834:	4619      	mov	r1, r3
 8002836:	4610      	mov	r0, r2
 8002838:	f7ff fcb1 	bl	800219e <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002840:	4b1b      	ldr	r3, [pc, #108]	@ (80028b0 <xTaskIncrementTick+0x170>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002846:	429a      	cmp	r2, r3
 8002848:	d3b5      	bcc.n	80027b6 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800284a:	2301      	movs	r3, #1
 800284c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800284e:	e7b2      	b.n	80027b6 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002850:	4b17      	ldr	r3, [pc, #92]	@ (80028b0 <xTaskIncrementTick+0x170>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002856:	4915      	ldr	r1, [pc, #84]	@ (80028ac <xTaskIncrementTick+0x16c>)
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d901      	bls.n	800286c <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 8002868:	2301      	movs	r3, #1
 800286a:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800286c:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <xTaskIncrementTick+0x174>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d007      	beq.n	8002884 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 8002874:	2301      	movs	r3, #1
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	e004      	b.n	8002884 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800287a:	4b0f      	ldr	r3, [pc, #60]	@ (80028b8 <xTaskIncrementTick+0x178>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	4a0d      	ldr	r2, [pc, #52]	@ (80028b8 <xTaskIncrementTick+0x178>)
 8002882:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002884:	697b      	ldr	r3, [r7, #20]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000188 	.word	0x20000188
 8002894:	20000164 	.word	0x20000164
 8002898:	20000118 	.word	0x20000118
 800289c:	2000011c 	.word	0x2000011c
 80028a0:	20000178 	.word	0x20000178
 80028a4:	20000180 	.word	0x20000180
 80028a8:	20000168 	.word	0x20000168
 80028ac:	2000008c 	.word	0x2000008c
 80028b0:	20000088 	.word	0x20000088
 80028b4:	20000174 	.word	0x20000174
 80028b8:	20000170 	.word	0x20000170

080028bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002978 <vTaskSwitchContext+0xbc>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80028ca:	4b2c      	ldr	r3, [pc, #176]	@ (800297c <vTaskSwitchContext+0xc0>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80028d0:	e04e      	b.n	8002970 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 80028d2:	4b2a      	ldr	r3, [pc, #168]	@ (800297c <vTaskSwitchContext+0xc0>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028d8:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <vTaskSwitchContext+0xc4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80028e6:	7afb      	ldrb	r3, [r7, #11]
 80028e8:	f1c3 031f 	rsb	r3, r3, #31
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	4925      	ldr	r1, [pc, #148]	@ (8002984 <vTaskSwitchContext+0xc8>)
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	4613      	mov	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10b      	bne.n	800291a <vTaskSwitchContext+0x5e>
        __asm volatile
 8002902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002906:	f383 8811 	msr	BASEPRI, r3
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	607b      	str	r3, [r7, #4]
    }
 8002914:	bf00      	nop
 8002916:	bf00      	nop
 8002918:	e7fd      	b.n	8002916 <vTaskSwitchContext+0x5a>
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	4613      	mov	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <vTaskSwitchContext+0xc8>)
 8002926:	4413      	add	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	3308      	adds	r3, #8
 800293c:	429a      	cmp	r2, r3
 800293e:	d104      	bne.n	800294a <vTaskSwitchContext+0x8e>
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	4a0d      	ldr	r2, [pc, #52]	@ (8002988 <vTaskSwitchContext+0xcc>)
 8002952:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <vTaskSwitchContext+0xcc>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b0c      	ldr	r3, [pc, #48]	@ (800298c <vTaskSwitchContext+0xd0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d102      	bne.n	8002966 <vTaskSwitchContext+0xaa>
 8002960:	f002 fa02 	bl	8004d68 <SEGGER_SYSVIEW_OnIdle>
}
 8002964:	e004      	b.n	8002970 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <vTaskSwitchContext+0xcc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f002 fa5a 	bl	8004e24 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002970:	bf00      	nop
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20000188 	.word	0x20000188
 800297c:	20000174 	.word	0x20000174
 8002980:	20000168 	.word	0x20000168
 8002984:	2000008c 	.word	0x2000008c
 8002988:	20000088 	.word	0x20000088
 800298c:	20000184 	.word	0x20000184

08002990 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002998:	f000 f852 	bl	8002a40 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800299c:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <prvIdleTask+0x28>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d9f9      	bls.n	8002998 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80029a4:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <prvIdleTask+0x2c>)
 80029a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	f3bf 8f4f 	dsb	sy
 80029b0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80029b4:	e7f0      	b.n	8002998 <prvIdleTask+0x8>
 80029b6:	bf00      	nop
 80029b8:	2000008c 	.word	0x2000008c
 80029bc:	e000ed04 	.word	0xe000ed04

080029c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029c6:	2300      	movs	r3, #0
 80029c8:	607b      	str	r3, [r7, #4]
 80029ca:	e00c      	b.n	80029e6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4a12      	ldr	r2, [pc, #72]	@ (8002a20 <prvInitialiseTaskLists+0x60>)
 80029d8:	4413      	add	r3, r2
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fbb2 	bl	8002144 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3301      	adds	r3, #1
 80029e4:	607b      	str	r3, [r7, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d9ef      	bls.n	80029cc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029ec:	480d      	ldr	r0, [pc, #52]	@ (8002a24 <prvInitialiseTaskLists+0x64>)
 80029ee:	f7ff fba9 	bl	8002144 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80029f2:	480d      	ldr	r0, [pc, #52]	@ (8002a28 <prvInitialiseTaskLists+0x68>)
 80029f4:	f7ff fba6 	bl	8002144 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80029f8:	480c      	ldr	r0, [pc, #48]	@ (8002a2c <prvInitialiseTaskLists+0x6c>)
 80029fa:	f7ff fba3 	bl	8002144 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80029fe:	480c      	ldr	r0, [pc, #48]	@ (8002a30 <prvInitialiseTaskLists+0x70>)
 8002a00:	f7ff fba0 	bl	8002144 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002a04:	480b      	ldr	r0, [pc, #44]	@ (8002a34 <prvInitialiseTaskLists+0x74>)
 8002a06:	f7ff fb9d 	bl	8002144 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <prvInitialiseTaskLists+0x78>)
 8002a0c:	4a05      	ldr	r2, [pc, #20]	@ (8002a24 <prvInitialiseTaskLists+0x64>)
 8002a0e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a10:	4b0a      	ldr	r3, [pc, #40]	@ (8002a3c <prvInitialiseTaskLists+0x7c>)
 8002a12:	4a05      	ldr	r2, [pc, #20]	@ (8002a28 <prvInitialiseTaskLists+0x68>)
 8002a14:	601a      	str	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	2000008c 	.word	0x2000008c
 8002a24:	200000f0 	.word	0x200000f0
 8002a28:	20000104 	.word	0x20000104
 8002a2c:	20000120 	.word	0x20000120
 8002a30:	20000134 	.word	0x20000134
 8002a34:	2000014c 	.word	0x2000014c
 8002a38:	20000118 	.word	0x20000118
 8002a3c:	2000011c 	.word	0x2000011c

08002a40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a46:	e019      	b.n	8002a7c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a48:	f000 f988 	bl	8002d5c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a4c:	4b10      	ldr	r3, [pc, #64]	@ (8002a90 <prvCheckTasksWaitingTermination+0x50>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3304      	adds	r3, #4
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff fbc4 	bl	80021e6 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a94 <prvCheckTasksWaitingTermination+0x54>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	4a0b      	ldr	r2, [pc, #44]	@ (8002a94 <prvCheckTasksWaitingTermination+0x54>)
 8002a66:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <prvCheckTasksWaitingTermination+0x58>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a98 <prvCheckTasksWaitingTermination+0x58>)
 8002a70:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a72:	f000 f9a5 	bl	8002dc0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f810 	bl	8002a9c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a7c:	4b06      	ldr	r3, [pc, #24]	@ (8002a98 <prvCheckTasksWaitingTermination+0x58>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1e1      	bne.n	8002a48 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000134 	.word	0x20000134
 8002a94:	20000160 	.word	0x20000160
 8002a98:	20000148 	.word	0x20000148

08002a9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 fb6b 	bl	8003184 <vPortFree>
                vPortFree( pxTCB );
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 fb68 	bl	8003184 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002ab4:	bf00      	nop
 8002ab6:	3708      	adds	r7, #8
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8002aec <prvResetNextTaskUnblockTime+0x30>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d104      	bne.n	8002ad4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <prvResetNextTaskUnblockTime+0x34>)
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002ad2:	e005      	b.n	8002ae0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ad4:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <prvResetNextTaskUnblockTime+0x30>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a04      	ldr	r2, [pc, #16]	@ (8002af0 <prvResetNextTaskUnblockTime+0x34>)
 8002ade:	6013      	str	r3, [r2, #0]
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	20000118 	.word	0x20000118
 8002af0:	20000180 	.word	0x20000180

08002af4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	3b04      	subs	r3, #4
 8002b04:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3b04      	subs	r3, #4
 8002b12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f023 0201 	bic.w	r2, r3, #1
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	3b04      	subs	r3, #4
 8002b22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002b24:	4a0c      	ldr	r2, [pc, #48]	@ (8002b58 <pxPortInitialiseStack+0x64>)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	3b14      	subs	r3, #20
 8002b2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3b04      	subs	r3, #4
 8002b3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f06f 0202 	mvn.w	r2, #2
 8002b42:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	3b20      	subs	r3, #32
 8002b48:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	08002b5d 	.word	0x08002b5d

08002b5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002b66:	4b13      	ldr	r3, [pc, #76]	@ (8002bb4 <prvTaskExitError+0x58>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6e:	d00b      	beq.n	8002b88 <prvTaskExitError+0x2c>
        __asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	60fb      	str	r3, [r7, #12]
    }
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <prvTaskExitError+0x28>
        __asm volatile
 8002b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b8c:	f383 8811 	msr	BASEPRI, r3
 8002b90:	f3bf 8f6f 	isb	sy
 8002b94:	f3bf 8f4f 	dsb	sy
 8002b98:	60bb      	str	r3, [r7, #8]
    }
 8002b9a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002b9c:	bf00      	nop
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0fc      	beq.n	8002b9e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	2000000c 	.word	0x2000000c
	...

08002bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002bc0:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <pxCurrentTCBConst2>)
 8002bc2:	6819      	ldr	r1, [r3, #0]
 8002bc4:	6808      	ldr	r0, [r1, #0]
 8002bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bca:	f380 8809 	msr	PSP, r0
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	f04f 0000 	mov.w	r0, #0
 8002bd6:	f380 8811 	msr	BASEPRI, r0
 8002bda:	4770      	bx	lr
 8002bdc:	f3af 8000 	nop.w

08002be0 <pxCurrentTCBConst2>:
 8002be0:	20000088 	.word	0x20000088
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002be4:	bf00      	nop
 8002be6:	bf00      	nop

08002be8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002be8:	4808      	ldr	r0, [pc, #32]	@ (8002c0c <prvPortStartFirstTask+0x24>)
 8002bea:	6800      	ldr	r0, [r0, #0]
 8002bec:	6800      	ldr	r0, [r0, #0]
 8002bee:	f380 8808 	msr	MSP, r0
 8002bf2:	f04f 0000 	mov.w	r0, #0
 8002bf6:	f380 8814 	msr	CONTROL, r0
 8002bfa:	b662      	cpsie	i
 8002bfc:	b661      	cpsie	f
 8002bfe:	f3bf 8f4f 	dsb	sy
 8002c02:	f3bf 8f6f 	isb	sy
 8002c06:	df00      	svc	0
 8002c08:	bf00      	nop
 8002c0a:	0000      	.short	0x0000
 8002c0c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop

08002c14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c1a:	4b47      	ldr	r3, [pc, #284]	@ (8002d38 <xPortStartScheduler+0x124>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a47      	ldr	r2, [pc, #284]	@ (8002d3c <xPortStartScheduler+0x128>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d10b      	bne.n	8002c3c <xPortStartScheduler+0x28>
        __asm volatile
 8002c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c28:	f383 8811 	msr	BASEPRI, r3
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	f3bf 8f4f 	dsb	sy
 8002c34:	60fb      	str	r3, [r7, #12]
    }
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d38 <xPortStartScheduler+0x124>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a3f      	ldr	r2, [pc, #252]	@ (8002d40 <xPortStartScheduler+0x12c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d10b      	bne.n	8002c5e <xPortStartScheduler+0x4a>
        __asm volatile
 8002c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c4a:	f383 8811 	msr	BASEPRI, r3
 8002c4e:	f3bf 8f6f 	isb	sy
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	613b      	str	r3, [r7, #16]
    }
 8002c58:	bf00      	nop
 8002c5a:	bf00      	nop
 8002c5c:	e7fd      	b.n	8002c5a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c5e:	4b39      	ldr	r3, [pc, #228]	@ (8002d44 <xPortStartScheduler+0x130>)
 8002c60:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	22ff      	movs	r2, #255	@ 0xff
 8002c6e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c78:	78fb      	ldrb	r3, [r7, #3]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4b31      	ldr	r3, [pc, #196]	@ (8002d48 <xPortStartScheduler+0x134>)
 8002c84:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c86:	4b31      	ldr	r3, [pc, #196]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002c88:	2207      	movs	r2, #7
 8002c8a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c8c:	e009      	b.n	8002ca2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	4a2d      	ldr	r2, [pc, #180]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002c96:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002caa:	2b80      	cmp	r3, #128	@ 0x80
 8002cac:	d0ef      	beq.n	8002c8e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002cae:	4b27      	ldr	r3, [pc, #156]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f1c3 0307 	rsb	r3, r3, #7
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d00b      	beq.n	8002cd2 <xPortStartScheduler+0xbe>
        __asm volatile
 8002cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cbe:	f383 8811 	msr	BASEPRI, r3
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	f3bf 8f4f 	dsb	sy
 8002cca:	60bb      	str	r3, [r7, #8]
    }
 8002ccc:	bf00      	nop
 8002cce:	bf00      	nop
 8002cd0:	e7fd      	b.n	8002cce <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	021b      	lsls	r3, r3, #8
 8002cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002cda:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ce4:	4a19      	ldr	r2, [pc, #100]	@ (8002d4c <xPortStartScheduler+0x138>)
 8002ce6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	b2da      	uxtb	r2, r3
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002cf0:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <xPortStartScheduler+0x13c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a16      	ldr	r2, [pc, #88]	@ (8002d50 <xPortStartScheduler+0x13c>)
 8002cf6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cfa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002cfc:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <xPortStartScheduler+0x13c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a13      	ldr	r2, [pc, #76]	@ (8002d50 <xPortStartScheduler+0x13c>)
 8002d02:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002d06:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002d08:	f000 f8e8 	bl	8002edc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002d0c:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <xPortStartScheduler+0x140>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002d12:	f000 f907 	bl	8002f24 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d16:	4b10      	ldr	r3, [pc, #64]	@ (8002d58 <xPortStartScheduler+0x144>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a0f      	ldr	r2, [pc, #60]	@ (8002d58 <xPortStartScheduler+0x144>)
 8002d1c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002d20:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002d22:	f7ff ff61 	bl	8002be8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002d26:	f7ff fdc9 	bl	80028bc <vTaskSwitchContext>
    prvTaskExitError();
 8002d2a:	f7ff ff17 	bl	8002b5c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	e000ed00 	.word	0xe000ed00
 8002d3c:	410fc271 	.word	0x410fc271
 8002d40:	410fc270 	.word	0x410fc270
 8002d44:	e000e400 	.word	0xe000e400
 8002d48:	2000018c 	.word	0x2000018c
 8002d4c:	20000190 	.word	0x20000190
 8002d50:	e000ed20 	.word	0xe000ed20
 8002d54:	2000000c 	.word	0x2000000c
 8002d58:	e000ef34 	.word	0xe000ef34

08002d5c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
        __asm volatile
 8002d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	607b      	str	r3, [r7, #4]
    }
 8002d74:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002d76:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <vPortEnterCritical+0x5c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002db8 <vPortEnterCritical+0x5c>)
 8002d7e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002d80:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <vPortEnterCritical+0x5c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d110      	bne.n	8002daa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002d88:	4b0c      	ldr	r3, [pc, #48]	@ (8002dbc <vPortEnterCritical+0x60>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00b      	beq.n	8002daa <vPortEnterCritical+0x4e>
        __asm volatile
 8002d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d96:	f383 8811 	msr	BASEPRI, r3
 8002d9a:	f3bf 8f6f 	isb	sy
 8002d9e:	f3bf 8f4f 	dsb	sy
 8002da2:	603b      	str	r3, [r7, #0]
    }
 8002da4:	bf00      	nop
 8002da6:	bf00      	nop
 8002da8:	e7fd      	b.n	8002da6 <vPortEnterCritical+0x4a>
    }
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	2000000c 	.word	0x2000000c
 8002dbc:	e000ed04 	.word	0xe000ed04

08002dc0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002dc6:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <vPortExitCritical+0x50>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10b      	bne.n	8002de6 <vPortExitCritical+0x26>
        __asm volatile
 8002dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd2:	f383 8811 	msr	BASEPRI, r3
 8002dd6:	f3bf 8f6f 	isb	sy
 8002dda:	f3bf 8f4f 	dsb	sy
 8002dde:	607b      	str	r3, [r7, #4]
    }
 8002de0:	bf00      	nop
 8002de2:	bf00      	nop
 8002de4:	e7fd      	b.n	8002de2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002de6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <vPortExitCritical+0x50>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	4a08      	ldr	r2, [pc, #32]	@ (8002e10 <vPortExitCritical+0x50>)
 8002dee:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <vPortExitCritical+0x50>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d105      	bne.n	8002e04 <vPortExitCritical+0x44>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002e02:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	2000000c 	.word	0x2000000c
	...

08002e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002e20:	f3ef 8009 	mrs	r0, PSP
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	4b15      	ldr	r3, [pc, #84]	@ (8002e80 <pxCurrentTCBConst>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f01e 0f10 	tst.w	lr, #16
 8002e30:	bf08      	it	eq
 8002e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e3a:	6010      	str	r0, [r2, #0]
 8002e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002e44:	f380 8811 	msr	BASEPRI, r0
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f7ff fd34 	bl	80028bc <vTaskSwitchContext>
 8002e54:	f04f 0000 	mov.w	r0, #0
 8002e58:	f380 8811 	msr	BASEPRI, r0
 8002e5c:	bc09      	pop	{r0, r3}
 8002e5e:	6819      	ldr	r1, [r3, #0]
 8002e60:	6808      	ldr	r0, [r1, #0]
 8002e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e66:	f01e 0f10 	tst.w	lr, #16
 8002e6a:	bf08      	it	eq
 8002e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002e70:	f380 8809 	msr	PSP, r0
 8002e74:	f3bf 8f6f 	isb	sy
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	f3af 8000 	nop.w

08002e80 <pxCurrentTCBConst>:
 8002e80:	20000088 	.word	0x20000088
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop

08002e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
        __asm volatile
 8002e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	607b      	str	r3, [r7, #4]
    }
 8002ea0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8002ea2:	f001 fee7 	bl	8004c74 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002ea6:	f7ff fc4b 	bl	8002740 <xTaskIncrementTick>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8002eb0:	f001 ff3e 	bl	8004d30 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <SysTick_Handler+0x50>)
 8002eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	e001      	b.n	8002ec2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8002ebe:	f001 ff1b 	bl	8004cf8 <SEGGER_SYSVIEW_RecordExitISR>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	f383 8811 	msr	BASEPRI, r3
    }
 8002ecc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8002f10 <vPortSetupTimerInterrupt+0x34>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <vPortSetupTimerInterrupt+0x38>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002eec:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <vPortSetupTimerInterrupt+0x3c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8002f1c <vPortSetupTimerInterrupt+0x40>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	099b      	lsrs	r3, r3, #6
 8002ef8:	4a09      	ldr	r2, [pc, #36]	@ (8002f20 <vPortSetupTimerInterrupt+0x44>)
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002efe:	4b04      	ldr	r3, [pc, #16]	@ (8002f10 <vPortSetupTimerInterrupt+0x34>)
 8002f00:	2207      	movs	r2, #7
 8002f02:	601a      	str	r2, [r3, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	e000e010 	.word	0xe000e010
 8002f14:	e000e018 	.word	0xe000e018
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	10624dd3 	.word	0x10624dd3
 8002f20:	e000e014 	.word	0xe000e014

08002f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002f24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002f34 <vPortEnableVFP+0x10>
 8002f28:	6801      	ldr	r1, [r0, #0]
 8002f2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002f2e:	6001      	str	r1, [r0, #0]
 8002f30:	4770      	bx	lr
 8002f32:	0000      	.short	0x0000
 8002f34:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop

08002f3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002f42:	f3ef 8305 	mrs	r3, IPSR
 8002f46:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2b0f      	cmp	r3, #15
 8002f4c:	d915      	bls.n	8002f7a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002f4e:	4a18      	ldr	r2, [pc, #96]	@ (8002fb0 <vPortValidateInterruptPriority+0x74>)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4413      	add	r3, r2
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002f58:	4b16      	ldr	r3, [pc, #88]	@ (8002fb4 <vPortValidateInterruptPriority+0x78>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	7afa      	ldrb	r2, [r7, #11]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d20b      	bcs.n	8002f7a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8002f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f66:	f383 8811 	msr	BASEPRI, r3
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	f3bf 8f4f 	dsb	sy
 8002f72:	607b      	str	r3, [r7, #4]
    }
 8002f74:	bf00      	nop
 8002f76:	bf00      	nop
 8002f78:	e7fd      	b.n	8002f76 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb8 <vPortValidateInterruptPriority+0x7c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <vPortValidateInterruptPriority+0x80>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d90b      	bls.n	8002fa2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 8002f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	603b      	str	r3, [r7, #0]
    }
 8002f9c:	bf00      	nop
 8002f9e:	bf00      	nop
 8002fa0:	e7fd      	b.n	8002f9e <vPortValidateInterruptPriority+0x62>
    }
 8002fa2:	bf00      	nop
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	e000e3f0 	.word	0xe000e3f0
 8002fb4:	2000018c 	.word	0x2000018c
 8002fb8:	e000ed0c 	.word	0xe000ed0c
 8002fbc:	20000190 	.word	0x20000190

08002fc0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08a      	sub	sp, #40	@ 0x28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002fcc:	f7ff faf6 	bl	80025bc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002fd0:	4b66      	ldr	r3, [pc, #408]	@ (800316c <pvPortMalloc+0x1ac>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002fd8:	f000 f938 	bl	800324c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002fdc:	4b64      	ldr	r3, [pc, #400]	@ (8003170 <pvPortMalloc+0x1b0>)
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f040 80a9 	bne.w	800313c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d02e      	beq.n	800304e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002ff0:	2208      	movs	r2, #8
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d228      	bcs.n	800304e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4413      	add	r3, r2
 8003002:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	2b00      	cmp	r3, #0
 800300c:	d022      	beq.n	8003054 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f023 0307 	bic.w	r3, r3, #7
 8003014:	3308      	adds	r3, #8
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	429a      	cmp	r2, r3
 800301a:	d215      	bcs.n	8003048 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f023 0307 	bic.w	r3, r3, #7
 8003022:	3308      	adds	r3, #8
 8003024:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	2b00      	cmp	r3, #0
 800302e:	d011      	beq.n	8003054 <pvPortMalloc+0x94>
        __asm volatile
 8003030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003034:	f383 8811 	msr	BASEPRI, r3
 8003038:	f3bf 8f6f 	isb	sy
 800303c:	f3bf 8f4f 	dsb	sy
 8003040:	617b      	str	r3, [r7, #20]
    }
 8003042:	bf00      	nop
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800304c:	e002      	b.n	8003054 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800304e:	2300      	movs	r3, #0
 8003050:	607b      	str	r3, [r7, #4]
 8003052:	e000      	b.n	8003056 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003054:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d06f      	beq.n	800313c <pvPortMalloc+0x17c>
 800305c:	4b45      	ldr	r3, [pc, #276]	@ (8003174 <pvPortMalloc+0x1b4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	429a      	cmp	r2, r3
 8003064:	d86a      	bhi.n	800313c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003066:	4b44      	ldr	r3, [pc, #272]	@ (8003178 <pvPortMalloc+0x1b8>)
 8003068:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800306a:	4b43      	ldr	r3, [pc, #268]	@ (8003178 <pvPortMalloc+0x1b8>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003070:	e004      	b.n	800307c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800307c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	429a      	cmp	r2, r3
 8003084:	d903      	bls.n	800308e <pvPortMalloc+0xce>
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f1      	bne.n	8003072 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800308e:	4b37      	ldr	r3, [pc, #220]	@ (800316c <pvPortMalloc+0x1ac>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003094:	429a      	cmp	r2, r3
 8003096:	d051      	beq.n	800313c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2208      	movs	r2, #8
 800309e:	4413      	add	r3, r2
 80030a0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	1ad2      	subs	r2, r2, r3
 80030b2:	2308      	movs	r3, #8
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d920      	bls.n	80030fc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4413      	add	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00b      	beq.n	80030e4 <pvPortMalloc+0x124>
        __asm volatile
 80030cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d0:	f383 8811 	msr	BASEPRI, r3
 80030d4:	f3bf 8f6f 	isb	sy
 80030d8:	f3bf 8f4f 	dsb	sy
 80030dc:	613b      	str	r3, [r7, #16]
    }
 80030de:	bf00      	nop
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	1ad2      	subs	r2, r2, r3
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80030f6:	69b8      	ldr	r0, [r7, #24]
 80030f8:	f000 f90a 	bl	8003310 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80030fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <pvPortMalloc+0x1b4>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	4a1b      	ldr	r2, [pc, #108]	@ (8003174 <pvPortMalloc+0x1b4>)
 8003108:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800310a:	4b1a      	ldr	r3, [pc, #104]	@ (8003174 <pvPortMalloc+0x1b4>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <pvPortMalloc+0x1bc>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d203      	bcs.n	800311e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003116:	4b17      	ldr	r3, [pc, #92]	@ (8003174 <pvPortMalloc+0x1b4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a18      	ldr	r2, [pc, #96]	@ (800317c <pvPortMalloc+0x1bc>)
 800311c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	4b13      	ldr	r3, [pc, #76]	@ (8003170 <pvPortMalloc+0x1b0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	431a      	orrs	r2, r3
 8003128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003132:	4b13      	ldr	r3, [pc, #76]	@ (8003180 <pvPortMalloc+0x1c0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	3301      	adds	r3, #1
 8003138:	4a11      	ldr	r2, [pc, #68]	@ (8003180 <pvPortMalloc+0x1c0>)
 800313a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800313c:	f7ff fa4c 	bl	80025d8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f003 0307 	and.w	r3, r3, #7
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00b      	beq.n	8003162 <pvPortMalloc+0x1a2>
        __asm volatile
 800314a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800314e:	f383 8811 	msr	BASEPRI, r3
 8003152:	f3bf 8f6f 	isb	sy
 8003156:	f3bf 8f4f 	dsb	sy
 800315a:	60fb      	str	r3, [r7, #12]
    }
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	e7fd      	b.n	800315e <pvPortMalloc+0x19e>
    return pvReturn;
 8003162:	69fb      	ldr	r3, [r7, #28]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3728      	adds	r7, #40	@ 0x28
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20012d9c 	.word	0x20012d9c
 8003170:	20012db0 	.word	0x20012db0
 8003174:	20012da0 	.word	0x20012da0
 8003178:	20012d94 	.word	0x20012d94
 800317c:	20012da4 	.word	0x20012da4
 8003180:	20012da8 	.word	0x20012da8

08003184 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d04f      	beq.n	8003236 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003196:	2308      	movs	r3, #8
 8003198:	425b      	negs	r3, r3
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4413      	add	r3, r2
 800319e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4b25      	ldr	r3, [pc, #148]	@ (8003240 <vPortFree+0xbc>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <vPortFree+0x46>
        __asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	60fb      	str	r3, [r7, #12]
    }
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	e7fd      	b.n	80031c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <vPortFree+0x66>
        __asm volatile
 80031d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	60bb      	str	r3, [r7, #8]
    }
 80031e4:	bf00      	nop
 80031e6:	bf00      	nop
 80031e8:	e7fd      	b.n	80031e6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	4b14      	ldr	r3, [pc, #80]	@ (8003240 <vPortFree+0xbc>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d01e      	beq.n	8003236 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d11a      	bne.n	8003236 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	4b0e      	ldr	r3, [pc, #56]	@ (8003240 <vPortFree+0xbc>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	43db      	mvns	r3, r3
 800320a:	401a      	ands	r2, r3
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003210:	f7ff f9d4 	bl	80025bc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4b0a      	ldr	r3, [pc, #40]	@ (8003244 <vPortFree+0xc0>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4413      	add	r3, r2
 800321e:	4a09      	ldr	r2, [pc, #36]	@ (8003244 <vPortFree+0xc0>)
 8003220:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003222:	6938      	ldr	r0, [r7, #16]
 8003224:	f000 f874 	bl	8003310 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003228:	4b07      	ldr	r3, [pc, #28]	@ (8003248 <vPortFree+0xc4>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3301      	adds	r3, #1
 800322e:	4a06      	ldr	r2, [pc, #24]	@ (8003248 <vPortFree+0xc4>)
 8003230:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003232:	f7ff f9d1 	bl	80025d8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	20012db0 	.word	0x20012db0
 8003244:	20012da0 	.word	0x20012da0
 8003248:	20012dac 	.word	0x20012dac

0800324c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003252:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003256:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003258:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <prvHeapInit+0xac>)
 800325a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00c      	beq.n	8003280 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3307      	adds	r3, #7
 800326a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f023 0307 	bic.w	r3, r3, #7
 8003272:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	4a1f      	ldr	r2, [pc, #124]	@ (80032f8 <prvHeapInit+0xac>)
 800327c:	4413      	add	r3, r2
 800327e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003284:	4a1d      	ldr	r2, [pc, #116]	@ (80032fc <prvHeapInit+0xb0>)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800328a:	4b1c      	ldr	r3, [pc, #112]	@ (80032fc <prvHeapInit+0xb0>)
 800328c:	2200      	movs	r2, #0
 800328e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	4413      	add	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003298:	2208      	movs	r2, #8
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	1a9b      	subs	r3, r3, r2
 800329e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f023 0307 	bic.w	r3, r3, #7
 80032a6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4a15      	ldr	r2, [pc, #84]	@ (8003300 <prvHeapInit+0xb4>)
 80032ac:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80032ae:	4b14      	ldr	r3, [pc, #80]	@ (8003300 <prvHeapInit+0xb4>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2200      	movs	r2, #0
 80032b4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80032b6:	4b12      	ldr	r3, [pc, #72]	@ (8003300 <prvHeapInit+0xb4>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	1ad2      	subs	r2, r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80032cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <prvHeapInit+0xb4>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003304 <prvHeapInit+0xb8>)
 80032da:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	4a09      	ldr	r2, [pc, #36]	@ (8003308 <prvHeapInit+0xbc>)
 80032e2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80032e4:	4b09      	ldr	r3, [pc, #36]	@ (800330c <prvHeapInit+0xc0>)
 80032e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	bf00      	nop
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	20000194 	.word	0x20000194
 80032fc:	20012d94 	.word	0x20012d94
 8003300:	20012d9c 	.word	0x20012d9c
 8003304:	20012da4 	.word	0x20012da4
 8003308:	20012da0 	.word	0x20012da0
 800330c:	20012db0 	.word	0x20012db0

08003310 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003318:	4b28      	ldr	r3, [pc, #160]	@ (80033bc <prvInsertBlockIntoFreeList+0xac>)
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e002      	b.n	8003324 <prvInsertBlockIntoFreeList+0x14>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	429a      	cmp	r2, r3
 800332c:	d8f7      	bhi.n	800331e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	4413      	add	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	d108      	bne.n	8003352 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	441a      	add	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	441a      	add	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d118      	bne.n	8003398 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4b15      	ldr	r3, [pc, #84]	@ (80033c0 <prvInsertBlockIntoFreeList+0xb0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d00d      	beq.n	800338e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	441a      	add	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	e008      	b.n	80033a0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800338e:	4b0c      	ldr	r3, [pc, #48]	@ (80033c0 <prvInsertBlockIntoFreeList+0xb0>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	e003      	b.n	80033a0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d002      	beq.n	80033ae <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80033ae:	bf00      	nop
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	20012d94 	.word	0x20012d94
 80033c0:	20012d9c 	.word	0x20012d9c

080033c4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80033c8:	4803      	ldr	r0, [pc, #12]	@ (80033d8 <_cbSendSystemDesc+0x14>)
 80033ca:	f001 fbfd 	bl	8004bc8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80033ce:	4803      	ldr	r0, [pc, #12]	@ (80033dc <_cbSendSystemDesc+0x18>)
 80033d0:	f001 fbfa 	bl	8004bc8 <SEGGER_SYSVIEW_SendSysDesc>
}
 80033d4:	bf00      	nop
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	080052bc 	.word	0x080052bc
 80033dc:	08005300 	.word	0x08005300

080033e0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80033e4:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <SEGGER_SYSVIEW_Conf+0x20>)
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <SEGGER_SYSVIEW_Conf+0x20>)
 80033ea:	6819      	ldr	r1, [r3, #0]
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <SEGGER_SYSVIEW_Conf+0x24>)
 80033ee:	4a06      	ldr	r2, [pc, #24]	@ (8003408 <SEGGER_SYSVIEW_Conf+0x28>)
 80033f0:	f001 f86e 	bl	80044d0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80033f4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80033f8:	f001 f8ae 	bl	8004558 <SEGGER_SYSVIEW_SetRAMBase>
}
 80033fc:	bf00      	nop
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000000 	.word	0x20000000
 8003404:	080033c5 	.word	0x080033c5
 8003408:	080053a4 	.word	0x080053a4

0800340c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800340c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800340e:	b085      	sub	sp, #20
 8003410:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003412:	2300      	movs	r3, #0
 8003414:	607b      	str	r3, [r7, #4]
 8003416:	e033      	b.n	8003480 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003418:	491e      	ldr	r1, [pc, #120]	@ (8003494 <_cbSendTaskList+0x88>)
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	4413      	add	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	6818      	ldr	r0, [r3, #0]
 8003428:	491a      	ldr	r1, [pc, #104]	@ (8003494 <_cbSendTaskList+0x88>)
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3304      	adds	r3, #4
 8003438:	6819      	ldr	r1, [r3, #0]
 800343a:	4c16      	ldr	r4, [pc, #88]	@ (8003494 <_cbSendTaskList+0x88>)
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4423      	add	r3, r4
 8003448:	3308      	adds	r3, #8
 800344a:	681c      	ldr	r4, [r3, #0]
 800344c:	4d11      	ldr	r5, [pc, #68]	@ (8003494 <_cbSendTaskList+0x88>)
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	442b      	add	r3, r5
 800345a:	330c      	adds	r3, #12
 800345c:	681d      	ldr	r5, [r3, #0]
 800345e:	4e0d      	ldr	r6, [pc, #52]	@ (8003494 <_cbSendTaskList+0x88>)
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4433      	add	r3, r6
 800346c:	3310      	adds	r3, #16
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	462b      	mov	r3, r5
 8003474:	4622      	mov	r2, r4
 8003476:	f000 f8bd 	bl	80035f4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	3301      	adds	r3, #1
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <_cbSendTaskList+0x8c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	429a      	cmp	r2, r3
 8003488:	d3c6      	bcc.n	8003418 <_cbSendTaskList+0xc>
  }
}
 800348a:	bf00      	nop
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003494:	20012db4 	.word	0x20012db4
 8003498:	20012e54 	.word	0x20012e54

0800349c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800349c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034a0:	b082      	sub	sp, #8
 80034a2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80034a4:	f7ff f93a 	bl	800271c <xTaskGetTickCountFromISR>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2200      	movs	r2, #0
 80034ac:	469a      	mov	sl, r3
 80034ae:	4693      	mov	fp, r2
 80034b0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80034b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	f04f 0a00 	mov.w	sl, #0
 80034c0:	f04f 0b00 	mov.w	fp, #0
 80034c4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80034c8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80034cc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80034d0:	4652      	mov	r2, sl
 80034d2:	465b      	mov	r3, fp
 80034d4:	1a14      	subs	r4, r2, r0
 80034d6:	eb63 0501 	sbc.w	r5, r3, r1
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	00ab      	lsls	r3, r5, #2
 80034e4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80034e8:	00a2      	lsls	r2, r4, #2
 80034ea:	4614      	mov	r4, r2
 80034ec:	461d      	mov	r5, r3
 80034ee:	eb14 0800 	adds.w	r8, r4, r0
 80034f2:	eb45 0901 	adc.w	r9, r5, r1
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	f04f 0300 	mov.w	r3, #0
 80034fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003502:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003506:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800350a:	4690      	mov	r8, r2
 800350c:	4699      	mov	r9, r3
 800350e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003512:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003524 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af02      	add	r7, sp, #8
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003532:	2205      	movs	r2, #5
 8003534:	492b      	ldr	r1, [pc, #172]	@ (80035e4 <SYSVIEW_AddTask+0xc0>)
 8003536:	68b8      	ldr	r0, [r7, #8]
 8003538:	f001 fe5e 	bl	80051f8 <memcmp>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d04b      	beq.n	80035da <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003542:	4b29      	ldr	r3, [pc, #164]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b07      	cmp	r3, #7
 8003548:	d903      	bls.n	8003552 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800354a:	4828      	ldr	r0, [pc, #160]	@ (80035ec <SYSVIEW_AddTask+0xc8>)
 800354c:	f001 fdca 	bl	80050e4 <SEGGER_SYSVIEW_Warn>
    return;
 8003550:	e044      	b.n	80035dc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003552:	4b25      	ldr	r3, [pc, #148]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	4926      	ldr	r1, [pc, #152]	@ (80035f0 <SYSVIEW_AddTask+0xcc>)
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003566:	4b20      	ldr	r3, [pc, #128]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	4921      	ldr	r1, [pc, #132]	@ (80035f0 <SYSVIEW_AddTask+0xcc>)
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	3304      	adds	r3, #4
 8003578:	68ba      	ldr	r2, [r7, #8]
 800357a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800357c:	4b1a      	ldr	r3, [pc, #104]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	491b      	ldr	r1, [pc, #108]	@ (80035f0 <SYSVIEW_AddTask+0xcc>)
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	3308      	adds	r3, #8
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003592:	4b15      	ldr	r3, [pc, #84]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	4916      	ldr	r1, [pc, #88]	@ (80035f0 <SYSVIEW_AddTask+0xcc>)
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	330c      	adds	r3, #12
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80035a8:	4b0f      	ldr	r3, [pc, #60]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4910      	ldr	r1, [pc, #64]	@ (80035f0 <SYSVIEW_AddTask+0xcc>)
 80035ae:	4613      	mov	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	3310      	adds	r3, #16
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80035be:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	4a08      	ldr	r2, [pc, #32]	@ (80035e8 <SYSVIEW_AddTask+0xc4>)
 80035c6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f80e 	bl	80035f4 <SYSVIEW_SendTaskInfo>
 80035d8:	e000      	b.n	80035dc <SYSVIEW_AddTask+0xb8>
    return;
 80035da:	bf00      	nop

}
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	08005310 	.word	0x08005310
 80035e8:	20012e54 	.word	0x20012e54
 80035ec:	08005318 	.word	0x08005318
 80035f0:	20012db4 	.word	0x20012db4

080035f4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	@ 0x28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003602:	f107 0314 	add.w	r3, r7, #20
 8003606:	2214      	movs	r2, #20
 8003608:	2100      	movs	r1, #0
 800360a:	4618      	mov	r0, r3
 800360c:	f001 fe04 	bl	8005218 <memset>
  TaskInfo.TaskID     = TaskID;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003624:	f107 0314 	add.w	r3, r7, #20
 8003628:	4618      	mov	r0, r3
 800362a:	f001 f9d5 	bl	80049d8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800362e:	bf00      	nop
 8003630:	3728      	adds	r7, #40	@ 0x28
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <__NVIC_EnableIRQ>:
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003646:	2b00      	cmp	r3, #0
 8003648:	db0b      	blt.n	8003662 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	f003 021f 	and.w	r2, r3, #31
 8003650:	4907      	ldr	r1, [pc, #28]	@ (8003670 <__NVIC_EnableIRQ+0x38>)
 8003652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003656:	095b      	lsrs	r3, r3, #5
 8003658:	2001      	movs	r0, #1
 800365a:	fa00 f202 	lsl.w	r2, r0, r2
 800365e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e000e100 	.word	0xe000e100

08003674 <__NVIC_SetPriority>:
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	6039      	str	r1, [r7, #0]
 800367e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003684:	2b00      	cmp	r3, #0
 8003686:	db0a      	blt.n	800369e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2da      	uxtb	r2, r3
 800368c:	490c      	ldr	r1, [pc, #48]	@ (80036c0 <__NVIC_SetPriority+0x4c>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	440b      	add	r3, r1
 8003698:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800369c:	e00a      	b.n	80036b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4908      	ldr	r1, [pc, #32]	@ (80036c4 <__NVIC_SetPriority+0x50>)
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	3b04      	subs	r3, #4
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	440b      	add	r3, r1
 80036b2:	761a      	strb	r2, [r3, #24]
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000e100 	.word	0xe000e100
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80036ce:	f001 fd65 	bl	800519c <SEGGER_SYSVIEW_IsStarted>
 80036d2:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80036da:	f001 f801 	bl	80046e0 <SEGGER_SYSVIEW_Start>
  }
}
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
	...

080036e8 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80036f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003724 <_cbOnUARTRx+0x3c>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d806      	bhi.n	8003708 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80036fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003724 <_cbOnUARTRx+0x3c>)
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	3301      	adds	r3, #1
 8003700:	b2da      	uxtb	r2, r3
 8003702:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <_cbOnUARTRx+0x3c>)
 8003704:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003706:	e009      	b.n	800371c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003708:	f7ff ffde 	bl	80036c8 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 800370c:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <_cbOnUARTRx+0x3c>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4618      	mov	r0, r3
 8003712:	1dfb      	adds	r3, r7, #7
 8003714:	2201      	movs	r2, #1
 8003716:	4619      	mov	r1, r3
 8003718:	f000 fb9a 	bl	8003e50 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 800371c:	bf00      	nop
}
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	20000010 	.word	0x20000010

08003728 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003730:	4b14      	ldr	r3, [pc, #80]	@ (8003784 <_cbOnUARTTx+0x5c>)
 8003732:	785b      	ldrb	r3, [r3, #1]
 8003734:	2b03      	cmp	r3, #3
 8003736:	d80f      	bhi.n	8003758 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003738:	4b12      	ldr	r3, [pc, #72]	@ (8003784 <_cbOnUARTTx+0x5c>)
 800373a:	785b      	ldrb	r3, [r3, #1]
 800373c:	461a      	mov	r2, r3
 800373e:	4b12      	ldr	r3, [pc, #72]	@ (8003788 <_cbOnUARTTx+0x60>)
 8003740:	5c9a      	ldrb	r2, [r3, r2]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003746:	4b0f      	ldr	r3, [pc, #60]	@ (8003784 <_cbOnUARTTx+0x5c>)
 8003748:	785b      	ldrb	r3, [r3, #1]
 800374a:	3301      	adds	r3, #1
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4b0d      	ldr	r3, [pc, #52]	@ (8003784 <_cbOnUARTTx+0x5c>)
 8003750:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003752:	2301      	movs	r3, #1
 8003754:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003756:	e00f      	b.n	8003778 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003758:	4b0a      	ldr	r3, [pc, #40]	@ (8003784 <_cbOnUARTTx+0x5c>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4618      	mov	r0, r3
 8003762:	f000 fa19 	bl	8003b98 <SEGGER_RTT_ReadUpBufferNoLock>
 8003766:	4603      	mov	r3, r0
 8003768:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	da02      	bge.n	8003776 <_cbOnUARTTx+0x4e>
    r = 0;
 8003770:	2300      	movs	r3, #0
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	e000      	b.n	8003778 <_cbOnUARTTx+0x50>
  }
Done:
 8003776:	bf00      	nop
  return r;
 8003778:	68fb      	ldr	r3, [r7, #12]
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	20000010 	.word	0x20000010
 8003788:	080053ac 	.word	0x080053ac

0800378c <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003794:	4a04      	ldr	r2, [pc, #16]	@ (80037a8 <SEGGER_UART_init+0x1c>)
 8003796:	4905      	ldr	r1, [pc, #20]	@ (80037ac <SEGGER_UART_init+0x20>)
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f863 	bl	8003864 <HIF_UART_Init>
}
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	080036e9 	.word	0x080036e9
 80037ac:	08003729 	.word	0x08003729

080037b0 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 80037b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003830 <USART2_IRQHandler+0x80>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 0320 	and.w	r3, r3, #32
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d011      	beq.n	80037ea <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80037c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003834 <USART2_IRQHandler+0x84>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 030b 	and.w	r3, r3, #11
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d108      	bne.n	80037ea <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80037d8:	4b17      	ldr	r3, [pc, #92]	@ (8003838 <USART2_IRQHandler+0x88>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d004      	beq.n	80037ea <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80037e0:	4b15      	ldr	r3, [pc, #84]	@ (8003838 <USART2_IRQHandler+0x88>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	79fa      	ldrb	r2, [r7, #7]
 80037e6:	4610      	mov	r0, r2
 80037e8:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d01a      	beq.n	800382a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80037f4:	4b11      	ldr	r3, [pc, #68]	@ (800383c <USART2_IRQHandler+0x8c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d015      	beq.n	8003828 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80037fc:	4b0f      	ldr	r3, [pc, #60]	@ (800383c <USART2_IRQHandler+0x8c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	1dfa      	adds	r2, r7, #7
 8003802:	4610      	mov	r0, r2
 8003804:	4798      	blx	r3
 8003806:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800380e:	4b0c      	ldr	r3, [pc, #48]	@ (8003840 <USART2_IRQHandler+0x90>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a0b      	ldr	r2, [pc, #44]	@ (8003840 <USART2_IRQHandler+0x90>)
 8003814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	e006      	b.n	800382a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 800381c:	4b04      	ldr	r3, [pc, #16]	@ (8003830 <USART2_IRQHandler+0x80>)
 800381e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003820:	79fa      	ldrb	r2, [r7, #7]
 8003822:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <USART2_IRQHandler+0x84>)
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	e000      	b.n	800382a <USART2_IRQHandler+0x7a>
      return;
 8003828:	bf00      	nop
    }
  }
}
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40004400 	.word	0x40004400
 8003834:	40004404 	.word	0x40004404
 8003838:	20012e58 	.word	0x20012e58
 800383c:	20012e5c 	.word	0x20012e5c
 8003840:	4000440c 	.word	0x4000440c

08003844 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003848:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a04      	ldr	r2, [pc, #16]	@ (8003860 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800384e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003852:	6013      	str	r3, [r2, #0]
}
 8003854:	bf00      	nop
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	4000440c 	.word	0x4000440c

08003864 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003870:	4b2e      	ldr	r3, [pc, #184]	@ (800392c <HIF_UART_Init+0xc8>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a2d      	ldr	r2, [pc, #180]	@ (800392c <HIF_UART_Init+0xc8>)
 8003876:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800387a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 800387c:	4b2c      	ldr	r3, [pc, #176]	@ (8003930 <HIF_UART_Init+0xcc>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a2b      	ldr	r2, [pc, #172]	@ (8003930 <HIF_UART_Init+0xcc>)
 8003882:	f043 0301 	orr.w	r3, r3, #1
 8003886:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003888:	4b2a      	ldr	r3, [pc, #168]	@ (8003934 <HIF_UART_Init+0xd0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003894:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800389c:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800389e:	4a25      	ldr	r2, [pc, #148]	@ (8003934 <HIF_UART_Init+0xd0>)
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 80038a4:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <HIF_UART_Init+0xd4>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038b0:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80038b8:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 80038ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003938 <HIF_UART_Init+0xd4>)
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 80038c0:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <HIF_UART_Init+0xd8>)
 80038c2:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 80038c6:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <HIF_UART_Init+0xdc>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80038ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003944 <HIF_UART_Init+0xe0>)
 80038d0:	2280      	movs	r2, #128	@ 0x80
 80038d2:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80038da:	4a1b      	ldr	r2, [pc, #108]	@ (8003948 <HIF_UART_Init+0xe4>)
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e2:	3301      	adds	r3, #1
 80038e4:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038f2:	d302      	bcc.n	80038fa <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80038f4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80038f8:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d004      	beq.n	800390a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	4a11      	ldr	r2, [pc, #68]	@ (800394c <HIF_UART_Init+0xe8>)
 8003906:	b29b      	uxth	r3, r3
 8003908:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 800390a:	4a11      	ldr	r2, [pc, #68]	@ (8003950 <HIF_UART_Init+0xec>)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003910:	4a10      	ldr	r2, [pc, #64]	@ (8003954 <HIF_UART_Init+0xf0>)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003916:	2106      	movs	r1, #6
 8003918:	2026      	movs	r0, #38	@ 0x26
 800391a:	f7ff feab 	bl	8003674 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 800391e:	2026      	movs	r0, #38	@ 0x26
 8003920:	f7ff fe8a 	bl	8003638 <__NVIC_EnableIRQ>
}
 8003924:	bf00      	nop
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40023840 	.word	0x40023840
 8003930:	40023830 	.word	0x40023830
 8003934:	40020020 	.word	0x40020020
 8003938:	40020000 	.word	0x40020000
 800393c:	4000440c 	.word	0x4000440c
 8003940:	40004410 	.word	0x40004410
 8003944:	40004414 	.word	0x40004414
 8003948:	0501bd00 	.word	0x0501bd00
 800394c:	40004408 	.word	0x40004408
 8003950:	20012e58 	.word	0x20012e58
 8003954:	20012e5c 	.word	0x20012e5c

08003958 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800395e:	4b24      	ldr	r3, [pc, #144]	@ (80039f0 <_DoInit+0x98>)
 8003960:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2203      	movs	r2, #3
 8003966:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2203      	movs	r2, #3
 800396c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a20      	ldr	r2, [pc, #128]	@ (80039f4 <_DoInit+0x9c>)
 8003972:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a20      	ldr	r2, [pc, #128]	@ (80039f8 <_DoInit+0xa0>)
 8003978:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003980:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a17      	ldr	r2, [pc, #92]	@ (80039f4 <_DoInit+0x9c>)
 8003998:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a17      	ldr	r2, [pc, #92]	@ (80039fc <_DoInit+0xa4>)
 800399e:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2210      	movs	r2, #16
 80039a4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3307      	adds	r3, #7
 80039bc:	4a10      	ldr	r2, [pc, #64]	@ (8003a00 <_DoInit+0xa8>)
 80039be:	6810      	ldr	r0, [r2, #0]
 80039c0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039c2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003a04 <_DoInit+0xac>)
 80039ca:	6810      	ldr	r0, [r2, #0]
 80039cc:	6018      	str	r0, [r3, #0]
 80039ce:	8891      	ldrh	r1, [r2, #4]
 80039d0:	7992      	ldrb	r2, [r2, #6]
 80039d2:	8099      	strh	r1, [r3, #4]
 80039d4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039d6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80039e0:	f3bf 8f5f 	dmb	sy
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	20012e60 	.word	0x20012e60
 80039f4:	08005368 	.word	0x08005368
 80039f8:	20012f08 	.word	0x20012f08
 80039fc:	20013308 	.word	0x20013308
 8003a00:	08005374 	.word	0x08005374
 8003a04:	08005378 	.word	0x08005378

08003a08 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b08a      	sub	sp, #40	@ 0x28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003a14:	2300      	movs	r3, #0
 8003a16:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d905      	bls.n	8003a38 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	3b01      	subs	r3, #1
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a36:	e007      	b.n	8003a48 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	69b9      	ldr	r1, [r7, #24]
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	1acb      	subs	r3, r1, r3
 8003a42:	4413      	add	r3, r2
 8003a44:	3b01      	subs	r3, #1
 8003a46:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a52:	4293      	cmp	r3, r2
 8003a54:	bf28      	it	cs
 8003a56:	4613      	movcs	r3, r2
 8003a58:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	bf28      	it	cs
 8003a62:	4613      	movcs	r3, r2
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	6978      	ldr	r0, [r7, #20]
 8003a76:	f001 fbfb 	bl	8005270 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003a7a:	6a3a      	ldr	r2, [r7, #32]
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	4413      	add	r3, r2
 8003a80:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a86:	4413      	add	r3, r2
 8003a88:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003a92:	69fa      	ldr	r2, [r7, #28]
 8003a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a96:	4413      	add	r3, r2
 8003a98:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	69fa      	ldr	r2, [r7, #28]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d101      	bne.n	8003aa8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003aa8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	69fa      	ldr	r2, [r7, #28]
 8003ab0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1b2      	bne.n	8003a1e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3728      	adds	r7, #40	@ 0x28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b088      	sub	sp, #32
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	60f8      	str	r0, [r7, #12]
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d911      	bls.n	8003b0a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	4413      	add	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	6938      	ldr	r0, [r7, #16]
 8003af6:	f001 fbbb 	bl	8005270 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003afa:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003afe:	69fa      	ldr	r2, [r7, #28]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	441a      	add	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003b08:	e01f      	b.n	8003b4a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	4413      	add	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	6938      	ldr	r0, [r7, #16]
 8003b1e:	f001 fba7 	bl	8005270 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	4413      	add	r3, r2
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	6938      	ldr	r0, [r7, #16]
 8003b3c:	f001 fb98 	bl	8005270 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003b40:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	60da      	str	r2, [r3, #12]
}
 8003b4a:	bf00      	nop
 8003b4c:	3720      	adds	r7, #32
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003b52:	b480      	push	{r7}
 8003b54:	b087      	sub	sp, #28
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d808      	bhi.n	8003b80 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	1ad2      	subs	r2, r2, r3
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4413      	add	r3, r2
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	e004      	b.n	8003b8a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	3b01      	subs	r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003b8a:	697b      	ldr	r3, [r7, #20]
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	371c      	adds	r7, #28
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08c      	sub	sp, #48	@ 0x30
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003ba4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ca0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003ba6:	623b      	str	r3, [r7, #32]
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003bb2:	f7ff fed1 	bl	8003958 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	4613      	mov	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4413      	add	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	4a37      	ldr	r2, [pc, #220]	@ (8003ca0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003bc4:	4413      	add	r3, r2
 8003bc6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003bdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d92b      	bls.n	8003c3c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	bf28      	it	cs
 8003bf6:	4613      	movcs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c00:	4413      	add	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	6939      	ldr	r1, [r7, #16]
 8003c08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c0a:	f001 fb31 	bl	8005270 <memcpy>
    NumBytesRead += NumBytesRem;
 8003c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	4413      	add	r3, r2
 8003c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d101      	bne.n	8003c3c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	bf28      	it	cs
 8003c4c:	4613      	movcs	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d019      	beq.n	8003c8a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5c:	4413      	add	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	6939      	ldr	r1, [r7, #16]
 8003c64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c66:	f001 fb03 	bl	8005270 <memcpy>
    NumBytesRead += NumBytesRem;
 8003c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	4413      	add	r3, r2
 8003c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	4413      	add	r3, r2
 8003c78:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	4413      	add	r3, r2
 8003c88:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c94:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3730      	adds	r7, #48	@ 0x30
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	20012e60 	.word	0x20012e60

08003ca4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b08c      	sub	sp, #48	@ 0x30
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8003dac <SEGGER_RTT_ReadNoLock+0x108>)
 8003cb2:	623b      	str	r3, [r7, #32]
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <SEGGER_RTT_ReadNoLock+0x1e>
 8003cbe:	f7ff fe4b 	bl	8003958 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	005b      	lsls	r3, r3, #1
 8003cc8:	4413      	add	r3, r2
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	3360      	adds	r3, #96	@ 0x60
 8003cce:	4a37      	ldr	r2, [pc, #220]	@ (8003dac <SEGGER_RTT_ReadNoLock+0x108>)
 8003cd0:	4413      	add	r3, r2
 8003cd2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003ce8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d92b      	bls.n	8003d48 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	bf28      	it	cs
 8003d02:	4613      	movcs	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d0c:	4413      	add	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	6939      	ldr	r1, [r7, #16]
 8003d14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d16:	f001 faab 	bl	8005270 <memcpy>
    NumBytesRead += NumBytesRem;
 8003d1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	4413      	add	r3, r2
 8003d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	4413      	add	r3, r2
 8003d28:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	4413      	add	r3, r2
 8003d38:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d101      	bne.n	8003d48 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003d44:	2300      	movs	r3, #0
 8003d46:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4293      	cmp	r3, r2
 8003d56:	bf28      	it	cs
 8003d58:	4613      	movcs	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d019      	beq.n	8003d96 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d68:	4413      	add	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	6939      	ldr	r1, [r7, #16]
 8003d70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d72:	f001 fa7d 	bl	8005270 <memcpy>
    NumBytesRead += NumBytesRem;
 8003d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	4413      	add	r3, r2
 8003d84:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	4413      	add	r3, r2
 8003d94:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8003d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003da0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3730      	adds	r7, #48	@ 0x30
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	20012e60 	.word	0x20012e60

08003db0 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b088      	sub	sp, #32
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	4413      	add	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	3360      	adds	r3, #96	@ 0x60
 8003dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e4c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003dce:	4413      	add	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d029      	beq.n	8003e2e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d82e      	bhi.n	8003e3c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d013      	beq.n	8003e0e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003de6:	e029      	b.n	8003e3c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003de8:	6978      	ldr	r0, [r7, #20]
 8003dea:	f7ff feb2 	bl	8003b52 <_GetAvailWriteSpace>
 8003dee:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d202      	bcs.n	8003dfe <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003dfc:	e021      	b.n	8003e42 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	69b9      	ldr	r1, [r7, #24]
 8003e06:	6978      	ldr	r0, [r7, #20]
 8003e08:	f7ff fe5b 	bl	8003ac2 <_WriteNoCheck>
    break;
 8003e0c:	e019      	b.n	8003e42 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003e0e:	6978      	ldr	r0, [r7, #20]
 8003e10:	f7ff fe9f 	bl	8003b52 <_GetAvailWriteSpace>
 8003e14:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	bf28      	it	cs
 8003e1e:	4613      	movcs	r3, r2
 8003e20:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003e22:	69fa      	ldr	r2, [r7, #28]
 8003e24:	69b9      	ldr	r1, [r7, #24]
 8003e26:	6978      	ldr	r0, [r7, #20]
 8003e28:	f7ff fe4b 	bl	8003ac2 <_WriteNoCheck>
    break;
 8003e2c:	e009      	b.n	8003e42 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	69b9      	ldr	r1, [r7, #24]
 8003e32:	6978      	ldr	r0, [r7, #20]
 8003e34:	f7ff fde8 	bl	8003a08 <_WriteBlocking>
 8003e38:	61f8      	str	r0, [r7, #28]
    break;
 8003e3a:	e002      	b.n	8003e42 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	61fb      	str	r3, [r7, #28]
    break;
 8003e40:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003e42:	69fb      	ldr	r3, [r7, #28]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3720      	adds	r7, #32
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	20012e60 	.word	0x20012e60

08003e50 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b088      	sub	sp, #32
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8003e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8003e5e:	61fb      	str	r3, [r7, #28]
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <SEGGER_RTT_WriteDownBuffer+0x1e>
 8003e6a:	f7ff fd75 	bl	8003958 <_DoInit>
  SEGGER_RTT_LOCK();
 8003e6e:	f3ef 8311 	mrs	r3, BASEPRI
 8003e72:	f04f 0120 	mov.w	r1, #32
 8003e76:	f381 8811 	msr	BASEPRI, r1
 8003e7a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	68b9      	ldr	r1, [r7, #8]
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f7ff ff95 	bl	8003db0 <SEGGER_RTT_WriteDownBufferNoLock>
 8003e86:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8003e8e:	697b      	ldr	r3, [r7, #20]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3720      	adds	r7, #32
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20012e60 	.word	0x20012e60

08003e9c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b088      	sub	sp, #32
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003eaa:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003eac:	61bb      	str	r3, [r7, #24]
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <SEGGER_RTT_AllocUpBuffer+0x20>
 8003eb8:	f7ff fd4e 	bl	8003958 <_DoInit>
  SEGGER_RTT_LOCK();
 8003ebc:	f3ef 8311 	mrs	r3, BASEPRI
 8003ec0:	f04f 0120 	mov.w	r1, #32
 8003ec4:	f381 8811 	msr	BASEPRI, r1
 8003ec8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003eca:	4b35      	ldr	r3, [pc, #212]	@ (8003fa0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003ecc:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8003ed2:	6939      	ldr	r1, [r7, #16]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	4613      	mov	r3, r2
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	4413      	add	r3, r2
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	440b      	add	r3, r1
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	3301      	adds	r3, #1
 8003eee:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	dbeb      	blt.n	8003ed2 <SEGGER_RTT_AllocUpBuffer+0x36>
 8003efa:	e000      	b.n	8003efe <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8003efc:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	da3f      	bge.n	8003f88 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8003f08:	6939      	ldr	r1, [r7, #16]
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	4613      	mov	r3, r2
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	4413      	add	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	440b      	add	r3, r1
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8003f1c:	6939      	ldr	r1, [r7, #16]
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	4613      	mov	r3, r2
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	4413      	add	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	440b      	add	r3, r1
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8003f32:	6939      	ldr	r1, [r7, #16]
 8003f34:	69fa      	ldr	r2, [r7, #28]
 8003f36:	4613      	mov	r3, r2
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	4413      	add	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	440b      	add	r3, r1
 8003f40:	3320      	adds	r3, #32
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8003f46:	6939      	ldr	r1, [r7, #16]
 8003f48:	69fa      	ldr	r2, [r7, #28]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	4413      	add	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	440b      	add	r3, r1
 8003f54:	3328      	adds	r3, #40	@ 0x28
 8003f56:	2200      	movs	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8003f5a:	6939      	ldr	r1, [r7, #16]
 8003f5c:	69fa      	ldr	r2, [r7, #28]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	4413      	add	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	440b      	add	r3, r1
 8003f68:	3324      	adds	r3, #36	@ 0x24
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8003f6e:	6939      	ldr	r1, [r7, #16]
 8003f70:	69fa      	ldr	r2, [r7, #28]
 8003f72:	4613      	mov	r3, r2
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	4413      	add	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	440b      	add	r3, r1
 8003f7c:	332c      	adds	r3, #44	@ 0x2c
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003f82:	f3bf 8f5f 	dmb	sy
 8003f86:	e002      	b.n	8003f8e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8003f88:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003f94:	69fb      	ldr	r3, [r7, #28]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3720      	adds	r7, #32
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20012e60 	.word	0x20012e60

08003fa4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
 8003fb0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003fb2:	4b33      	ldr	r3, [pc, #204]	@ (8004080 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8003fc0:	f7ff fcca 	bl	8003958 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004080 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8003fc6:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d24d      	bcs.n	8004070 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8003fd4:	f3ef 8311 	mrs	r3, BASEPRI
 8003fd8:	f04f 0120 	mov.w	r1, #32
 8003fdc:	f381 8811 	msr	BASEPRI, r1
 8003fe0:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d031      	beq.n	800404c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8003fe8:	6979      	ldr	r1, [r7, #20]
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	4613      	mov	r3, r2
 8003fee:	005b      	lsls	r3, r3, #1
 8003ff0:	4413      	add	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3360      	adds	r3, #96	@ 0x60
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8003ffc:	6979      	ldr	r1, [r7, #20]
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	4613      	mov	r3, r2
 8004002:	005b      	lsls	r3, r3, #1
 8004004:	4413      	add	r3, r2
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	440b      	add	r3, r1
 800400a:	3364      	adds	r3, #100	@ 0x64
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004010:	6979      	ldr	r1, [r7, #20]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	4613      	mov	r3, r2
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	4413      	add	r3, r2
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	440b      	add	r3, r1
 800401e:	3368      	adds	r3, #104	@ 0x68
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004024:	6979      	ldr	r1, [r7, #20]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	4613      	mov	r3, r2
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	4413      	add	r3, r2
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	440b      	add	r3, r1
 8004032:	3370      	adds	r3, #112	@ 0x70
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004038:	6979      	ldr	r1, [r7, #20]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4613      	mov	r3, r2
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	4413      	add	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	440b      	add	r3, r1
 8004046:	336c      	adds	r3, #108	@ 0x6c
 8004048:	2200      	movs	r2, #0
 800404a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 800404c:	6979      	ldr	r1, [r7, #20]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	4613      	mov	r3, r2
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	4413      	add	r3, r2
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	440b      	add	r3, r1
 800405a:	3374      	adds	r3, #116	@ 0x74
 800405c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800405e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004060:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800406a:	2300      	movs	r3, #0
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e002      	b.n	8004076 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004070:	f04f 33ff 	mov.w	r3, #4294967295
 8004074:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004076:	69fb      	ldr	r3, [r7, #28]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3720      	adds	r7, #32
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	20012e60 	.word	0x20012e60

08004084 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004094:	e002      	b.n	800409c <_EncodeStr+0x18>
    Len++;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	3301      	adds	r3, #1
 800409a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4413      	add	r3, r2
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f6      	bne.n	8004096 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d901      	bls.n	80040b4 <_EncodeStr+0x30>
    Len = Limit;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80040b8:	d806      	bhi.n	80040c8 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	60fa      	str	r2, [r7, #12]
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	b2d2      	uxtb	r2, r2
 80040c4:	701a      	strb	r2, [r3, #0]
 80040c6:	e011      	b.n	80040ec <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	60fa      	str	r2, [r7, #12]
 80040ce:	22ff      	movs	r2, #255	@ 0xff
 80040d0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1c5a      	adds	r2, r3, #1
 80040d6:	60fa      	str	r2, [r7, #12]
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	0a19      	lsrs	r1, r3, #8
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	60fa      	str	r2, [r7, #12]
 80040e8:	b2ca      	uxtb	r2, r1
 80040ea:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80040f0:	e00a      	b.n	8004108 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	1c53      	adds	r3, r2, #1
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	1c59      	adds	r1, r3, #1
 80040fc:	60f9      	str	r1, [r7, #12]
 80040fe:	7812      	ldrb	r2, [r2, #0]
 8004100:	701a      	strb	r2, [r3, #0]
    n++;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	3301      	adds	r3, #1
 8004106:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	429a      	cmp	r2, r3
 800410e:	d3f0      	bcc.n	80040f2 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004110:	68fb      	ldr	r3, [r7, #12]
}
 8004112:	4618      	mov	r0, r3
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800411e:	b480      	push	{r7}
 8004120:	b083      	sub	sp, #12
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	3304      	adds	r3, #4
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800413e:	4b35      	ldr	r3, [pc, #212]	@ (8004214 <_HandleIncomingPacket+0xdc>)
 8004140:	7e1b      	ldrb	r3, [r3, #24]
 8004142:	4618      	mov	r0, r3
 8004144:	1cfb      	adds	r3, r7, #3
 8004146:	2201      	movs	r2, #1
 8004148:	4619      	mov	r1, r3
 800414a:	f7ff fdab 	bl	8003ca4 <SEGGER_RTT_ReadNoLock>
 800414e:	4603      	mov	r3, r0
 8004150:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	dd59      	ble.n	800420c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	2b80      	cmp	r3, #128	@ 0x80
 800415c:	d032      	beq.n	80041c4 <_HandleIncomingPacket+0x8c>
 800415e:	2b80      	cmp	r3, #128	@ 0x80
 8004160:	dc42      	bgt.n	80041e8 <_HandleIncomingPacket+0xb0>
 8004162:	2b07      	cmp	r3, #7
 8004164:	dc16      	bgt.n	8004194 <_HandleIncomingPacket+0x5c>
 8004166:	2b00      	cmp	r3, #0
 8004168:	dd3e      	ble.n	80041e8 <_HandleIncomingPacket+0xb0>
 800416a:	3b01      	subs	r3, #1
 800416c:	2b06      	cmp	r3, #6
 800416e:	d83b      	bhi.n	80041e8 <_HandleIncomingPacket+0xb0>
 8004170:	a201      	add	r2, pc, #4	@ (adr r2, 8004178 <_HandleIncomingPacket+0x40>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	0800419b 	.word	0x0800419b
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a7 	.word	0x080041a7
 8004184:	080041ad 	.word	0x080041ad
 8004188:	080041b3 	.word	0x080041b3
 800418c:	080041b9 	.word	0x080041b9
 8004190:	080041bf 	.word	0x080041bf
 8004194:	2b7f      	cmp	r3, #127	@ 0x7f
 8004196:	d034      	beq.n	8004202 <_HandleIncomingPacket+0xca>
 8004198:	e026      	b.n	80041e8 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800419a:	f000 faa1 	bl	80046e0 <SEGGER_SYSVIEW_Start>
      break;
 800419e:	e035      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80041a0:	f000 fb5a 	bl	8004858 <SEGGER_SYSVIEW_Stop>
      break;
 80041a4:	e032      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80041a6:	f000 fd33 	bl	8004c10 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80041aa:	e02f      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80041ac:	f000 fcf8 	bl	8004ba0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80041b0:	e02c      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80041b2:	f000 fb77 	bl	80048a4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80041b6:	e029      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80041b8:	f000 ff56 	bl	8005068 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80041bc:	e026      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80041be:	f000 ff35 	bl	800502c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80041c2:	e023      	b.n	800420c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80041c4:	4b13      	ldr	r3, [pc, #76]	@ (8004214 <_HandleIncomingPacket+0xdc>)
 80041c6:	7e1b      	ldrb	r3, [r3, #24]
 80041c8:	4618      	mov	r0, r3
 80041ca:	1cfb      	adds	r3, r7, #3
 80041cc:	2201      	movs	r2, #1
 80041ce:	4619      	mov	r1, r3
 80041d0:	f7ff fd68 	bl	8003ca4 <SEGGER_RTT_ReadNoLock>
 80041d4:	4603      	mov	r3, r0
 80041d6:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	dd13      	ble.n	8004206 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80041de:	78fb      	ldrb	r3, [r7, #3]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 fea3 	bl	8004f2c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80041e6:	e00e      	b.n	8004206 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80041e8:	78fb      	ldrb	r3, [r7, #3]
 80041ea:	b25b      	sxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	da0c      	bge.n	800420a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80041f0:	4b08      	ldr	r3, [pc, #32]	@ (8004214 <_HandleIncomingPacket+0xdc>)
 80041f2:	7e1b      	ldrb	r3, [r3, #24]
 80041f4:	4618      	mov	r0, r3
 80041f6:	1cfb      	adds	r3, r7, #3
 80041f8:	2201      	movs	r2, #1
 80041fa:	4619      	mov	r1, r3
 80041fc:	f7ff fd52 	bl	8003ca4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004200:	e003      	b.n	800420a <_HandleIncomingPacket+0xd2>
      break;
 8004202:	bf00      	nop
 8004204:	e002      	b.n	800420c <_HandleIncomingPacket+0xd4>
      break;
 8004206:	bf00      	nop
 8004208:	e000      	b.n	800420c <_HandleIncomingPacket+0xd4>
      break;
 800420a:	bf00      	nop
    }
  }
}
 800420c:	bf00      	nop
 800420e:	3708      	adds	r7, #8
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	20014320 	.word	0x20014320

08004218 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004218:	b580      	push	{r7, lr}
 800421a:	b08c      	sub	sp, #48	@ 0x30
 800421c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800421e:	2301      	movs	r3, #1
 8004220:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004222:	1d3b      	adds	r3, r7, #4
 8004224:	3301      	adds	r3, #1
 8004226:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800422c:	4b32      	ldr	r3, [pc, #200]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004232:	e00b      	b.n	800424c <_TrySendOverflowPacket+0x34>
 8004234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004236:	b2da      	uxtb	r2, r3
 8004238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800423a:	1c59      	adds	r1, r3, #1
 800423c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800423e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	701a      	strb	r2, [r3, #0]
 8004246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004248:	09db      	lsrs	r3, r3, #7
 800424a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800424c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004250:	d8f0      	bhi.n	8004234 <_TrySendOverflowPacket+0x1c>
 8004252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004254:	1c5a      	adds	r2, r3, #1
 8004256:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004260:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004262:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <_TrySendOverflowPacket+0xe4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004268:	4b23      	ldr	r3, [pc, #140]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	627b      	str	r3, [r7, #36]	@ 0x24
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	623b      	str	r3, [r7, #32]
 800427a:	e00b      	b.n	8004294 <_TrySendOverflowPacket+0x7c>
 800427c:	6a3b      	ldr	r3, [r7, #32]
 800427e:	b2da      	uxtb	r2, r3
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	1c59      	adds	r1, r3, #1
 8004284:	6279      	str	r1, [r7, #36]	@ 0x24
 8004286:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	09db      	lsrs	r3, r3, #7
 8004292:	623b      	str	r3, [r7, #32]
 8004294:	6a3b      	ldr	r3, [r7, #32]
 8004296:	2b7f      	cmp	r3, #127	@ 0x7f
 8004298:	d8f0      	bhi.n	800427c <_TrySendOverflowPacket+0x64>
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	1c5a      	adds	r2, r3, #1
 800429e:	627a      	str	r2, [r7, #36]	@ 0x24
 80042a0:	6a3a      	ldr	r2, [r7, #32]
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	701a      	strb	r2, [r3, #0]
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80042aa:	4b13      	ldr	r3, [pc, #76]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042ac:	785b      	ldrb	r3, [r3, #1]
 80042ae:	4618      	mov	r0, r3
 80042b0:	1d3b      	adds	r3, r7, #4
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	461a      	mov	r2, r3
 80042b8:	1d3b      	adds	r3, r7, #4
 80042ba:	4619      	mov	r1, r3
 80042bc:	f7fb ff88 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80042c0:	4603      	mov	r3, r0
 80042c2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80042c4:	f7ff fabe 	bl	8003844 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d009      	beq.n	80042e2 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80042ce:	4a0a      	ldr	r2, [pc, #40]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80042d4:	4b08      	ldr	r3, [pc, #32]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	3b01      	subs	r3, #1
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	4b06      	ldr	r3, [pc, #24]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042de:	701a      	strb	r2, [r3, #0]
 80042e0:	e004      	b.n	80042ec <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80042e2:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	3301      	adds	r3, #1
 80042e8:	4a03      	ldr	r2, [pc, #12]	@ (80042f8 <_TrySendOverflowPacket+0xe0>)
 80042ea:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80042ec:	693b      	ldr	r3, [r7, #16]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3730      	adds	r7, #48	@ 0x30
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	20014320 	.word	0x20014320
 80042fc:	e0001004 	.word	0xe0001004

08004300 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004300:	b580      	push	{r7, lr}
 8004302:	b08a      	sub	sp, #40	@ 0x28
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800430c:	4b6d      	ldr	r3, [pc, #436]	@ (80044c4 <_SendPacket+0x1c4>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d010      	beq.n	8004336 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004314:	4b6b      	ldr	r3, [pc, #428]	@ (80044c4 <_SendPacket+0x1c4>)
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 80a5 	beq.w	8004468 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800431e:	4b69      	ldr	r3, [pc, #420]	@ (80044c4 <_SendPacket+0x1c4>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d109      	bne.n	800433a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004326:	f7ff ff77 	bl	8004218 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800432a:	4b66      	ldr	r3, [pc, #408]	@ (80044c4 <_SendPacket+0x1c4>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b01      	cmp	r3, #1
 8004330:	f040 809c 	bne.w	800446c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004334:	e001      	b.n	800433a <_SendPacket+0x3a>
    goto Send;
 8004336:	bf00      	nop
 8004338:	e000      	b.n	800433c <_SendPacket+0x3c>
Send:
 800433a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b1f      	cmp	r3, #31
 8004340:	d809      	bhi.n	8004356 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004342:	4b60      	ldr	r3, [pc, #384]	@ (80044c4 <_SendPacket+0x1c4>)
 8004344:	69da      	ldr	r2, [r3, #28]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	fa22 f303 	lsr.w	r3, r2, r3
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	f040 808d 	bne.w	8004470 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b17      	cmp	r3, #23
 800435a:	d807      	bhi.n	800436c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3b01      	subs	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	701a      	strb	r2, [r3, #0]
 800436a:	e03d      	b.n	80043e8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	2b7f      	cmp	r3, #127	@ 0x7f
 8004378:	d912      	bls.n	80043a0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	09da      	lsrs	r2, r3, #7
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3b01      	subs	r3, #1
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	b2db      	uxtb	r3, r3
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	3a01      	subs	r2, #1
 8004392:	60fa      	str	r2, [r7, #12]
 8004394:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004398:	b2da      	uxtb	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	e006      	b.n	80043ae <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80043b2:	d912      	bls.n	80043da <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	09da      	lsrs	r2, r3, #7
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	b2d2      	uxtb	r2, r2
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	3a01      	subs	r2, #1
 80043cc:	60fa      	str	r2, [r7, #12]
 80043ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	701a      	strb	r2, [r3, #0]
 80043d8:	e006      	b.n	80043e8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	3b01      	subs	r3, #1
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80043e8:	4b37      	ldr	r3, [pc, #220]	@ (80044c8 <_SendPacket+0x1c8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80043ee:	4b35      	ldr	r3, [pc, #212]	@ (80044c4 <_SendPacket+0x1c4>)
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	623b      	str	r3, [r7, #32]
 8004400:	e00b      	b.n	800441a <_SendPacket+0x11a>
 8004402:	6a3b      	ldr	r3, [r7, #32]
 8004404:	b2da      	uxtb	r2, r3
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	1c59      	adds	r1, r3, #1
 800440a:	6279      	str	r1, [r7, #36]	@ 0x24
 800440c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	701a      	strb	r2, [r3, #0]
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	09db      	lsrs	r3, r3, #7
 8004418:	623b      	str	r3, [r7, #32]
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	2b7f      	cmp	r3, #127	@ 0x7f
 800441e:	d8f0      	bhi.n	8004402 <_SendPacket+0x102>
 8004420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	627a      	str	r2, [r7, #36]	@ 0x24
 8004426:	6a3a      	ldr	r2, [r7, #32]
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]
 800442c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004430:	4b24      	ldr	r3, [pc, #144]	@ (80044c4 <_SendPacket+0x1c4>)
 8004432:	785b      	ldrb	r3, [r3, #1]
 8004434:	4618      	mov	r0, r3
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	461a      	mov	r2, r3
 800443e:	68f9      	ldr	r1, [r7, #12]
 8004440:	f7fb fec6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004444:	4603      	mov	r3, r0
 8004446:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004448:	f7ff f9fc 	bl	8003844 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004452:	4a1c      	ldr	r2, [pc, #112]	@ (80044c4 <_SendPacket+0x1c4>)
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	60d3      	str	r3, [r2, #12]
 8004458:	e00b      	b.n	8004472 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800445a:	4b1a      	ldr	r3, [pc, #104]	@ (80044c4 <_SendPacket+0x1c4>)
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	3301      	adds	r3, #1
 8004460:	b2da      	uxtb	r2, r3
 8004462:	4b18      	ldr	r3, [pc, #96]	@ (80044c4 <_SendPacket+0x1c4>)
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	e004      	b.n	8004472 <_SendPacket+0x172>
    goto SendDone;
 8004468:	bf00      	nop
 800446a:	e002      	b.n	8004472 <_SendPacket+0x172>
      goto SendDone;
 800446c:	bf00      	nop
 800446e:	e000      	b.n	8004472 <_SendPacket+0x172>
      goto SendDone;
 8004470:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004472:	4b14      	ldr	r3, [pc, #80]	@ (80044c4 <_SendPacket+0x1c4>)
 8004474:	7e1b      	ldrb	r3, [r3, #24]
 8004476:	4619      	mov	r1, r3
 8004478:	4a14      	ldr	r2, [pc, #80]	@ (80044cc <_SendPacket+0x1cc>)
 800447a:	460b      	mov	r3, r1
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	440b      	add	r3, r1
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	4413      	add	r3, r2
 8004484:	336c      	adds	r3, #108	@ 0x6c
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4b0e      	ldr	r3, [pc, #56]	@ (80044c4 <_SendPacket+0x1c4>)
 800448a:	7e1b      	ldrb	r3, [r3, #24]
 800448c:	4618      	mov	r0, r3
 800448e:	490f      	ldr	r1, [pc, #60]	@ (80044cc <_SendPacket+0x1cc>)
 8004490:	4603      	mov	r3, r0
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	4403      	add	r3, r0
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	440b      	add	r3, r1
 800449a:	3370      	adds	r3, #112	@ 0x70
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d00b      	beq.n	80044ba <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80044a2:	4b08      	ldr	r3, [pc, #32]	@ (80044c4 <_SendPacket+0x1c4>)
 80044a4:	789b      	ldrb	r3, [r3, #2]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d107      	bne.n	80044ba <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80044aa:	4b06      	ldr	r3, [pc, #24]	@ (80044c4 <_SendPacket+0x1c4>)
 80044ac:	2201      	movs	r2, #1
 80044ae:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80044b0:	f7ff fe42 	bl	8004138 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80044b4:	4b03      	ldr	r3, [pc, #12]	@ (80044c4 <_SendPacket+0x1c4>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80044ba:	bf00      	nop
 80044bc:	3728      	adds	r7, #40	@ 0x28
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20014320 	.word	0x20014320
 80044c8:	e0001004 	.word	0xe0001004
 80044cc:	20012e60 	.word	0x20012e60

080044d0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af02      	add	r7, sp, #8
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80044de:	2300      	movs	r3, #0
 80044e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80044e4:	4917      	ldr	r1, [pc, #92]	@ (8004544 <SEGGER_SYSVIEW_Init+0x74>)
 80044e6:	4818      	ldr	r0, [pc, #96]	@ (8004548 <SEGGER_SYSVIEW_Init+0x78>)
 80044e8:	f7ff fcd8 	bl	8003e9c <SEGGER_RTT_AllocUpBuffer>
 80044ec:	4603      	mov	r3, r0
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	4b16      	ldr	r3, [pc, #88]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 80044f2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80044f4:	4b15      	ldr	r3, [pc, #84]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 80044f6:	785a      	ldrb	r2, [r3, #1]
 80044f8:	4b14      	ldr	r3, [pc, #80]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 80044fa:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80044fc:	4b13      	ldr	r3, [pc, #76]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 80044fe:	7e1b      	ldrb	r3, [r3, #24]
 8004500:	4618      	mov	r0, r3
 8004502:	2300      	movs	r3, #0
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	2308      	movs	r3, #8
 8004508:	4a11      	ldr	r2, [pc, #68]	@ (8004550 <SEGGER_SYSVIEW_Init+0x80>)
 800450a:	490f      	ldr	r1, [pc, #60]	@ (8004548 <SEGGER_SYSVIEW_Init+0x78>)
 800450c:	f7ff fd4a 	bl	8003fa4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004510:	4b0e      	ldr	r3, [pc, #56]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 8004512:	2200      	movs	r2, #0
 8004514:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004516:	4b0f      	ldr	r3, [pc, #60]	@ (8004554 <SEGGER_SYSVIEW_Init+0x84>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a0c      	ldr	r2, [pc, #48]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 800451c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800451e:	4a0b      	ldr	r2, [pc, #44]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004524:	4a09      	ldr	r2, [pc, #36]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800452a:	4a08      	ldr	r2, [pc, #32]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004530:	4a06      	ldr	r2, [pc, #24]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004536:	4b05      	ldr	r3, [pc, #20]	@ (800454c <SEGGER_SYSVIEW_Init+0x7c>)
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800453c:	bf00      	nop
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	20013318 	.word	0x20013318
 8004548:	08005380 	.word	0x08005380
 800454c:	20014320 	.word	0x20014320
 8004550:	20014318 	.word	0x20014318
 8004554:	e0001004 	.word	0xe0001004

08004558 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004560:	4a04      	ldr	r2, [pc, #16]	@ (8004574 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6113      	str	r3, [r2, #16]
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	20014320 	.word	0x20014320

08004578 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004580:	f3ef 8311 	mrs	r3, BASEPRI
 8004584:	f04f 0120 	mov.w	r1, #32
 8004588:	f381 8811 	msr	BASEPRI, r1
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	4808      	ldr	r0, [pc, #32]	@ (80045b0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004590:	f7ff fdc5 	bl	800411e <_PreparePacket>
 8004594:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	68b8      	ldr	r0, [r7, #8]
 800459c:	f7ff feb0 	bl	8004300 <_SendPacket>
  RECORD_END();
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f383 8811 	msr	BASEPRI, r3
}
 80045a6:	bf00      	nop
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	20014350 	.word	0x20014350

080045b4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80045be:	f3ef 8311 	mrs	r3, BASEPRI
 80045c2:	f04f 0120 	mov.w	r1, #32
 80045c6:	f381 8811 	msr	BASEPRI, r1
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	4816      	ldr	r0, [pc, #88]	@ (8004628 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80045ce:	f7ff fda6 	bl	800411e <_PreparePacket>
 80045d2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	61fb      	str	r3, [r7, #28]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	61bb      	str	r3, [r7, #24]
 80045e0:	e00b      	b.n	80045fa <SEGGER_SYSVIEW_RecordU32+0x46>
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	1c59      	adds	r1, r3, #1
 80045ea:	61f9      	str	r1, [r7, #28]
 80045ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	09db      	lsrs	r3, r3, #7
 80045f8:	61bb      	str	r3, [r7, #24]
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80045fe:	d8f0      	bhi.n	80045e2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	61fa      	str	r2, [r7, #28]
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	68f9      	ldr	r1, [r7, #12]
 8004614:	6938      	ldr	r0, [r7, #16]
 8004616:	f7ff fe73 	bl	8004300 <_SendPacket>
  RECORD_END();
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f383 8811 	msr	BASEPRI, r3
}
 8004620:	bf00      	nop
 8004622:	3720      	adds	r7, #32
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	20014350 	.word	0x20014350

0800462c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800462c:	b580      	push	{r7, lr}
 800462e:	b08c      	sub	sp, #48	@ 0x30
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004638:	f3ef 8311 	mrs	r3, BASEPRI
 800463c:	f04f 0120 	mov.w	r1, #32
 8004640:	f381 8811 	msr	BASEPRI, r1
 8004644:	61fb      	str	r3, [r7, #28]
 8004646:	4825      	ldr	r0, [pc, #148]	@ (80046dc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004648:	f7ff fd69 	bl	800411e <_PreparePacket>
 800464c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800465a:	e00b      	b.n	8004674 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800465c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465e:	b2da      	uxtb	r2, r3
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	1c59      	adds	r1, r3, #1
 8004664:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004666:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800466a:	b2d2      	uxtb	r2, r2
 800466c:	701a      	strb	r2, [r3, #0]
 800466e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004670:	09db      	lsrs	r3, r3, #7
 8004672:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004676:	2b7f      	cmp	r3, #127	@ 0x7f
 8004678:	d8f0      	bhi.n	800465c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004680:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	701a      	strb	r2, [r3, #0]
 8004686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004688:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	627b      	str	r3, [r7, #36]	@ 0x24
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	623b      	str	r3, [r7, #32]
 8004692:	e00b      	b.n	80046ac <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	b2da      	uxtb	r2, r3
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	1c59      	adds	r1, r3, #1
 800469c:	6279      	str	r1, [r7, #36]	@ 0x24
 800469e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]
 80046a6:	6a3b      	ldr	r3, [r7, #32]
 80046a8:	09db      	lsrs	r3, r3, #7
 80046aa:	623b      	str	r3, [r7, #32]
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80046b0:	d8f0      	bhi.n	8004694 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	1c5a      	adds	r2, r3, #1
 80046b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80046b8:	6a3a      	ldr	r2, [r7, #32]
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	701a      	strb	r2, [r3, #0]
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	6979      	ldr	r1, [r7, #20]
 80046c6:	69b8      	ldr	r0, [r7, #24]
 80046c8:	f7ff fe1a 	bl	8004300 <_SendPacket>
  RECORD_END();
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	f383 8811 	msr	BASEPRI, r3
}
 80046d2:	bf00      	nop
 80046d4:	3730      	adds	r7, #48	@ 0x30
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20014350 	.word	0x20014350

080046e0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08c      	sub	sp, #48	@ 0x30
 80046e4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80046e6:	4b59      	ldr	r3, [pc, #356]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 80046e8:	2201      	movs	r2, #1
 80046ea:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80046ec:	f3ef 8311 	mrs	r3, BASEPRI
 80046f0:	f04f 0120 	mov.w	r1, #32
 80046f4:	f381 8811 	msr	BASEPRI, r1
 80046f8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80046fa:	4b54      	ldr	r3, [pc, #336]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 80046fc:	785b      	ldrb	r3, [r3, #1]
 80046fe:	220a      	movs	r2, #10
 8004700:	4953      	ldr	r1, [pc, #332]	@ (8004850 <SEGGER_SYSVIEW_Start+0x170>)
 8004702:	4618      	mov	r0, r3
 8004704:	f7fb fd64 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800470e:	f7ff f899 	bl	8003844 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004712:	200a      	movs	r0, #10
 8004714:	f7ff ff30 	bl	8004578 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004718:	f3ef 8311 	mrs	r3, BASEPRI
 800471c:	f04f 0120 	mov.w	r1, #32
 8004720:	f381 8811 	msr	BASEPRI, r1
 8004724:	60bb      	str	r3, [r7, #8]
 8004726:	484b      	ldr	r0, [pc, #300]	@ (8004854 <SEGGER_SYSVIEW_Start+0x174>)
 8004728:	f7ff fcf9 	bl	800411e <_PreparePacket>
 800472c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004736:	4b45      	ldr	r3, [pc, #276]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800473c:	e00b      	b.n	8004756 <SEGGER_SYSVIEW_Start+0x76>
 800473e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004740:	b2da      	uxtb	r2, r3
 8004742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004744:	1c59      	adds	r1, r3, #1
 8004746:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004748:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	701a      	strb	r2, [r3, #0]
 8004750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004752:	09db      	lsrs	r3, r3, #7
 8004754:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004758:	2b7f      	cmp	r3, #127	@ 0x7f
 800475a:	d8f0      	bhi.n	800473e <SEGGER_SYSVIEW_Start+0x5e>
 800475c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475e:	1c5a      	adds	r2, r3, #1
 8004760:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004770:	4b36      	ldr	r3, [pc, #216]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	623b      	str	r3, [r7, #32]
 8004776:	e00b      	b.n	8004790 <SEGGER_SYSVIEW_Start+0xb0>
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	b2da      	uxtb	r2, r3
 800477c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	6279      	str	r1, [r7, #36]	@ 0x24
 8004782:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004786:	b2d2      	uxtb	r2, r2
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	6a3b      	ldr	r3, [r7, #32]
 800478c:	09db      	lsrs	r3, r3, #7
 800478e:	623b      	str	r3, [r7, #32]
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	2b7f      	cmp	r3, #127	@ 0x7f
 8004794:	d8f0      	bhi.n	8004778 <SEGGER_SYSVIEW_Start+0x98>
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	627a      	str	r2, [r7, #36]	@ 0x24
 800479c:	6a3a      	ldr	r2, [r7, #32]
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	4b28      	ldr	r3, [pc, #160]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	61bb      	str	r3, [r7, #24]
 80047b0:	e00b      	b.n	80047ca <SEGGER_SYSVIEW_Start+0xea>
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	1c59      	adds	r1, r3, #1
 80047ba:	61f9      	str	r1, [r7, #28]
 80047bc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	09db      	lsrs	r3, r3, #7
 80047c8:	61bb      	str	r3, [r7, #24]
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80047ce:	d8f0      	bhi.n	80047b2 <SEGGER_SYSVIEW_Start+0xd2>
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	61fa      	str	r2, [r7, #28]
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	b2d2      	uxtb	r2, r2
 80047da:	701a      	strb	r2, [r3, #0]
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	2300      	movs	r3, #0
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	e00b      	b.n	8004802 <SEGGER_SYSVIEW_Start+0x122>
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	1c59      	adds	r1, r3, #1
 80047f2:	6179      	str	r1, [r7, #20]
 80047f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80047f8:	b2d2      	uxtb	r2, r2
 80047fa:	701a      	strb	r2, [r3, #0]
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	09db      	lsrs	r3, r3, #7
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b7f      	cmp	r3, #127	@ 0x7f
 8004806:	d8f0      	bhi.n	80047ea <SEGGER_SYSVIEW_Start+0x10a>
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	617a      	str	r2, [r7, #20]
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	b2d2      	uxtb	r2, r2
 8004812:	701a      	strb	r2, [r3, #0]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004818:	2218      	movs	r2, #24
 800481a:	6839      	ldr	r1, [r7, #0]
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7ff fd6f 	bl	8004300 <_SendPacket>
      RECORD_END();
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004828:	4b08      	ldr	r3, [pc, #32]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 800482a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004830:	4b06      	ldr	r3, [pc, #24]	@ (800484c <SEGGER_SYSVIEW_Start+0x16c>)
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004836:	f000 f9eb 	bl	8004c10 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800483a:	f000 f9b1 	bl	8004ba0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800483e:	f000 fc13 	bl	8005068 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004842:	bf00      	nop
 8004844:	3730      	adds	r7, #48	@ 0x30
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20014320 	.word	0x20014320
 8004850:	080053b0 	.word	0x080053b0
 8004854:	20014350 	.word	0x20014350

08004858 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800485e:	f3ef 8311 	mrs	r3, BASEPRI
 8004862:	f04f 0120 	mov.w	r1, #32
 8004866:	f381 8811 	msr	BASEPRI, r1
 800486a:	607b      	str	r3, [r7, #4]
 800486c:	480b      	ldr	r0, [pc, #44]	@ (800489c <SEGGER_SYSVIEW_Stop+0x44>)
 800486e:	f7ff fc56 	bl	800411e <_PreparePacket>
 8004872:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004874:	4b0a      	ldr	r3, [pc, #40]	@ (80048a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d007      	beq.n	800488c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800487c:	220b      	movs	r2, #11
 800487e:	6839      	ldr	r1, [r7, #0]
 8004880:	6838      	ldr	r0, [r7, #0]
 8004882:	f7ff fd3d 	bl	8004300 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004886:	4b06      	ldr	r3, [pc, #24]	@ (80048a0 <SEGGER_SYSVIEW_Stop+0x48>)
 8004888:	2200      	movs	r2, #0
 800488a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f383 8811 	msr	BASEPRI, r3
}
 8004892:	bf00      	nop
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20014350 	.word	0x20014350
 80048a0:	20014320 	.word	0x20014320

080048a4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b08c      	sub	sp, #48	@ 0x30
 80048a8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80048aa:	f3ef 8311 	mrs	r3, BASEPRI
 80048ae:	f04f 0120 	mov.w	r1, #32
 80048b2:	f381 8811 	msr	BASEPRI, r1
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	4845      	ldr	r0, [pc, #276]	@ (80049d0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80048ba:	f7ff fc30 	bl	800411e <_PreparePacket>
 80048be:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c8:	4b42      	ldr	r3, [pc, #264]	@ (80049d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048ce:	e00b      	b.n	80048e8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d6:	1c59      	adds	r1, r3, #1
 80048d8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80048da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	701a      	strb	r2, [r3, #0]
 80048e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e4:	09db      	lsrs	r3, r3, #7
 80048e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80048ec:	d8f0      	bhi.n	80048d0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80048ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	701a      	strb	r2, [r3, #0]
 80048fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
 8004902:	4b34      	ldr	r3, [pc, #208]	@ (80049d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	623b      	str	r3, [r7, #32]
 8004908:	e00b      	b.n	8004922 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	b2da      	uxtb	r2, r3
 800490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004910:	1c59      	adds	r1, r3, #1
 8004912:	6279      	str	r1, [r7, #36]	@ 0x24
 8004914:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	701a      	strb	r2, [r3, #0]
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	09db      	lsrs	r3, r3, #7
 8004920:	623b      	str	r3, [r7, #32]
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	2b7f      	cmp	r3, #127	@ 0x7f
 8004926:	d8f0      	bhi.n	800490a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	627a      	str	r2, [r7, #36]	@ 0x24
 800492e:	6a3a      	ldr	r2, [r7, #32]
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	701a      	strb	r2, [r3, #0]
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	61fb      	str	r3, [r7, #28]
 800493c:	4b25      	ldr	r3, [pc, #148]	@ (80049d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	e00b      	b.n	800495c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	b2da      	uxtb	r2, r3
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	1c59      	adds	r1, r3, #1
 800494c:	61f9      	str	r1, [r7, #28]
 800494e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	701a      	strb	r2, [r3, #0]
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	09db      	lsrs	r3, r3, #7
 800495a:	61bb      	str	r3, [r7, #24]
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004960:	d8f0      	bhi.n	8004944 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	61fa      	str	r2, [r7, #28]
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	b2d2      	uxtb	r2, r2
 800496c:	701a      	strb	r2, [r3, #0]
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	2300      	movs	r3, #0
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	e00b      	b.n	8004994 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	1c59      	adds	r1, r3, #1
 8004984:	6179      	str	r1, [r7, #20]
 8004986:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800498a:	b2d2      	uxtb	r2, r2
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	09db      	lsrs	r3, r3, #7
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b7f      	cmp	r3, #127	@ 0x7f
 8004998:	d8f0      	bhi.n	800497c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	617a      	str	r2, [r7, #20]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	701a      	strb	r2, [r3, #0]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80049aa:	2218      	movs	r2, #24
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	68b8      	ldr	r0, [r7, #8]
 80049b0:	f7ff fca6 	bl	8004300 <_SendPacket>
  RECORD_END();
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80049ba:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80049c2:	4b04      	ldr	r3, [pc, #16]	@ (80049d4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80049c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c6:	4798      	blx	r3
  }
}
 80049c8:	bf00      	nop
 80049ca:	3730      	adds	r7, #48	@ 0x30
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	20014350 	.word	0x20014350
 80049d4:	20014320 	.word	0x20014320

080049d8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80049d8:	b580      	push	{r7, lr}
 80049da:	b092      	sub	sp, #72	@ 0x48
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80049e0:	f3ef 8311 	mrs	r3, BASEPRI
 80049e4:	f04f 0120 	mov.w	r1, #32
 80049e8:	f381 8811 	msr	BASEPRI, r1
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	486a      	ldr	r0, [pc, #424]	@ (8004b98 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80049f0:	f7ff fb95 	bl	800411e <_PreparePacket>
 80049f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	4b66      	ldr	r3, [pc, #408]	@ (8004b9c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a0a:	e00b      	b.n	8004a24 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a12:	1c59      	adds	r1, r3, #1
 8004a14:	6479      	str	r1, [r7, #68]	@ 0x44
 8004a16:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]
 8004a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a20:	09db      	lsrs	r3, r3, #7
 8004a22:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a26:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a28:	d8f0      	bhi.n	8004a0c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004a2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]
 8004a36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a38:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a44:	e00b      	b.n	8004a5e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8004a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a4c:	1c59      	adds	r1, r3, #1
 8004a4e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8004a50:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]
 8004a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5a:	09db      	lsrs	r3, r3, #7
 8004a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a60:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a62:	d8f0      	bhi.n	8004a46 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004a64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	701a      	strb	r2, [r3, #0]
 8004a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a72:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f7ff fb01 	bl	8004084 <_EncodeStr>
 8004a82:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004a84:	2209      	movs	r2, #9
 8004a86:	68f9      	ldr	r1, [r7, #12]
 8004a88:	6938      	ldr	r0, [r7, #16]
 8004a8a:	f7ff fc39 	bl	8004300 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	4b40      	ldr	r3, [pc, #256]	@ (8004b9c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aa2:	e00b      	b.n	8004abc <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8004aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aaa:	1c59      	adds	r1, r3, #1
 8004aac:	6379      	str	r1, [r7, #52]	@ 0x34
 8004aae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab8:	09db      	lsrs	r3, r3, #7
 8004aba:	633b      	str	r3, [r7, #48]	@ 0x30
 8004abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abe:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ac0:	d8f0      	bhi.n	8004aa4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8004ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	637a      	str	r2, [r7, #52]	@ 0x34
 8004ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]
 8004ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004adc:	e00b      	b.n	8004af6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae4:	1c59      	adds	r1, r3, #1
 8004ae6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004ae8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004aec:	b2d2      	uxtb	r2, r2
 8004aee:	701a      	strb	r2, [r3, #0]
 8004af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af2:	09db      	lsrs	r3, r3, #7
 8004af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004afa:	d8f0      	bhi.n	8004ade <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	701a      	strb	r2, [r3, #0]
 8004b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	623b      	str	r3, [r7, #32]
 8004b16:	e00b      	b.n	8004b30 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1e:	1c59      	adds	r1, r3, #1
 8004b20:	6279      	str	r1, [r7, #36]	@ 0x24
 8004b22:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	09db      	lsrs	r3, r3, #7
 8004b2e:	623b      	str	r3, [r7, #32]
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b34:	d8f0      	bhi.n	8004b18 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b3c:	6a3a      	ldr	r2, [r7, #32]
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	701a      	strb	r2, [r3, #0]
 8004b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b44:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	61fb      	str	r3, [r7, #28]
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61bb      	str	r3, [r7, #24]
 8004b4e:	e00b      	b.n	8004b68 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	1c59      	adds	r1, r3, #1
 8004b58:	61f9      	str	r1, [r7, #28]
 8004b5a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	09db      	lsrs	r3, r3, #7
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b6c:	d8f0      	bhi.n	8004b50 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	1c5a      	adds	r2, r3, #1
 8004b72:	61fa      	str	r2, [r7, #28]
 8004b74:	69ba      	ldr	r2, [r7, #24]
 8004b76:	b2d2      	uxtb	r2, r2
 8004b78:	701a      	strb	r2, [r3, #0]
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004b7e:	2215      	movs	r2, #21
 8004b80:	68f9      	ldr	r1, [r7, #12]
 8004b82:	6938      	ldr	r0, [r7, #16]
 8004b84:	f7ff fbbc 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f383 8811 	msr	BASEPRI, r3
}
 8004b8e:	bf00      	nop
 8004b90:	3748      	adds	r7, #72	@ 0x48
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	20014350 	.word	0x20014350
 8004b9c:	20014320 	.word	0x20014320

08004ba0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004ba4:	4b07      	ldr	r3, [pc, #28]	@ (8004bc4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004bac:	4b05      	ldr	r3, [pc, #20]	@ (8004bc4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004bb6:	4b03      	ldr	r3, [pc, #12]	@ (8004bc4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4798      	blx	r3
  }
}
 8004bbe:	bf00      	nop
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20014320 	.word	0x20014320

08004bc8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004bd0:	f3ef 8311 	mrs	r3, BASEPRI
 8004bd4:	f04f 0120 	mov.w	r1, #32
 8004bd8:	f381 8811 	msr	BASEPRI, r1
 8004bdc:	617b      	str	r3, [r7, #20]
 8004bde:	480b      	ldr	r0, [pc, #44]	@ (8004c0c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8004be0:	f7ff fa9d 	bl	800411e <_PreparePacket>
 8004be4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004be6:	2280      	movs	r2, #128	@ 0x80
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	6938      	ldr	r0, [r7, #16]
 8004bec:	f7ff fa4a 	bl	8004084 <_EncodeStr>
 8004bf0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8004bf2:	220e      	movs	r2, #14
 8004bf4:	68f9      	ldr	r1, [r7, #12]
 8004bf6:	6938      	ldr	r0, [r7, #16]
 8004bf8:	f7ff fb82 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f383 8811 	msr	BASEPRI, r3
}
 8004c02:	bf00      	nop
 8004c04:	3718      	adds	r7, #24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	20014350 	.word	0x20014350

08004c10 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004c10:	b590      	push	{r4, r7, lr}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004c16:	4b15      	ldr	r3, [pc, #84]	@ (8004c6c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01a      	beq.n	8004c54 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8004c1e:	4b13      	ldr	r3, [pc, #76]	@ (8004c6c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d015      	beq.n	8004c54 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004c28:	4b10      	ldr	r3, [pc, #64]	@ (8004c6c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4798      	blx	r3
 8004c30:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004c34:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004c36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c3a:	f04f 0200 	mov.w	r2, #0
 8004c3e:	f04f 0300 	mov.w	r3, #0
 8004c42:	000a      	movs	r2, r1
 8004c44:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004c46:	4613      	mov	r3, r2
 8004c48:	461a      	mov	r2, r3
 8004c4a:	4621      	mov	r1, r4
 8004c4c:	200d      	movs	r0, #13
 8004c4e:	f7ff fced 	bl	800462c <SEGGER_SYSVIEW_RecordU32x2>
 8004c52:	e006      	b.n	8004c62 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004c54:	4b06      	ldr	r3, [pc, #24]	@ (8004c70 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4619      	mov	r1, r3
 8004c5a:	200c      	movs	r0, #12
 8004c5c:	f7ff fcaa 	bl	80045b4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004c60:	bf00      	nop
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd90      	pop	{r4, r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20014320 	.word	0x20014320
 8004c70:	e0001004 	.word	0xe0001004

08004c74 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004c7a:	f3ef 8311 	mrs	r3, BASEPRI
 8004c7e:	f04f 0120 	mov.w	r1, #32
 8004c82:	f381 8811 	msr	BASEPRI, r1
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	4819      	ldr	r0, [pc, #100]	@ (8004cf0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004c8a:	f7ff fa48 	bl	800411e <_PreparePacket>
 8004c8e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004c94:	4b17      	ldr	r3, [pc, #92]	@ (8004cf4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c9c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	617b      	str	r3, [r7, #20]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	e00b      	b.n	8004cc0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	b2da      	uxtb	r2, r3
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	1c59      	adds	r1, r3, #1
 8004cb0:	6179      	str	r1, [r7, #20]
 8004cb2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004cb6:	b2d2      	uxtb	r2, r2
 8004cb8:	701a      	strb	r2, [r3, #0]
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	09db      	lsrs	r3, r3, #7
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cc4:	d8f0      	bhi.n	8004ca8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	617a      	str	r2, [r7, #20]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	701a      	strb	r2, [r3, #0]
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	68b8      	ldr	r0, [r7, #8]
 8004cdc:	f7ff fb10 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f383 8811 	msr	BASEPRI, r3
}
 8004ce6:	bf00      	nop
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20014350 	.word	0x20014350
 8004cf4:	e000ed04 	.word	0xe000ed04

08004cf8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004cfe:	f3ef 8311 	mrs	r3, BASEPRI
 8004d02:	f04f 0120 	mov.w	r1, #32
 8004d06:	f381 8811 	msr	BASEPRI, r1
 8004d0a:	607b      	str	r3, [r7, #4]
 8004d0c:	4807      	ldr	r0, [pc, #28]	@ (8004d2c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8004d0e:	f7ff fa06 	bl	800411e <_PreparePacket>
 8004d12:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004d14:	2203      	movs	r2, #3
 8004d16:	6839      	ldr	r1, [r7, #0]
 8004d18:	6838      	ldr	r0, [r7, #0]
 8004d1a:	f7ff faf1 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f383 8811 	msr	BASEPRI, r3
}
 8004d24:	bf00      	nop
 8004d26:	3708      	adds	r7, #8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	20014350 	.word	0x20014350

08004d30 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004d36:	f3ef 8311 	mrs	r3, BASEPRI
 8004d3a:	f04f 0120 	mov.w	r1, #32
 8004d3e:	f381 8811 	msr	BASEPRI, r1
 8004d42:	607b      	str	r3, [r7, #4]
 8004d44:	4807      	ldr	r0, [pc, #28]	@ (8004d64 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004d46:	f7ff f9ea 	bl	800411e <_PreparePacket>
 8004d4a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004d4c:	2212      	movs	r2, #18
 8004d4e:	6839      	ldr	r1, [r7, #0]
 8004d50:	6838      	ldr	r0, [r7, #0]
 8004d52:	f7ff fad5 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f383 8811 	msr	BASEPRI, r3
}
 8004d5c:	bf00      	nop
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	20014350 	.word	0x20014350

08004d68 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004d6e:	f3ef 8311 	mrs	r3, BASEPRI
 8004d72:	f04f 0120 	mov.w	r1, #32
 8004d76:	f381 8811 	msr	BASEPRI, r1
 8004d7a:	607b      	str	r3, [r7, #4]
 8004d7c:	4807      	ldr	r0, [pc, #28]	@ (8004d9c <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004d7e:	f7ff f9ce 	bl	800411e <_PreparePacket>
 8004d82:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004d84:	2211      	movs	r2, #17
 8004d86:	6839      	ldr	r1, [r7, #0]
 8004d88:	6838      	ldr	r0, [r7, #0]
 8004d8a:	f7ff fab9 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f383 8811 	msr	BASEPRI, r3
}
 8004d94:	bf00      	nop
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	20014350 	.word	0x20014350

08004da0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004da8:	f3ef 8311 	mrs	r3, BASEPRI
 8004dac:	f04f 0120 	mov.w	r1, #32
 8004db0:	f381 8811 	msr	BASEPRI, r1
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	4819      	ldr	r0, [pc, #100]	@ (8004e1c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8004db8:	f7ff f9b1 	bl	800411e <_PreparePacket>
 8004dbc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004dc2:	4b17      	ldr	r3, [pc, #92]	@ (8004e20 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	61fb      	str	r3, [r7, #28]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	e00b      	b.n	8004dee <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	1c59      	adds	r1, r3, #1
 8004dde:	61f9      	str	r1, [r7, #28]
 8004de0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	701a      	strb	r2, [r3, #0]
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	09db      	lsrs	r3, r3, #7
 8004dec:	61bb      	str	r3, [r7, #24]
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004df2:	d8f0      	bhi.n	8004dd6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	61fa      	str	r2, [r7, #28]
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	b2d2      	uxtb	r2, r2
 8004dfe:	701a      	strb	r2, [r3, #0]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004e04:	2208      	movs	r2, #8
 8004e06:	68f9      	ldr	r1, [r7, #12]
 8004e08:	6938      	ldr	r0, [r7, #16]
 8004e0a:	f7ff fa79 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f383 8811 	msr	BASEPRI, r3
}
 8004e14:	bf00      	nop
 8004e16:	3720      	adds	r7, #32
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	20014350 	.word	0x20014350
 8004e20:	20014320 	.word	0x20014320

08004e24 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004e2c:	f3ef 8311 	mrs	r3, BASEPRI
 8004e30:	f04f 0120 	mov.w	r1, #32
 8004e34:	f381 8811 	msr	BASEPRI, r1
 8004e38:	617b      	str	r3, [r7, #20]
 8004e3a:	4819      	ldr	r0, [pc, #100]	@ (8004ea0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004e3c:	f7ff f96f 	bl	800411e <_PreparePacket>
 8004e40:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004e46:	4b17      	ldr	r3, [pc, #92]	@ (8004ea4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	61fb      	str	r3, [r7, #28]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	61bb      	str	r3, [r7, #24]
 8004e58:	e00b      	b.n	8004e72 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	1c59      	adds	r1, r3, #1
 8004e62:	61f9      	str	r1, [r7, #28]
 8004e64:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	701a      	strb	r2, [r3, #0]
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	09db      	lsrs	r3, r3, #7
 8004e70:	61bb      	str	r3, [r7, #24]
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e76:	d8f0      	bhi.n	8004e5a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	61fa      	str	r2, [r7, #28]
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	b2d2      	uxtb	r2, r2
 8004e82:	701a      	strb	r2, [r3, #0]
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004e88:	2204      	movs	r2, #4
 8004e8a:	68f9      	ldr	r1, [r7, #12]
 8004e8c:	6938      	ldr	r0, [r7, #16]
 8004e8e:	f7ff fa37 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f383 8811 	msr	BASEPRI, r3
}
 8004e98:	bf00      	nop
 8004e9a:	3720      	adds	r7, #32
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	20014350 	.word	0x20014350
 8004ea4:	20014320 	.word	0x20014320

08004ea8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004eb0:	f3ef 8311 	mrs	r3, BASEPRI
 8004eb4:	f04f 0120 	mov.w	r1, #32
 8004eb8:	f381 8811 	msr	BASEPRI, r1
 8004ebc:	617b      	str	r3, [r7, #20]
 8004ebe:	4819      	ldr	r0, [pc, #100]	@ (8004f24 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8004ec0:	f7ff f92d 	bl	800411e <_PreparePacket>
 8004ec4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004eca:	4b17      	ldr	r3, [pc, #92]	@ (8004f28 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	61fb      	str	r3, [r7, #28]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	61bb      	str	r3, [r7, #24]
 8004edc:	e00b      	b.n	8004ef6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	1c59      	adds	r1, r3, #1
 8004ee6:	61f9      	str	r1, [r7, #28]
 8004ee8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	09db      	lsrs	r3, r3, #7
 8004ef4:	61bb      	str	r3, [r7, #24]
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004efa:	d8f0      	bhi.n	8004ede <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	61fa      	str	r2, [r7, #28]
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	701a      	strb	r2, [r3, #0]
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004f0c:	2206      	movs	r2, #6
 8004f0e:	68f9      	ldr	r1, [r7, #12]
 8004f10:	6938      	ldr	r0, [r7, #16]
 8004f12:	f7ff f9f5 	bl	8004300 <_SendPacket>
  RECORD_END();
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f383 8811 	msr	BASEPRI, r3
}
 8004f1c:	bf00      	nop
 8004f1e:	3720      	adds	r7, #32
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20014350 	.word	0x20014350
 8004f28:	20014320 	.word	0x20014320

08004f2c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b08c      	sub	sp, #48	@ 0x30
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	4603      	mov	r3, r0
 8004f34:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8004f36:	4b3b      	ldr	r3, [pc, #236]	@ (8005024 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d06d      	beq.n	800501a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8004f3e:	4b39      	ldr	r3, [pc, #228]	@ (8005024 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8004f44:	2300      	movs	r3, #0
 8004f46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f48:	e008      	b.n	8004f5c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8004f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8004f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f58:	3301      	adds	r3, #1
 8004f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f5c:	79fb      	ldrb	r3, [r7, #7]
 8004f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d3f2      	bcc.n	8004f4a <SEGGER_SYSVIEW_SendModule+0x1e>
 8004f64:	e000      	b.n	8004f68 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004f66:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d055      	beq.n	800501a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004f6e:	f3ef 8311 	mrs	r3, BASEPRI
 8004f72:	f04f 0120 	mov.w	r1, #32
 8004f76:	f381 8811 	msr	BASEPRI, r1
 8004f7a:	617b      	str	r3, [r7, #20]
 8004f7c:	482a      	ldr	r0, [pc, #168]	@ (8005028 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8004f7e:	f7ff f8ce 	bl	800411e <_PreparePacket>
 8004f82:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f8c:	79fb      	ldrb	r3, [r7, #7]
 8004f8e:	623b      	str	r3, [r7, #32]
 8004f90:	e00b      	b.n	8004faa <SEGGER_SYSVIEW_SendModule+0x7e>
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	1c59      	adds	r1, r3, #1
 8004f9a:	6279      	str	r1, [r7, #36]	@ 0x24
 8004f9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	701a      	strb	r2, [r3, #0]
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	09db      	lsrs	r3, r3, #7
 8004fa8:	623b      	str	r3, [r7, #32]
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fae:	d8f0      	bhi.n	8004f92 <SEGGER_SYSVIEW_SendModule+0x66>
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	1c5a      	adds	r2, r3, #1
 8004fb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fb6:	6a3a      	ldr	r2, [r7, #32]
 8004fb8:	b2d2      	uxtb	r2, r2
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	61fb      	str	r3, [r7, #28]
 8004fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	61bb      	str	r3, [r7, #24]
 8004fca:	e00b      	b.n	8004fe4 <SEGGER_SYSVIEW_SendModule+0xb8>
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	1c59      	adds	r1, r3, #1
 8004fd4:	61f9      	str	r1, [r7, #28]
 8004fd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	701a      	strb	r2, [r3, #0]
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	09db      	lsrs	r3, r3, #7
 8004fe2:	61bb      	str	r3, [r7, #24]
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fe8:	d8f0      	bhi.n	8004fcc <SEGGER_SYSVIEW_SendModule+0xa0>
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	61fa      	str	r2, [r7, #28]
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	701a      	strb	r2, [r3, #0]
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2280      	movs	r2, #128	@ 0x80
 8005000:	4619      	mov	r1, r3
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f7ff f83e 	bl	8004084 <_EncodeStr>
 8005008:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800500a:	2216      	movs	r2, #22
 800500c:	68f9      	ldr	r1, [r7, #12]
 800500e:	6938      	ldr	r0, [r7, #16]
 8005010:	f7ff f976 	bl	8004300 <_SendPacket>
      RECORD_END();
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800501a:	bf00      	nop
 800501c:	3730      	adds	r7, #48	@ 0x30
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20014348 	.word	0x20014348
 8005028:	20014350 	.word	0x20014350

0800502c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005032:	4b0c      	ldr	r3, [pc, #48]	@ (8005064 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00f      	beq.n	800505a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800503a:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1f2      	bne.n	8005040 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800505a:	bf00      	nop
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	20014348 	.word	0x20014348

08005068 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800506e:	f3ef 8311 	mrs	r3, BASEPRI
 8005072:	f04f 0120 	mov.w	r1, #32
 8005076:	f381 8811 	msr	BASEPRI, r1
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	4817      	ldr	r0, [pc, #92]	@ (80050dc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800507e:	f7ff f84e 	bl	800411e <_PreparePacket>
 8005082:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	617b      	str	r3, [r7, #20]
 800508c:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	e00b      	b.n	80050ac <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	b2da      	uxtb	r2, r3
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	1c59      	adds	r1, r3, #1
 800509c:	6179      	str	r1, [r7, #20]
 800509e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	701a      	strb	r2, [r3, #0]
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	09db      	lsrs	r3, r3, #7
 80050aa:	613b      	str	r3, [r7, #16]
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80050b0:	d8f0      	bhi.n	8005094 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	617a      	str	r2, [r7, #20]
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	701a      	strb	r2, [r3, #0]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80050c2:	221b      	movs	r2, #27
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	68b8      	ldr	r0, [r7, #8]
 80050c8:	f7ff f91a 	bl	8004300 <_SendPacket>
  RECORD_END();
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f383 8811 	msr	BASEPRI, r3
}
 80050d2:	bf00      	nop
 80050d4:	3718      	adds	r7, #24
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	20014350 	.word	0x20014350
 80050e0:	2001434c 	.word	0x2001434c

080050e4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b08a      	sub	sp, #40	@ 0x28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80050ec:	f3ef 8311 	mrs	r3, BASEPRI
 80050f0:	f04f 0120 	mov.w	r1, #32
 80050f4:	f381 8811 	msr	BASEPRI, r1
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	4827      	ldr	r0, [pc, #156]	@ (8005198 <SEGGER_SYSVIEW_Warn+0xb4>)
 80050fc:	f7ff f80f 	bl	800411e <_PreparePacket>
 8005100:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005102:	2280      	movs	r2, #128	@ 0x80
 8005104:	6879      	ldr	r1, [r7, #4]
 8005106:	6938      	ldr	r0, [r7, #16]
 8005108:	f7fe ffbc 	bl	8004084 <_EncodeStr>
 800510c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	627b      	str	r3, [r7, #36]	@ 0x24
 8005112:	2301      	movs	r3, #1
 8005114:	623b      	str	r3, [r7, #32]
 8005116:	e00b      	b.n	8005130 <SEGGER_SYSVIEW_Warn+0x4c>
 8005118:	6a3b      	ldr	r3, [r7, #32]
 800511a:	b2da      	uxtb	r2, r3
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	1c59      	adds	r1, r3, #1
 8005120:	6279      	str	r1, [r7, #36]	@ 0x24
 8005122:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005126:	b2d2      	uxtb	r2, r2
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	09db      	lsrs	r3, r3, #7
 800512e:	623b      	str	r3, [r7, #32]
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	2b7f      	cmp	r3, #127	@ 0x7f
 8005134:	d8f0      	bhi.n	8005118 <SEGGER_SYSVIEW_Warn+0x34>
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	627a      	str	r2, [r7, #36]	@ 0x24
 800513c:	6a3a      	ldr	r2, [r7, #32]
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	701a      	strb	r2, [r3, #0]
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	61fb      	str	r3, [r7, #28]
 800514a:	2300      	movs	r3, #0
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	e00b      	b.n	8005168 <SEGGER_SYSVIEW_Warn+0x84>
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	b2da      	uxtb	r2, r3
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	1c59      	adds	r1, r3, #1
 8005158:	61f9      	str	r1, [r7, #28]
 800515a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	09db      	lsrs	r3, r3, #7
 8005166:	61bb      	str	r3, [r7, #24]
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	2b7f      	cmp	r3, #127	@ 0x7f
 800516c:	d8f0      	bhi.n	8005150 <SEGGER_SYSVIEW_Warn+0x6c>
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	61fa      	str	r2, [r7, #28]
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	b2d2      	uxtb	r2, r2
 8005178:	701a      	strb	r2, [r3, #0]
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800517e:	221a      	movs	r2, #26
 8005180:	68f9      	ldr	r1, [r7, #12]
 8005182:	6938      	ldr	r0, [r7, #16]
 8005184:	f7ff f8bc 	bl	8004300 <_SendPacket>
  RECORD_END();
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f383 8811 	msr	BASEPRI, r3
}
 800518e:	bf00      	nop
 8005190:	3728      	adds	r7, #40	@ 0x28
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	20014350 	.word	0x20014350

0800519c <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80051a0:	4b13      	ldr	r3, [pc, #76]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051a2:	7e1b      	ldrb	r3, [r3, #24]
 80051a4:	4619      	mov	r1, r3
 80051a6:	4a13      	ldr	r2, [pc, #76]	@ (80051f4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80051a8:	460b      	mov	r3, r1
 80051aa:	005b      	lsls	r3, r3, #1
 80051ac:	440b      	add	r3, r1
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	4413      	add	r3, r2
 80051b2:	336c      	adds	r3, #108	@ 0x6c
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	4b0e      	ldr	r3, [pc, #56]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051b8:	7e1b      	ldrb	r3, [r3, #24]
 80051ba:	4618      	mov	r0, r3
 80051bc:	490d      	ldr	r1, [pc, #52]	@ (80051f4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80051be:	4603      	mov	r3, r0
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	4403      	add	r3, r0
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	440b      	add	r3, r1
 80051c8:	3370      	adds	r3, #112	@ 0x70
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d00b      	beq.n	80051e8 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80051d0:	4b07      	ldr	r3, [pc, #28]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051d2:	789b      	ldrb	r3, [r3, #2]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d107      	bne.n	80051e8 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80051d8:	4b05      	ldr	r3, [pc, #20]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051da:	2201      	movs	r2, #1
 80051dc:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80051de:	f7fe ffab 	bl	8004138 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80051e2:	4b03      	ldr	r3, [pc, #12]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80051e8:	4b01      	ldr	r3, [pc, #4]	@ (80051f0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80051ea:	781b      	ldrb	r3, [r3, #0]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	20014320 	.word	0x20014320
 80051f4:	20012e60 	.word	0x20012e60

080051f8 <memcmp>:
 80051f8:	b510      	push	{r4, lr}
 80051fa:	3901      	subs	r1, #1
 80051fc:	4402      	add	r2, r0
 80051fe:	4290      	cmp	r0, r2
 8005200:	d101      	bne.n	8005206 <memcmp+0xe>
 8005202:	2000      	movs	r0, #0
 8005204:	e005      	b.n	8005212 <memcmp+0x1a>
 8005206:	7803      	ldrb	r3, [r0, #0]
 8005208:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800520c:	42a3      	cmp	r3, r4
 800520e:	d001      	beq.n	8005214 <memcmp+0x1c>
 8005210:	1b18      	subs	r0, r3, r4
 8005212:	bd10      	pop	{r4, pc}
 8005214:	3001      	adds	r0, #1
 8005216:	e7f2      	b.n	80051fe <memcmp+0x6>

08005218 <memset>:
 8005218:	4402      	add	r2, r0
 800521a:	4603      	mov	r3, r0
 800521c:	4293      	cmp	r3, r2
 800521e:	d100      	bne.n	8005222 <memset+0xa>
 8005220:	4770      	bx	lr
 8005222:	f803 1b01 	strb.w	r1, [r3], #1
 8005226:	e7f9      	b.n	800521c <memset+0x4>

08005228 <__libc_init_array>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	4d0d      	ldr	r5, [pc, #52]	@ (8005260 <__libc_init_array+0x38>)
 800522c:	4c0d      	ldr	r4, [pc, #52]	@ (8005264 <__libc_init_array+0x3c>)
 800522e:	1b64      	subs	r4, r4, r5
 8005230:	10a4      	asrs	r4, r4, #2
 8005232:	2600      	movs	r6, #0
 8005234:	42a6      	cmp	r6, r4
 8005236:	d109      	bne.n	800524c <__libc_init_array+0x24>
 8005238:	4d0b      	ldr	r5, [pc, #44]	@ (8005268 <__libc_init_array+0x40>)
 800523a:	4c0c      	ldr	r4, [pc, #48]	@ (800526c <__libc_init_array+0x44>)
 800523c:	f000 f826 	bl	800528c <_init>
 8005240:	1b64      	subs	r4, r4, r5
 8005242:	10a4      	asrs	r4, r4, #2
 8005244:	2600      	movs	r6, #0
 8005246:	42a6      	cmp	r6, r4
 8005248:	d105      	bne.n	8005256 <__libc_init_array+0x2e>
 800524a:	bd70      	pop	{r4, r5, r6, pc}
 800524c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005250:	4798      	blx	r3
 8005252:	3601      	adds	r6, #1
 8005254:	e7ee      	b.n	8005234 <__libc_init_array+0xc>
 8005256:	f855 3b04 	ldr.w	r3, [r5], #4
 800525a:	4798      	blx	r3
 800525c:	3601      	adds	r6, #1
 800525e:	e7f2      	b.n	8005246 <__libc_init_array+0x1e>
 8005260:	080053c4 	.word	0x080053c4
 8005264:	080053c4 	.word	0x080053c4
 8005268:	080053c4 	.word	0x080053c4
 800526c:	080053c8 	.word	0x080053c8

08005270 <memcpy>:
 8005270:	440a      	add	r2, r1
 8005272:	4291      	cmp	r1, r2
 8005274:	f100 33ff 	add.w	r3, r0, #4294967295
 8005278:	d100      	bne.n	800527c <memcpy+0xc>
 800527a:	4770      	bx	lr
 800527c:	b510      	push	{r4, lr}
 800527e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005282:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005286:	4291      	cmp	r1, r2
 8005288:	d1f9      	bne.n	800527e <memcpy+0xe>
 800528a:	bd10      	pop	{r4, pc}

0800528c <_init>:
 800528c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528e:	bf00      	nop
 8005290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005292:	bc08      	pop	{r3}
 8005294:	469e      	mov	lr, r3
 8005296:	4770      	bx	lr

08005298 <_fini>:
 8005298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800529a:	bf00      	nop
 800529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529e:	bc08      	pop	{r3}
 80052a0:	469e      	mov	lr, r3
 80052a2:	4770      	bx	lr
