$date
	Sat Jul 20 11:20:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shifter_4b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module shifter_4b_test $end
$var reg 4 " A [3:0] $end
$upscope $end
$scope module shifter_4b_test $end
$var reg 4 # B [3:0] $end
$upscope $end
$scope module shifter_4b_test $end
$var wire 4 $ X [3:0] $end
$upscope $end
$scope module shifter_4b_test $end
$var wire 4 % Y [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
0!
$end
#5
1!
#10
b0 %
b1110 $
0!
b10 #
b111 "
#15
1!
#20
b11 %
b1000 $
0!
b110 #
#25
1!
#30
b1 %
b111 $
0!
b1011 #
#35
1!
#40
b0 %
0!
b1110 #
#45
1!
#50
0!
