module uart_controller (
	CLK, txReady, txData, rxReady, rxData, txPin, rxPin);
	parameter BAUD_RATE = 9600;
	
	input CLK;
	
	input txReady;
	input [7:0] txData;
	
	output rxReady;
	output [7:0] rxData;
	
	output txPin;
	input rxPin;

	wire slowCLK;
	//ClockDivider #(50_000_000 / (BAUD_RATE * 2)) samplingTimer (CLK, 1, slowCLK);
	
	RXController rx (slowCLK, rxPin, rxData, rxReady);
	TXController tx (slowCLK, txData, txReady, txPin);
endmodule