INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/BERT/project_3/project_3.srcs/sources_1/new/address_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity address_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/BERT/project_3/project_3.srcs/sim_1/imports/bert_092917_original - Mario Copy/tb_rom_address_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_address_counter
