$comment
	File created using the following command:
		vcd file or_port.msim.vcd -direction
$end
$date
	Mon Feb 02 14:30:36 2026
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module or_port_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # s $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * s~output_o $end
$var wire 1 + a~input_o $end
$var wire 1 , b~input_o $end
$var wire 1 - s~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
$end
#20000
1"
1,
1-
1*
1#
#40000
1!
0"
1+
0,
#60000
1"
1,
#80000
0!
0"
0+
0,
0-
0*
0#
#100000
1"
1,
1-
1*
1#
#120000
1!
0"
1+
0,
#140000
1"
1,
#160000
0!
0"
0+
0,
0-
0*
0#
#180000
1"
1,
1-
1*
1#
#200000
1!
0"
1+
0,
#220000
1"
1,
#240000
0!
0"
0+
0,
0-
0*
0#
#260000
1"
1,
1-
1*
1#
#280000
1!
0"
1+
0,
#300000
1"
1,
#320000
0!
0"
0+
0,
0-
0*
0#
#340000
1"
1,
1-
1*
1#
#360000
1!
0"
1+
0,
#380000
1"
1,
#400000
0!
0"
0+
0,
0-
0*
0#
#420000
1"
1,
1-
1*
1#
#440000
1!
0"
1+
0,
#460000
1"
1,
#480000
0!
0"
0+
0,
0-
0*
0#
#500000
1"
1,
1-
1*
1#
#520000
1!
0"
1+
0,
#540000
1"
1,
#560000
0!
0"
0+
0,
0-
0*
0#
#580000
1"
1,
1-
1*
1#
#600000
1!
0"
1+
0,
#620000
1"
1,
#640000
0!
0"
0+
0,
0-
0*
0#
#660000
1"
1,
1-
1*
1#
#680000
1!
0"
1+
0,
#700000
1"
1,
#720000
0!
0"
0+
0,
0-
0*
0#
#740000
1"
1,
1-
1*
1#
#760000
1!
0"
1+
0,
#780000
1"
1,
#800000
0!
0"
0+
0,
0-
0*
0#
#820000
1"
1,
1-
1*
1#
#840000
1!
0"
1+
0,
#860000
1"
1,
#880000
0!
0"
0+
0,
0-
0*
0#
#900000
1"
1,
1-
1*
1#
#920000
1!
0"
1+
0,
#940000
1"
1,
#960000
0!
0"
0+
0,
0-
0*
0#
#980000
1"
1,
1-
1*
1#
#1000000
