
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//getopt_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f20 <.init>:
  400f20:	stp	x29, x30, [sp, #-16]!
  400f24:	mov	x29, sp
  400f28:	bl	401230 <ferror@plt+0x60>
  400f2c:	ldp	x29, x30, [sp], #16
  400f30:	ret

Disassembly of section .plt:

0000000000400f40 <_exit@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 413000 <ferror@plt+0x11e30>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <_exit@plt>:
  400f60:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <strtok@plt>:
  400f70:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <strlen@plt>:
  400f80:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <fputs@plt>:
  400f90:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <exit@plt>:
  400fa0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <dup@plt>:
  400fb0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <__cxa_atexit@plt>:
  400fc0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <fputc@plt>:
  400fd0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <getopt_long_only@plt>:
  400fe0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <fileno@plt>:
  400ff0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <malloc@plt>:
  401000:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <bindtextdomain@plt>:
  401010:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <__libc_start_main@plt>:
  401020:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <realloc@plt>:
  401030:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <strdup@plt>:
  401040:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <close@plt>:
  401050:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <__gmon_start__@plt>:
  401060:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <abort@plt>:
  401070:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <puts@plt>:
  401080:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <textdomain@plt>:
  401090:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <getopt_long@plt>:
  4010a0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <strcmp@plt>:
  4010b0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <warn@plt>:
  4010c0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <__ctype_b_loc@plt>:
  4010d0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <free@plt>:
  4010e0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <strspn@plt>:
  4010f0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strchr@plt>:
  401100:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <fflush@plt>:
  401110:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <strcpy@plt>:
  401120:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <warnx@plt>:
  401130:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <printf@plt>:
  401140:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <__assert_fail@plt>:
  401150:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <__errno_location@plt>:
  401160:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <getenv@plt>:
  401170:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <putchar@plt>:
  401180:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <gettext@plt>:
  401190:	adrp	x16, 414000 <ferror@plt+0x12e30>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

00000000004011a0 <fprintf@plt>:
  4011a0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4011a4:	ldr	x17, [x16, #288]
  4011a8:	add	x16, x16, #0x120
  4011ac:	br	x17

00000000004011b0 <err@plt>:
  4011b0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4011b4:	ldr	x17, [x16, #296]
  4011b8:	add	x16, x16, #0x128
  4011bc:	br	x17

00000000004011c0 <setlocale@plt>:
  4011c0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4011c4:	ldr	x17, [x16, #304]
  4011c8:	add	x16, x16, #0x130
  4011cc:	br	x17

00000000004011d0 <ferror@plt>:
  4011d0:	adrp	x16, 414000 <ferror@plt+0x12e30>
  4011d4:	ldr	x17, [x16, #312]
  4011d8:	add	x16, x16, #0x138
  4011dc:	br	x17

Disassembly of section .text:

00000000004011e0 <.text>:
  4011e0:	mov	x29, #0x0                   	// #0
  4011e4:	mov	x30, #0x0                   	// #0
  4011e8:	mov	x5, x0
  4011ec:	ldr	x1, [sp]
  4011f0:	add	x2, sp, #0x8
  4011f4:	mov	x6, sp
  4011f8:	movz	x0, #0x0, lsl #48
  4011fc:	movk	x0, #0x0, lsl #32
  401200:	movk	x0, #0x40, lsl #16
  401204:	movk	x0, #0x2284
  401208:	movz	x3, #0x0, lsl #48
  40120c:	movk	x3, #0x0, lsl #32
  401210:	movk	x3, #0x40, lsl #16
  401214:	movk	x3, #0x27d0
  401218:	movz	x4, #0x0, lsl #48
  40121c:	movk	x4, #0x0, lsl #32
  401220:	movk	x4, #0x40, lsl #16
  401224:	movk	x4, #0x2850
  401228:	bl	401020 <__libc_start_main@plt>
  40122c:	bl	401070 <abort@plt>
  401230:	adrp	x0, 413000 <ferror@plt+0x11e30>
  401234:	ldr	x0, [x0, #4064]
  401238:	cbz	x0, 401240 <ferror@plt+0x70>
  40123c:	b	401060 <__gmon_start__@plt>
  401240:	ret
  401244:	stp	x29, x30, [sp, #-32]!
  401248:	mov	x29, sp
  40124c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401250:	add	x0, x0, #0x158
  401254:	str	x0, [sp, #24]
  401258:	ldr	x0, [sp, #24]
  40125c:	str	x0, [sp, #24]
  401260:	ldr	x1, [sp, #24]
  401264:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401268:	add	x0, x0, #0x158
  40126c:	cmp	x1, x0
  401270:	b.eq	4012ac <ferror@plt+0xdc>  // b.none
  401274:	adrp	x0, 402000 <ferror@plt+0xe30>
  401278:	add	x0, x0, #0x880
  40127c:	ldr	x0, [x0]
  401280:	str	x0, [sp, #16]
  401284:	ldr	x0, [sp, #16]
  401288:	str	x0, [sp, #16]
  40128c:	ldr	x0, [sp, #16]
  401290:	cmp	x0, #0x0
  401294:	b.eq	4012b0 <ferror@plt+0xe0>  // b.none
  401298:	ldr	x1, [sp, #16]
  40129c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4012a0:	add	x0, x0, #0x158
  4012a4:	blr	x1
  4012a8:	b	4012b0 <ferror@plt+0xe0>
  4012ac:	nop
  4012b0:	ldp	x29, x30, [sp], #32
  4012b4:	ret
  4012b8:	stp	x29, x30, [sp, #-48]!
  4012bc:	mov	x29, sp
  4012c0:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4012c4:	add	x0, x0, #0x158
  4012c8:	str	x0, [sp, #40]
  4012cc:	ldr	x0, [sp, #40]
  4012d0:	str	x0, [sp, #40]
  4012d4:	ldr	x1, [sp, #40]
  4012d8:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4012dc:	add	x0, x0, #0x158
  4012e0:	sub	x0, x1, x0
  4012e4:	asr	x0, x0, #3
  4012e8:	lsr	x1, x0, #63
  4012ec:	add	x0, x1, x0
  4012f0:	asr	x0, x0, #1
  4012f4:	str	x0, [sp, #32]
  4012f8:	ldr	x0, [sp, #32]
  4012fc:	cmp	x0, #0x0
  401300:	b.eq	401340 <ferror@plt+0x170>  // b.none
  401304:	adrp	x0, 402000 <ferror@plt+0xe30>
  401308:	add	x0, x0, #0x888
  40130c:	ldr	x0, [x0]
  401310:	str	x0, [sp, #24]
  401314:	ldr	x0, [sp, #24]
  401318:	str	x0, [sp, #24]
  40131c:	ldr	x0, [sp, #24]
  401320:	cmp	x0, #0x0
  401324:	b.eq	401344 <ferror@plt+0x174>  // b.none
  401328:	ldr	x2, [sp, #24]
  40132c:	ldr	x1, [sp, #32]
  401330:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401334:	add	x0, x0, #0x158
  401338:	blr	x2
  40133c:	b	401344 <ferror@plt+0x174>
  401340:	nop
  401344:	ldp	x29, x30, [sp], #48
  401348:	ret
  40134c:	stp	x29, x30, [sp, #-16]!
  401350:	mov	x29, sp
  401354:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401358:	add	x0, x0, #0x184
  40135c:	ldrb	w0, [x0]
  401360:	and	x0, x0, #0xff
  401364:	cmp	x0, #0x0
  401368:	b.ne	401384 <ferror@plt+0x1b4>  // b.any
  40136c:	bl	401244 <ferror@plt+0x74>
  401370:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401374:	add	x0, x0, #0x184
  401378:	mov	w1, #0x1                   	// #1
  40137c:	strb	w1, [x0]
  401380:	b	401388 <ferror@plt+0x1b8>
  401384:	nop
  401388:	ldp	x29, x30, [sp], #16
  40138c:	ret
  401390:	stp	x29, x30, [sp, #-16]!
  401394:	mov	x29, sp
  401398:	bl	4012b8 <ferror@plt+0xe8>
  40139c:	nop
  4013a0:	ldp	x29, x30, [sp], #16
  4013a4:	ret
  4013a8:	stp	x29, x30, [sp, #-48]!
  4013ac:	mov	x29, sp
  4013b0:	str	x0, [sp, #24]
  4013b4:	bl	401160 <__errno_location@plt>
  4013b8:	str	wzr, [x0]
  4013bc:	ldr	x0, [sp, #24]
  4013c0:	bl	4011d0 <ferror@plt>
  4013c4:	cmp	w0, #0x0
  4013c8:	b.ne	401424 <ferror@plt+0x254>  // b.any
  4013cc:	ldr	x0, [sp, #24]
  4013d0:	bl	401110 <fflush@plt>
  4013d4:	cmp	w0, #0x0
  4013d8:	b.ne	401424 <ferror@plt+0x254>  // b.any
  4013dc:	ldr	x0, [sp, #24]
  4013e0:	bl	400ff0 <fileno@plt>
  4013e4:	str	w0, [sp, #44]
  4013e8:	ldr	w0, [sp, #44]
  4013ec:	cmp	w0, #0x0
  4013f0:	b.lt	40142c <ferror@plt+0x25c>  // b.tstop
  4013f4:	ldr	w0, [sp, #44]
  4013f8:	bl	400fb0 <dup@plt>
  4013fc:	str	w0, [sp, #44]
  401400:	ldr	w0, [sp, #44]
  401404:	cmp	w0, #0x0
  401408:	b.lt	40142c <ferror@plt+0x25c>  // b.tstop
  40140c:	ldr	w0, [sp, #44]
  401410:	bl	401050 <close@plt>
  401414:	cmp	w0, #0x0
  401418:	b.ne	40142c <ferror@plt+0x25c>  // b.any
  40141c:	mov	w0, #0x0                   	// #0
  401420:	b	40144c <ferror@plt+0x27c>
  401424:	nop
  401428:	b	401430 <ferror@plt+0x260>
  40142c:	nop
  401430:	bl	401160 <__errno_location@plt>
  401434:	ldr	w0, [x0]
  401438:	cmp	w0, #0x9
  40143c:	b.ne	401448 <ferror@plt+0x278>  // b.any
  401440:	mov	w0, #0x0                   	// #0
  401444:	b	40144c <ferror@plt+0x27c>
  401448:	mov	w0, #0xffffffff            	// #-1
  40144c:	ldp	x29, x30, [sp], #48
  401450:	ret
  401454:	stp	x29, x30, [sp, #-16]!
  401458:	mov	x29, sp
  40145c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401460:	add	x0, x0, #0x170
  401464:	ldr	x0, [x0]
  401468:	bl	4013a8 <ferror@plt+0x1d8>
  40146c:	cmp	w0, #0x0
  401470:	b.eq	4014c0 <ferror@plt+0x2f0>  // b.none
  401474:	bl	401160 <__errno_location@plt>
  401478:	ldr	w0, [x0]
  40147c:	cmp	w0, #0x20
  401480:	b.eq	4014c0 <ferror@plt+0x2f0>  // b.none
  401484:	bl	401160 <__errno_location@plt>
  401488:	ldr	w0, [x0]
  40148c:	cmp	w0, #0x0
  401490:	b.eq	4014a8 <ferror@plt+0x2d8>  // b.none
  401494:	adrp	x0, 402000 <ferror@plt+0xe30>
  401498:	add	x0, x0, #0x890
  40149c:	bl	401190 <gettext@plt>
  4014a0:	bl	4010c0 <warn@plt>
  4014a4:	b	4014b8 <ferror@plt+0x2e8>
  4014a8:	adrp	x0, 402000 <ferror@plt+0xe30>
  4014ac:	add	x0, x0, #0x890
  4014b0:	bl	401190 <gettext@plt>
  4014b4:	bl	401130 <warnx@plt>
  4014b8:	mov	w0, #0x3                   	// #3
  4014bc:	bl	400f60 <_exit@plt>
  4014c0:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4014c4:	add	x0, x0, #0x158
  4014c8:	ldr	x0, [x0]
  4014cc:	bl	4013a8 <ferror@plt+0x1d8>
  4014d0:	cmp	w0, #0x0
  4014d4:	b.eq	4014e0 <ferror@plt+0x310>  // b.none
  4014d8:	mov	w0, #0x3                   	// #3
  4014dc:	bl	400f60 <_exit@plt>
  4014e0:	nop
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret
  4014ec:	stp	x29, x30, [sp, #-16]!
  4014f0:	mov	x29, sp
  4014f4:	adrp	x0, 401000 <malloc@plt>
  4014f8:	add	x0, x0, #0x454
  4014fc:	bl	402858 <ferror@plt+0x1688>
  401500:	nop
  401504:	ldp	x29, x30, [sp], #16
  401508:	ret
  40150c:	stp	x29, x30, [sp, #-48]!
  401510:	mov	x29, sp
  401514:	str	x0, [sp, #24]
  401518:	ldr	x0, [sp, #24]
  40151c:	bl	401000 <malloc@plt>
  401520:	str	x0, [sp, #40]
  401524:	ldr	x0, [sp, #40]
  401528:	cmp	x0, #0x0
  40152c:	b.ne	401550 <ferror@plt+0x380>  // b.any
  401530:	ldr	x0, [sp, #24]
  401534:	cmp	x0, #0x0
  401538:	b.eq	401550 <ferror@plt+0x380>  // b.none
  40153c:	ldr	x2, [sp, #24]
  401540:	adrp	x0, 402000 <ferror@plt+0xe30>
  401544:	add	x1, x0, #0x8a0
  401548:	mov	w0, #0x3                   	// #3
  40154c:	bl	4011b0 <err@plt>
  401550:	ldr	x0, [sp, #40]
  401554:	ldp	x29, x30, [sp], #48
  401558:	ret
  40155c:	stp	x29, x30, [sp, #-48]!
  401560:	mov	x29, sp
  401564:	str	x0, [sp, #24]
  401568:	str	x1, [sp, #16]
  40156c:	ldr	x1, [sp, #16]
  401570:	ldr	x0, [sp, #24]
  401574:	bl	401030 <realloc@plt>
  401578:	str	x0, [sp, #40]
  40157c:	ldr	x0, [sp, #40]
  401580:	cmp	x0, #0x0
  401584:	b.ne	4015a8 <ferror@plt+0x3d8>  // b.any
  401588:	ldr	x0, [sp, #16]
  40158c:	cmp	x0, #0x0
  401590:	b.eq	4015a8 <ferror@plt+0x3d8>  // b.none
  401594:	ldr	x2, [sp, #16]
  401598:	adrp	x0, 402000 <ferror@plt+0xe30>
  40159c:	add	x1, x0, #0x8a0
  4015a0:	mov	w0, #0x3                   	// #3
  4015a4:	bl	4011b0 <err@plt>
  4015a8:	ldr	x0, [sp, #40]
  4015ac:	ldp	x29, x30, [sp], #48
  4015b0:	ret
  4015b4:	stp	x29, x30, [sp, #-48]!
  4015b8:	mov	x29, sp
  4015bc:	str	x0, [sp, #24]
  4015c0:	ldr	x0, [sp, #24]
  4015c4:	cmp	x0, #0x0
  4015c8:	b.ne	4015ec <ferror@plt+0x41c>  // b.any
  4015cc:	adrp	x0, 402000 <ferror@plt+0xe30>
  4015d0:	add	x3, x0, #0xe68
  4015d4:	mov	w2, #0x4a                  	// #74
  4015d8:	adrp	x0, 402000 <ferror@plt+0xe30>
  4015dc:	add	x1, x0, #0x8c0
  4015e0:	adrp	x0, 402000 <ferror@plt+0xe30>
  4015e4:	add	x0, x0, #0x8d8
  4015e8:	bl	401150 <__assert_fail@plt>
  4015ec:	ldr	x0, [sp, #24]
  4015f0:	bl	401040 <strdup@plt>
  4015f4:	str	x0, [sp, #40]
  4015f8:	ldr	x0, [sp, #40]
  4015fc:	cmp	x0, #0x0
  401600:	b.ne	401614 <ferror@plt+0x444>  // b.any
  401604:	adrp	x0, 402000 <ferror@plt+0xe30>
  401608:	add	x1, x0, #0x8e0
  40160c:	mov	w0, #0x3                   	// #3
  401610:	bl	4011b0 <err@plt>
  401614:	ldr	x0, [sp, #40]
  401618:	ldp	x29, x30, [sp], #48
  40161c:	ret
  401620:	stp	x29, x30, [sp, #-64]!
  401624:	mov	x29, sp
  401628:	str	x0, [sp, #24]
  40162c:	str	x1, [sp, #16]
  401630:	ldr	x0, [sp, #16]
  401634:	str	x0, [sp, #56]
  401638:	ldr	x0, [sp, #24]
  40163c:	ldrb	w0, [x0, #40]
  401640:	and	w0, w0, #0x8
  401644:	and	w0, w0, #0xff
  401648:	cmp	w0, #0x0
  40164c:	b.ne	401664 <ferror@plt+0x494>  // b.any
  401650:	ldr	x1, [sp, #16]
  401654:	adrp	x0, 402000 <ferror@plt+0xe30>
  401658:	add	x0, x0, #0x8f8
  40165c:	bl	401140 <printf@plt>
  401660:	b	4018dc <ferror@plt+0x70c>
  401664:	ldr	x0, [sp, #16]
  401668:	bl	400f80 <strlen@plt>
  40166c:	lsl	x0, x0, #2
  401670:	add	x0, x0, #0x3
  401674:	bl	40150c <ferror@plt+0x33c>
  401678:	str	x0, [sp, #40]
  40167c:	ldr	x0, [sp, #40]
  401680:	str	x0, [sp, #48]
  401684:	ldr	x0, [sp, #48]
  401688:	add	x1, x0, #0x1
  40168c:	str	x1, [sp, #48]
  401690:	mov	w1, #0x27                  	// #39
  401694:	strb	w1, [x0]
  401698:	b	401890 <ferror@plt+0x6c0>
  40169c:	ldr	x0, [sp, #24]
  4016a0:	ldr	w0, [x0]
  4016a4:	cmp	w0, #0x1
  4016a8:	b.ne	401808 <ferror@plt+0x638>  // b.any
  4016ac:	ldr	x0, [sp, #56]
  4016b0:	ldrsb	w0, [x0]
  4016b4:	cmp	w0, #0x5c
  4016b8:	b.eq	4016d8 <ferror@plt+0x508>  // b.none
  4016bc:	cmp	w0, #0x5c
  4016c0:	b.gt	401784 <ferror@plt+0x5b4>
  4016c4:	cmp	w0, #0xa
  4016c8:	b.eq	401758 <ferror@plt+0x588>  // b.none
  4016cc:	cmp	w0, #0x21
  4016d0:	b.eq	401704 <ferror@plt+0x534>  // b.none
  4016d4:	b	401784 <ferror@plt+0x5b4>
  4016d8:	ldr	x0, [sp, #48]
  4016dc:	add	x1, x0, #0x1
  4016e0:	str	x1, [sp, #48]
  4016e4:	mov	w1, #0x5c                  	// #92
  4016e8:	strb	w1, [x0]
  4016ec:	ldr	x0, [sp, #48]
  4016f0:	add	x1, x0, #0x1
  4016f4:	str	x1, [sp, #48]
  4016f8:	mov	w1, #0x5c                  	// #92
  4016fc:	strb	w1, [x0]
  401700:	b	401884 <ferror@plt+0x6b4>
  401704:	ldr	x0, [sp, #48]
  401708:	add	x1, x0, #0x1
  40170c:	str	x1, [sp, #48]
  401710:	mov	w1, #0x27                  	// #39
  401714:	strb	w1, [x0]
  401718:	ldr	x0, [sp, #48]
  40171c:	add	x1, x0, #0x1
  401720:	str	x1, [sp, #48]
  401724:	mov	w1, #0x5c                  	// #92
  401728:	strb	w1, [x0]
  40172c:	ldr	x0, [sp, #48]
  401730:	add	x1, x0, #0x1
  401734:	str	x1, [sp, #48]
  401738:	mov	w1, #0x21                  	// #33
  40173c:	strb	w1, [x0]
  401740:	ldr	x0, [sp, #48]
  401744:	add	x1, x0, #0x1
  401748:	str	x1, [sp, #48]
  40174c:	mov	w1, #0x27                  	// #39
  401750:	strb	w1, [x0]
  401754:	b	401884 <ferror@plt+0x6b4>
  401758:	ldr	x0, [sp, #48]
  40175c:	add	x1, x0, #0x1
  401760:	str	x1, [sp, #48]
  401764:	mov	w1, #0x5c                  	// #92
  401768:	strb	w1, [x0]
  40176c:	ldr	x0, [sp, #48]
  401770:	add	x1, x0, #0x1
  401774:	str	x1, [sp, #48]
  401778:	mov	w1, #0x6e                  	// #110
  40177c:	strb	w1, [x0]
  401780:	b	401884 <ferror@plt+0x6b4>
  401784:	bl	4010d0 <__ctype_b_loc@plt>
  401788:	ldr	x1, [x0]
  40178c:	ldr	x0, [sp, #56]
  401790:	ldrsb	w0, [x0]
  401794:	sxtb	x0, w0
  401798:	lsl	x0, x0, #1
  40179c:	add	x0, x1, x0
  4017a0:	ldrh	w0, [x0]
  4017a4:	and	w0, w0, #0x2000
  4017a8:	cmp	w0, #0x0
  4017ac:	b.eq	401808 <ferror@plt+0x638>  // b.none
  4017b0:	ldr	x0, [sp, #48]
  4017b4:	add	x1, x0, #0x1
  4017b8:	str	x1, [sp, #48]
  4017bc:	mov	w1, #0x27                  	// #39
  4017c0:	strb	w1, [x0]
  4017c4:	ldr	x0, [sp, #48]
  4017c8:	add	x1, x0, #0x1
  4017cc:	str	x1, [sp, #48]
  4017d0:	mov	w1, #0x5c                  	// #92
  4017d4:	strb	w1, [x0]
  4017d8:	ldr	x0, [sp, #48]
  4017dc:	add	x1, x0, #0x1
  4017e0:	str	x1, [sp, #48]
  4017e4:	ldr	x1, [sp, #56]
  4017e8:	ldrsb	w1, [x1]
  4017ec:	strb	w1, [x0]
  4017f0:	ldr	x0, [sp, #48]
  4017f4:	add	x1, x0, #0x1
  4017f8:	str	x1, [sp, #48]
  4017fc:	mov	w1, #0x27                  	// #39
  401800:	strb	w1, [x0]
  401804:	b	401884 <ferror@plt+0x6b4>
  401808:	ldr	x0, [sp, #56]
  40180c:	ldrsb	w0, [x0]
  401810:	cmp	w0, #0x27
  401814:	b.ne	40186c <ferror@plt+0x69c>  // b.any
  401818:	ldr	x0, [sp, #48]
  40181c:	add	x1, x0, #0x1
  401820:	str	x1, [sp, #48]
  401824:	mov	w1, #0x27                  	// #39
  401828:	strb	w1, [x0]
  40182c:	ldr	x0, [sp, #48]
  401830:	add	x1, x0, #0x1
  401834:	str	x1, [sp, #48]
  401838:	mov	w1, #0x5c                  	// #92
  40183c:	strb	w1, [x0]
  401840:	ldr	x0, [sp, #48]
  401844:	add	x1, x0, #0x1
  401848:	str	x1, [sp, #48]
  40184c:	mov	w1, #0x27                  	// #39
  401850:	strb	w1, [x0]
  401854:	ldr	x0, [sp, #48]
  401858:	add	x1, x0, #0x1
  40185c:	str	x1, [sp, #48]
  401860:	mov	w1, #0x27                  	// #39
  401864:	strb	w1, [x0]
  401868:	b	401884 <ferror@plt+0x6b4>
  40186c:	ldr	x0, [sp, #48]
  401870:	add	x1, x0, #0x1
  401874:	str	x1, [sp, #48]
  401878:	ldr	x1, [sp, #56]
  40187c:	ldrsb	w1, [x1]
  401880:	strb	w1, [x0]
  401884:	ldr	x0, [sp, #56]
  401888:	add	x0, x0, #0x1
  40188c:	str	x0, [sp, #56]
  401890:	ldr	x0, [sp, #56]
  401894:	ldrsb	w0, [x0]
  401898:	cmp	w0, #0x0
  40189c:	b.ne	40169c <ferror@plt+0x4cc>  // b.any
  4018a0:	ldr	x0, [sp, #48]
  4018a4:	add	x1, x0, #0x1
  4018a8:	str	x1, [sp, #48]
  4018ac:	mov	w1, #0x27                  	// #39
  4018b0:	strb	w1, [x0]
  4018b4:	ldr	x0, [sp, #48]
  4018b8:	add	x1, x0, #0x1
  4018bc:	str	x1, [sp, #48]
  4018c0:	strb	wzr, [x0]
  4018c4:	ldr	x1, [sp, #40]
  4018c8:	adrp	x0, 402000 <ferror@plt+0xe30>
  4018cc:	add	x0, x0, #0x8f8
  4018d0:	bl	401140 <printf@plt>
  4018d4:	ldr	x0, [sp, #40]
  4018d8:	bl	4010e0 <free@plt>
  4018dc:	ldp	x29, x30, [sp], #64
  4018e0:	ret
  4018e4:	stp	x29, x30, [sp, #-80]!
  4018e8:	mov	x29, sp
  4018ec:	str	x0, [sp, #40]
  4018f0:	str	x1, [sp, #32]
  4018f4:	str	w2, [sp, #28]
  4018f8:	str	wzr, [sp, #76]
  4018fc:	ldr	x0, [sp, #40]
  401900:	ldrb	w0, [x0, #40]
  401904:	and	w0, w0, #0x2
  401908:	and	w0, w0, #0xff
  40190c:	cmp	w0, #0x0
  401910:	b.eq	401920 <ferror@plt+0x750>  // b.none
  401914:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401918:	add	x0, x0, #0x180
  40191c:	str	wzr, [x0]
  401920:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401924:	add	x0, x0, #0x168
  401928:	str	wzr, [x0]
  40192c:	b	401ad4 <ferror@plt+0x904>
  401930:	ldr	w0, [sp, #72]
  401934:	cmp	w0, #0x3f
  401938:	b.eq	401948 <ferror@plt+0x778>  // b.none
  40193c:	ldr	w0, [sp, #72]
  401940:	cmp	w0, #0x3a
  401944:	b.ne	401954 <ferror@plt+0x784>  // b.any
  401948:	mov	w0, #0x1                   	// #1
  40194c:	str	w0, [sp, #76]
  401950:	b	401ad4 <ferror@plt+0x904>
  401954:	ldr	x0, [sp, #40]
  401958:	ldrb	w0, [x0, #40]
  40195c:	and	w0, w0, #0x4
  401960:	and	w0, w0, #0xff
  401964:	cmp	w0, #0x0
  401968:	b.ne	401ad4 <ferror@plt+0x904>  // b.any
  40196c:	ldr	w0, [sp, #72]
  401970:	cmp	w0, #0x0
  401974:	b.eq	401988 <ferror@plt+0x7b8>  // b.none
  401978:	ldr	w0, [sp, #72]
  40197c:	cmp	w0, #0x1
  401980:	b.eq	401a14 <ferror@plt+0x844>  // b.none
  401984:	b	401a50 <ferror@plt+0x880>
  401988:	ldr	x0, [sp, #40]
  40198c:	ldr	x1, [x0, #24]
  401990:	ldr	w0, [sp, #60]
  401994:	sxtw	x0, w0
  401998:	lsl	x0, x0, #5
  40199c:	add	x0, x1, x0
  4019a0:	ldr	x0, [x0]
  4019a4:	mov	x1, x0
  4019a8:	adrp	x0, 402000 <ferror@plt+0xe30>
  4019ac:	add	x0, x0, #0x900
  4019b0:	bl	401140 <printf@plt>
  4019b4:	ldr	x0, [sp, #40]
  4019b8:	ldr	x1, [x0, #24]
  4019bc:	ldr	w0, [sp, #60]
  4019c0:	sxtw	x0, w0
  4019c4:	lsl	x0, x0, #5
  4019c8:	add	x0, x1, x0
  4019cc:	ldr	w0, [x0, #8]
  4019d0:	cmp	w0, #0x0
  4019d4:	b.eq	401ad4 <ferror@plt+0x904>  // b.none
  4019d8:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4019dc:	add	x0, x0, #0x160
  4019e0:	ldr	x0, [x0]
  4019e4:	cmp	x0, #0x0
  4019e8:	b.eq	4019fc <ferror@plt+0x82c>  // b.none
  4019ec:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4019f0:	add	x0, x0, #0x160
  4019f4:	ldr	x0, [x0]
  4019f8:	b	401a04 <ferror@plt+0x834>
  4019fc:	adrp	x0, 402000 <ferror@plt+0xe30>
  401a00:	add	x0, x0, #0x908
  401a04:	mov	x1, x0
  401a08:	ldr	x0, [sp, #40]
  401a0c:	bl	401620 <ferror@plt+0x450>
  401a10:	b	401ad4 <ferror@plt+0x904>
  401a14:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401a18:	add	x0, x0, #0x160
  401a1c:	ldr	x0, [x0]
  401a20:	cmp	x0, #0x0
  401a24:	b.eq	401a38 <ferror@plt+0x868>  // b.none
  401a28:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401a2c:	add	x0, x0, #0x160
  401a30:	ldr	x0, [x0]
  401a34:	b	401a40 <ferror@plt+0x870>
  401a38:	adrp	x0, 402000 <ferror@plt+0xe30>
  401a3c:	add	x0, x0, #0x908
  401a40:	mov	x1, x0
  401a44:	ldr	x0, [sp, #40]
  401a48:	bl	401620 <ferror@plt+0x450>
  401a4c:	b	401ad4 <ferror@plt+0x904>
  401a50:	ldr	w1, [sp, #72]
  401a54:	adrp	x0, 402000 <ferror@plt+0xe30>
  401a58:	add	x0, x0, #0x910
  401a5c:	bl	401140 <printf@plt>
  401a60:	ldr	x0, [sp, #40]
  401a64:	ldr	x0, [x0, #8]
  401a68:	ldr	w1, [sp, #72]
  401a6c:	bl	401100 <strchr@plt>
  401a70:	str	x0, [sp, #64]
  401a74:	ldr	x0, [sp, #64]
  401a78:	cmp	x0, #0x0
  401a7c:	b.eq	401ad4 <ferror@plt+0x904>  // b.none
  401a80:	ldr	x0, [sp, #64]
  401a84:	add	x0, x0, #0x1
  401a88:	str	x0, [sp, #64]
  401a8c:	ldr	x0, [sp, #64]
  401a90:	ldrsb	w0, [x0]
  401a94:	cmp	w0, #0x3a
  401a98:	b.ne	401ad4 <ferror@plt+0x904>  // b.any
  401a9c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401aa0:	add	x0, x0, #0x160
  401aa4:	ldr	x0, [x0]
  401aa8:	cmp	x0, #0x0
  401aac:	b.eq	401ac0 <ferror@plt+0x8f0>  // b.none
  401ab0:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401ab4:	add	x0, x0, #0x160
  401ab8:	ldr	x0, [x0]
  401abc:	b	401ac8 <ferror@plt+0x8f8>
  401ac0:	adrp	x0, 402000 <ferror@plt+0xe30>
  401ac4:	add	x0, x0, #0x908
  401ac8:	mov	x1, x0
  401acc:	ldr	x0, [sp, #40]
  401ad0:	bl	401620 <ferror@plt+0x450>
  401ad4:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401ad8:	add	x0, x0, #0x188
  401adc:	ldr	x5, [x0]
  401ae0:	ldr	x0, [sp, #40]
  401ae4:	ldr	x1, [x0, #8]
  401ae8:	ldr	x0, [sp, #40]
  401aec:	ldr	x0, [x0, #24]
  401af0:	add	x2, sp, #0x3c
  401af4:	mov	x4, x2
  401af8:	mov	x3, x0
  401afc:	mov	x2, x1
  401b00:	ldr	x1, [sp, #32]
  401b04:	ldr	w0, [sp, #28]
  401b08:	blr	x5
  401b0c:	str	w0, [sp, #72]
  401b10:	ldr	w0, [sp, #72]
  401b14:	cmn	w0, #0x1
  401b18:	b.ne	401930 <ferror@plt+0x760>  // b.any
  401b1c:	ldr	x0, [sp, #40]
  401b20:	ldrb	w0, [x0, #40]
  401b24:	and	w0, w0, #0x4
  401b28:	and	w0, w0, #0xff
  401b2c:	cmp	w0, #0x0
  401b30:	b.ne	401ba0 <ferror@plt+0x9d0>  // b.any
  401b34:	adrp	x0, 402000 <ferror@plt+0xe30>
  401b38:	add	x0, x0, #0x918
  401b3c:	bl	401140 <printf@plt>
  401b40:	b	401b80 <ferror@plt+0x9b0>
  401b44:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401b48:	add	x0, x0, #0x168
  401b4c:	ldr	w0, [x0]
  401b50:	add	w2, w0, #0x1
  401b54:	adrp	x1, 414000 <ferror@plt+0x12e30>
  401b58:	add	x1, x1, #0x168
  401b5c:	str	w2, [x1]
  401b60:	sxtw	x0, w0
  401b64:	lsl	x0, x0, #3
  401b68:	ldr	x1, [sp, #32]
  401b6c:	add	x0, x1, x0
  401b70:	ldr	x0, [x0]
  401b74:	mov	x1, x0
  401b78:	ldr	x0, [sp, #40]
  401b7c:	bl	401620 <ferror@plt+0x450>
  401b80:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401b84:	add	x0, x0, #0x168
  401b88:	ldr	w0, [x0]
  401b8c:	ldr	w1, [sp, #28]
  401b90:	cmp	w1, w0
  401b94:	b.gt	401b44 <ferror@plt+0x974>
  401b98:	mov	w0, #0xa                   	// #10
  401b9c:	bl	401180 <putchar@plt>
  401ba0:	str	wzr, [sp, #60]
  401ba4:	b	401bd4 <ferror@plt+0xa04>
  401ba8:	ldr	x0, [sp, #40]
  401bac:	ldr	x1, [x0, #24]
  401bb0:	ldr	w0, [sp, #60]
  401bb4:	sxtw	x0, w0
  401bb8:	lsl	x0, x0, #5
  401bbc:	add	x0, x1, x0
  401bc0:	ldr	x0, [x0]
  401bc4:	bl	4010e0 <free@plt>
  401bc8:	ldr	w0, [sp, #60]
  401bcc:	add	w0, w0, #0x1
  401bd0:	str	w0, [sp, #60]
  401bd4:	ldr	x0, [sp, #40]
  401bd8:	ldr	w1, [x0, #36]
  401bdc:	ldr	w0, [sp, #60]
  401be0:	cmp	w1, w0
  401be4:	b.gt	401ba8 <ferror@plt+0x9d8>
  401be8:	ldr	x0, [sp, #40]
  401bec:	ldr	x0, [x0, #24]
  401bf0:	bl	4010e0 <free@plt>
  401bf4:	ldr	x0, [sp, #40]
  401bf8:	ldr	x0, [x0, #8]
  401bfc:	bl	4010e0 <free@plt>
  401c00:	ldr	x0, [sp, #40]
  401c04:	ldr	x0, [x0, #16]
  401c08:	bl	4010e0 <free@plt>
  401c0c:	ldr	w0, [sp, #76]
  401c10:	ldp	x29, x30, [sp], #80
  401c14:	ret
  401c18:	stp	x29, x30, [sp, #-48]!
  401c1c:	mov	x29, sp
  401c20:	str	x19, [sp, #16]
  401c24:	str	x0, [sp, #40]
  401c28:	ldr	x0, [sp, #40]
  401c2c:	cmp	x0, #0x0
  401c30:	b.eq	401c44 <ferror@plt+0xa74>  // b.none
  401c34:	ldr	x1, [sp, #40]
  401c38:	adrp	x0, 402000 <ferror@plt+0xe30>
  401c3c:	add	x0, x0, #0x920
  401c40:	bl	401130 <warnx@plt>
  401c44:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401c48:	add	x0, x0, #0x158
  401c4c:	ldr	x19, [x0]
  401c50:	adrp	x0, 402000 <ferror@plt+0xe30>
  401c54:	add	x0, x0, #0x928
  401c58:	bl	401190 <gettext@plt>
  401c5c:	mov	x1, x0
  401c60:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401c64:	add	x0, x0, #0x178
  401c68:	ldr	x0, [x0]
  401c6c:	mov	x2, x0
  401c70:	mov	x0, x19
  401c74:	bl	4011a0 <fprintf@plt>
  401c78:	mov	w0, #0x2                   	// #2
  401c7c:	bl	400fa0 <exit@plt>
  401c80:	stp	x29, x30, [sp, #-80]!
  401c84:	mov	x29, sp
  401c88:	str	x19, [sp, #16]
  401c8c:	str	x0, [sp, #56]
  401c90:	str	x1, [sp, #48]
  401c94:	str	w2, [sp, #44]
  401c98:	ldr	x0, [sp, #56]
  401c9c:	ldr	w0, [x0, #36]
  401ca0:	str	w0, [sp, #76]
  401ca4:	ldr	x0, [sp, #56]
  401ca8:	ldr	w1, [x0, #36]
  401cac:	ldr	x0, [sp, #56]
  401cb0:	ldr	w0, [x0, #32]
  401cb4:	cmp	w1, w0
  401cb8:	b.ne	401d00 <ferror@plt+0xb30>  // b.any
  401cbc:	ldr	x0, [sp, #56]
  401cc0:	ldr	w0, [x0, #32]
  401cc4:	add	w1, w0, #0x8
  401cc8:	ldr	x0, [sp, #56]
  401ccc:	str	w1, [x0, #32]
  401cd0:	ldr	x0, [sp, #56]
  401cd4:	ldr	x2, [x0, #24]
  401cd8:	ldr	x0, [sp, #56]
  401cdc:	ldr	w0, [x0, #32]
  401ce0:	sxtw	x0, w0
  401ce4:	lsl	x0, x0, #5
  401ce8:	mov	x1, x0
  401cec:	mov	x0, x2
  401cf0:	bl	40155c <ferror@plt+0x38c>
  401cf4:	mov	x1, x0
  401cf8:	ldr	x0, [sp, #56]
  401cfc:	str	x1, [x0, #24]
  401d00:	ldr	x0, [sp, #48]
  401d04:	cmp	x0, #0x0
  401d08:	b.eq	401d8c <ferror@plt+0xbbc>  // b.none
  401d0c:	ldr	x0, [sp, #56]
  401d10:	ldr	x1, [x0, #24]
  401d14:	ldrsw	x0, [sp, #76]
  401d18:	lsl	x0, x0, #5
  401d1c:	add	x0, x1, x0
  401d20:	ldr	w1, [sp, #44]
  401d24:	str	w1, [x0, #8]
  401d28:	ldr	x0, [sp, #56]
  401d2c:	ldr	x1, [x0, #24]
  401d30:	ldrsw	x0, [sp, #76]
  401d34:	lsl	x0, x0, #5
  401d38:	add	x0, x1, x0
  401d3c:	adrp	x1, 414000 <ferror@plt+0x12e30>
  401d40:	add	x1, x1, #0x190
  401d44:	str	x1, [x0, #16]
  401d48:	ldr	x0, [sp, #56]
  401d4c:	ldr	x1, [x0, #24]
  401d50:	ldrsw	x0, [sp, #76]
  401d54:	lsl	x0, x0, #5
  401d58:	add	x0, x1, x0
  401d5c:	ldr	x1, [sp, #56]
  401d60:	ldr	w1, [x1, #36]
  401d64:	str	w1, [x0, #24]
  401d68:	ldr	x0, [sp, #56]
  401d6c:	ldr	x1, [x0, #24]
  401d70:	ldrsw	x0, [sp, #76]
  401d74:	lsl	x0, x0, #5
  401d78:	add	x19, x1, x0
  401d7c:	ldr	x0, [sp, #48]
  401d80:	bl	4015b4 <ferror@plt+0x3e4>
  401d84:	str	x0, [x19]
  401d88:	b	401dec <ferror@plt+0xc1c>
  401d8c:	ldr	x0, [sp, #56]
  401d90:	ldr	x1, [x0, #24]
  401d94:	ldrsw	x0, [sp, #76]
  401d98:	lsl	x0, x0, #5
  401d9c:	add	x0, x1, x0
  401da0:	str	xzr, [x0]
  401da4:	ldr	x0, [sp, #56]
  401da8:	ldr	x1, [x0, #24]
  401dac:	ldrsw	x0, [sp, #76]
  401db0:	lsl	x0, x0, #5
  401db4:	add	x0, x1, x0
  401db8:	str	wzr, [x0, #8]
  401dbc:	ldr	x0, [sp, #56]
  401dc0:	ldr	x1, [x0, #24]
  401dc4:	ldrsw	x0, [sp, #76]
  401dc8:	lsl	x0, x0, #5
  401dcc:	add	x0, x1, x0
  401dd0:	str	xzr, [x0, #16]
  401dd4:	ldr	x0, [sp, #56]
  401dd8:	ldr	x1, [x0, #24]
  401ddc:	ldrsw	x0, [sp, #76]
  401de0:	lsl	x0, x0, #5
  401de4:	add	x0, x1, x0
  401de8:	str	wzr, [x0, #24]
  401dec:	nop
  401df0:	ldr	x19, [sp, #16]
  401df4:	ldp	x29, x30, [sp], #80
  401df8:	ret
  401dfc:	stp	x29, x30, [sp, #-64]!
  401e00:	mov	x29, sp
  401e04:	str	x0, [sp, #24]
  401e08:	str	x1, [sp, #16]
  401e0c:	adrp	x0, 402000 <ferror@plt+0xe30>
  401e10:	add	x1, x0, #0x950
  401e14:	ldr	x0, [sp, #16]
  401e18:	bl	400f70 <strtok@plt>
  401e1c:	str	x0, [sp, #48]
  401e20:	b	401f0c <ferror@plt+0xd3c>
  401e24:	ldr	x0, [sp, #48]
  401e28:	bl	400f80 <strlen@plt>
  401e2c:	str	x0, [sp, #40]
  401e30:	str	wzr, [sp, #60]
  401e34:	ldr	x0, [sp, #40]
  401e38:	cmp	x0, #0x0
  401e3c:	b.eq	401ef8 <ferror@plt+0xd28>  // b.none
  401e40:	ldr	x0, [sp, #40]
  401e44:	sub	x0, x0, #0x1
  401e48:	ldr	x1, [sp, #48]
  401e4c:	add	x0, x1, x0
  401e50:	ldrsb	w0, [x0]
  401e54:	cmp	w0, #0x3a
  401e58:	b.ne	401ed4 <ferror@plt+0xd04>  // b.any
  401e5c:	ldr	x0, [sp, #40]
  401e60:	sub	x0, x0, #0x2
  401e64:	ldr	x1, [sp, #48]
  401e68:	add	x0, x1, x0
  401e6c:	ldrsb	w0, [x0]
  401e70:	cmp	w0, #0x3a
  401e74:	b.ne	401e98 <ferror@plt+0xcc8>  // b.any
  401e78:	ldr	x0, [sp, #40]
  401e7c:	sub	x0, x0, #0x2
  401e80:	ldr	x1, [sp, #48]
  401e84:	add	x0, x1, x0
  401e88:	strb	wzr, [x0]
  401e8c:	mov	w0, #0x2                   	// #2
  401e90:	str	w0, [sp, #60]
  401e94:	b	401eb4 <ferror@plt+0xce4>
  401e98:	ldr	x0, [sp, #40]
  401e9c:	sub	x0, x0, #0x1
  401ea0:	ldr	x1, [sp, #48]
  401ea4:	add	x0, x1, x0
  401ea8:	strb	wzr, [x0]
  401eac:	mov	w0, #0x1                   	// #1
  401eb0:	str	w0, [sp, #60]
  401eb4:	ldr	x0, [sp, #48]
  401eb8:	ldrsb	w0, [x0]
  401ebc:	cmp	w0, #0x0
  401ec0:	b.ne	401ed4 <ferror@plt+0xd04>  // b.any
  401ec4:	adrp	x0, 402000 <ferror@plt+0xe30>
  401ec8:	add	x0, x0, #0x958
  401ecc:	bl	401190 <gettext@plt>
  401ed0:	bl	401c18 <ferror@plt+0xa48>
  401ed4:	ldr	w2, [sp, #60]
  401ed8:	ldr	x1, [sp, #48]
  401edc:	ldr	x0, [sp, #24]
  401ee0:	bl	401c80 <ferror@plt+0xab0>
  401ee4:	ldr	x0, [sp, #24]
  401ee8:	ldr	w0, [x0, #36]
  401eec:	add	w1, w0, #0x1
  401ef0:	ldr	x0, [sp, #24]
  401ef4:	str	w1, [x0, #36]
  401ef8:	adrp	x0, 402000 <ferror@plt+0xe30>
  401efc:	add	x1, x0, #0x950
  401f00:	mov	x0, #0x0                   	// #0
  401f04:	bl	400f70 <strtok@plt>
  401f08:	str	x0, [sp, #48]
  401f0c:	ldr	x0, [sp, #48]
  401f10:	cmp	x0, #0x0
  401f14:	b.ne	401e24 <ferror@plt+0xc54>  // b.any
  401f18:	mov	w2, #0x0                   	// #0
  401f1c:	mov	x1, #0x0                   	// #0
  401f20:	ldr	x0, [sp, #24]
  401f24:	bl	401c80 <ferror@plt+0xab0>
  401f28:	nop
  401f2c:	ldp	x29, x30, [sp], #64
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-32]!
  401f38:	mov	x29, sp
  401f3c:	str	x0, [sp, #24]
  401f40:	adrp	x0, 402000 <ferror@plt+0xe30>
  401f44:	add	x1, x0, #0x988
  401f48:	ldr	x0, [sp, #24]
  401f4c:	bl	4010b0 <strcmp@plt>
  401f50:	cmp	w0, #0x0
  401f54:	b.ne	401f60 <ferror@plt+0xd90>  // b.any
  401f58:	mov	w0, #0x0                   	// #0
  401f5c:	b	401fd0 <ferror@plt+0xe00>
  401f60:	adrp	x0, 402000 <ferror@plt+0xe30>
  401f64:	add	x1, x0, #0x990
  401f68:	ldr	x0, [sp, #24]
  401f6c:	bl	4010b0 <strcmp@plt>
  401f70:	cmp	w0, #0x0
  401f74:	b.ne	401f80 <ferror@plt+0xdb0>  // b.any
  401f78:	mov	w0, #0x0                   	// #0
  401f7c:	b	401fd0 <ferror@plt+0xe00>
  401f80:	adrp	x0, 402000 <ferror@plt+0xe30>
  401f84:	add	x1, x0, #0x998
  401f88:	ldr	x0, [sp, #24]
  401f8c:	bl	4010b0 <strcmp@plt>
  401f90:	cmp	w0, #0x0
  401f94:	b.ne	401fa0 <ferror@plt+0xdd0>  // b.any
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	b	401fd0 <ferror@plt+0xe00>
  401fa0:	adrp	x0, 402000 <ferror@plt+0xe30>
  401fa4:	add	x1, x0, #0x9a0
  401fa8:	ldr	x0, [sp, #24]
  401fac:	bl	4010b0 <strcmp@plt>
  401fb0:	cmp	w0, #0x0
  401fb4:	b.ne	401fc0 <ferror@plt+0xdf0>  // b.any
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	b	401fd0 <ferror@plt+0xe00>
  401fc0:	adrp	x0, 402000 <ferror@plt+0xe30>
  401fc4:	add	x0, x0, #0x9a8
  401fc8:	bl	401190 <gettext@plt>
  401fcc:	bl	401c18 <ferror@plt+0xa48>
  401fd0:	ldp	x29, x30, [sp], #32
  401fd4:	ret
  401fd8:	stp	x29, x30, [sp, #-32]!
  401fdc:	mov	x29, sp
  401fe0:	str	x19, [sp, #16]
  401fe4:	adrp	x0, 402000 <ferror@plt+0xe30>
  401fe8:	add	x0, x0, #0x9d8
  401fec:	bl	401190 <gettext@plt>
  401ff0:	mov	x2, x0
  401ff4:	adrp	x0, 414000 <ferror@plt+0x12e30>
  401ff8:	add	x0, x0, #0x170
  401ffc:	ldr	x0, [x0]
  402000:	mov	x1, x0
  402004:	mov	x0, x2
  402008:	bl	400f90 <fputs@plt>
  40200c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402010:	add	x0, x0, #0x9e8
  402014:	bl	401190 <gettext@plt>
  402018:	mov	x2, x0
  40201c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402020:	add	x0, x0, #0x178
  402024:	ldr	x0, [x0]
  402028:	mov	x1, x0
  40202c:	mov	x0, x2
  402030:	bl	401140 <printf@plt>
  402034:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402038:	add	x0, x0, #0x170
  40203c:	ldr	x0, [x0]
  402040:	mov	x1, x0
  402044:	mov	w0, #0xa                   	// #10
  402048:	bl	400fd0 <fputc@plt>
  40204c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402050:	add	x0, x0, #0xa80
  402054:	bl	401190 <gettext@plt>
  402058:	mov	x2, x0
  40205c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402060:	add	x0, x0, #0x170
  402064:	ldr	x0, [x0]
  402068:	mov	x1, x0
  40206c:	mov	x0, x2
  402070:	bl	400f90 <fputs@plt>
  402074:	adrp	x0, 402000 <ferror@plt+0xe30>
  402078:	add	x0, x0, #0xa98
  40207c:	bl	401190 <gettext@plt>
  402080:	mov	x2, x0
  402084:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402088:	add	x0, x0, #0x170
  40208c:	ldr	x0, [x0]
  402090:	mov	x1, x0
  402094:	mov	x0, x2
  402098:	bl	400f90 <fputs@plt>
  40209c:	adrp	x0, 402000 <ferror@plt+0xe30>
  4020a0:	add	x0, x0, #0xaa8
  4020a4:	bl	401190 <gettext@plt>
  4020a8:	mov	x2, x0
  4020ac:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4020b0:	add	x0, x0, #0x170
  4020b4:	ldr	x0, [x0]
  4020b8:	mov	x1, x0
  4020bc:	mov	x0, x2
  4020c0:	bl	400f90 <fputs@plt>
  4020c4:	adrp	x0, 402000 <ferror@plt+0xe30>
  4020c8:	add	x0, x0, #0xaf8
  4020cc:	bl	401190 <gettext@plt>
  4020d0:	mov	x2, x0
  4020d4:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4020d8:	add	x0, x0, #0x170
  4020dc:	ldr	x0, [x0]
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x2
  4020e8:	bl	400f90 <fputs@plt>
  4020ec:	adrp	x0, 402000 <ferror@plt+0xe30>
  4020f0:	add	x0, x0, #0xb40
  4020f4:	bl	401190 <gettext@plt>
  4020f8:	mov	x2, x0
  4020fc:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402100:	add	x0, x0, #0x170
  402104:	ldr	x0, [x0]
  402108:	mov	x1, x0
  40210c:	mov	x0, x2
  402110:	bl	400f90 <fputs@plt>
  402114:	adrp	x0, 402000 <ferror@plt+0xe30>
  402118:	add	x0, x0, #0xb90
  40211c:	bl	401190 <gettext@plt>
  402120:	mov	x2, x0
  402124:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402128:	add	x0, x0, #0x170
  40212c:	ldr	x0, [x0]
  402130:	mov	x1, x0
  402134:	mov	x0, x2
  402138:	bl	400f90 <fputs@plt>
  40213c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402140:	add	x0, x0, #0xbd8
  402144:	bl	401190 <gettext@plt>
  402148:	mov	x2, x0
  40214c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402150:	add	x0, x0, #0x170
  402154:	ldr	x0, [x0]
  402158:	mov	x1, x0
  40215c:	mov	x0, x2
  402160:	bl	400f90 <fputs@plt>
  402164:	adrp	x0, 402000 <ferror@plt+0xe30>
  402168:	add	x0, x0, #0xc20
  40216c:	bl	401190 <gettext@plt>
  402170:	mov	x2, x0
  402174:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402178:	add	x0, x0, #0x170
  40217c:	ldr	x0, [x0]
  402180:	mov	x1, x0
  402184:	mov	x0, x2
  402188:	bl	400f90 <fputs@plt>
  40218c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402190:	add	x0, x0, #0xc58
  402194:	bl	401190 <gettext@plt>
  402198:	mov	x2, x0
  40219c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4021a0:	add	x0, x0, #0x170
  4021a4:	ldr	x0, [x0]
  4021a8:	mov	x1, x0
  4021ac:	mov	x0, x2
  4021b0:	bl	400f90 <fputs@plt>
  4021b4:	adrp	x0, 402000 <ferror@plt+0xe30>
  4021b8:	add	x0, x0, #0xca8
  4021bc:	bl	401190 <gettext@plt>
  4021c0:	mov	x2, x0
  4021c4:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4021c8:	add	x0, x0, #0x170
  4021cc:	ldr	x0, [x0]
  4021d0:	mov	x1, x0
  4021d4:	mov	x0, x2
  4021d8:	bl	400f90 <fputs@plt>
  4021dc:	adrp	x0, 402000 <ferror@plt+0xe30>
  4021e0:	add	x0, x0, #0xce8
  4021e4:	bl	401190 <gettext@plt>
  4021e8:	mov	x2, x0
  4021ec:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4021f0:	add	x0, x0, #0x170
  4021f4:	ldr	x0, [x0]
  4021f8:	mov	x1, x0
  4021fc:	mov	x0, x2
  402200:	bl	400f90 <fputs@plt>
  402204:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402208:	add	x0, x0, #0x170
  40220c:	ldr	x0, [x0]
  402210:	mov	x1, x0
  402214:	mov	w0, #0xa                   	// #10
  402218:	bl	400fd0 <fputc@plt>
  40221c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402220:	add	x0, x0, #0xd20
  402224:	bl	401190 <gettext@plt>
  402228:	mov	x19, x0
  40222c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402230:	add	x0, x0, #0xd38
  402234:	bl	401190 <gettext@plt>
  402238:	mov	x4, x0
  40223c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402240:	add	x3, x0, #0xd48
  402244:	mov	x2, x19
  402248:	adrp	x0, 402000 <ferror@plt+0xe30>
  40224c:	add	x1, x0, #0xd58
  402250:	adrp	x0, 402000 <ferror@plt+0xe30>
  402254:	add	x0, x0, #0xd68
  402258:	bl	401140 <printf@plt>
  40225c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402260:	add	x0, x0, #0xd80
  402264:	bl	401190 <gettext@plt>
  402268:	mov	x2, x0
  40226c:	adrp	x0, 402000 <ferror@plt+0xe30>
  402270:	add	x1, x0, #0xda0
  402274:	mov	x0, x2
  402278:	bl	401140 <printf@plt>
  40227c:	mov	w0, #0x0                   	// #0
  402280:	bl	400fa0 <exit@plt>
  402284:	stp	x29, x30, [sp, #-112]!
  402288:	mov	x29, sp
  40228c:	stp	x19, x20, [sp, #16]
  402290:	str	w0, [sp, #44]
  402294:	str	x1, [sp, #32]
  402298:	stp	xzr, xzr, [sp, #56]
  40229c:	stp	xzr, xzr, [sp, #72]
  4022a0:	stp	xzr, xzr, [sp, #88]
  4022a4:	ldrb	w0, [sp, #96]
  4022a8:	orr	w0, w0, #0x8
  4022ac:	strb	w0, [sp, #96]
  4022b0:	adrp	x0, 402000 <ferror@plt+0xe30>
  4022b4:	add	x1, x0, #0x908
  4022b8:	mov	w0, #0x6                   	// #6
  4022bc:	bl	4011c0 <setlocale@plt>
  4022c0:	adrp	x0, 402000 <ferror@plt+0xe30>
  4022c4:	add	x1, x0, #0xdb0
  4022c8:	adrp	x0, 402000 <ferror@plt+0xe30>
  4022cc:	add	x0, x0, #0xdc8
  4022d0:	bl	401010 <bindtextdomain@plt>
  4022d4:	adrp	x0, 402000 <ferror@plt+0xe30>
  4022d8:	add	x0, x0, #0xdc8
  4022dc:	bl	401090 <textdomain@plt>
  4022e0:	bl	4014ec <ferror@plt+0x31c>
  4022e4:	adrp	x0, 402000 <ferror@plt+0xe30>
  4022e8:	add	x0, x0, #0xdd8
  4022ec:	bl	401170 <getenv@plt>
  4022f0:	cmp	x0, #0x0
  4022f4:	b.eq	402304 <ferror@plt+0x1134>  // b.none
  4022f8:	ldrb	w0, [sp, #96]
  4022fc:	orr	w0, w0, #0x1
  402300:	strb	w0, [sp, #96]
  402304:	ldr	w0, [sp, #44]
  402308:	cmp	w0, #0x1
  40230c:	b.ne	402348 <ferror@plt+0x1178>  // b.any
  402310:	ldrb	w0, [sp, #96]
  402314:	and	w0, w0, #0x1
  402318:	and	w0, w0, #0xff
  40231c:	cmp	w0, #0x0
  402320:	b.eq	402338 <ferror@plt+0x1168>  // b.none
  402324:	adrp	x0, 402000 <ferror@plt+0xe30>
  402328:	add	x0, x0, #0x918
  40232c:	bl	401080 <puts@plt>
  402330:	mov	w0, #0x0                   	// #0
  402334:	b	4027c4 <ferror@plt+0x15f4>
  402338:	adrp	x0, 402000 <ferror@plt+0xe30>
  40233c:	add	x0, x0, #0xdf0
  402340:	bl	401190 <gettext@plt>
  402344:	bl	401c18 <ferror@plt+0xa48>
  402348:	add	x0, sp, #0x38
  40234c:	mov	w2, #0x0                   	// #0
  402350:	mov	x1, #0x0                   	// #0
  402354:	bl	401c80 <ferror@plt+0xab0>
  402358:	adrp	x0, 414000 <ferror@plt+0x12e30>
  40235c:	add	x0, x0, #0x188
  402360:	adrp	x1, 401000 <malloc@plt>
  402364:	add	x1, x1, #0xa0
  402368:	str	x1, [x0]
  40236c:	ldr	x0, [sp, #32]
  402370:	add	x0, x0, #0x8
  402374:	ldr	x0, [x0]
  402378:	ldrsb	w0, [x0]
  40237c:	cmp	w0, #0x2d
  402380:	b.ne	402398 <ferror@plt+0x11c8>  // b.any
  402384:	ldrb	w0, [sp, #96]
  402388:	and	w0, w0, #0x1
  40238c:	and	w0, w0, #0xff
  402390:	cmp	w0, #0x0
  402394:	b.eq	402668 <ferror@plt+0x1498>  // b.none
  402398:	ldrb	w0, [sp, #96]
  40239c:	and	w0, w0, #0xfffffff7
  4023a0:	strb	w0, [sp, #96]
  4023a4:	ldr	x0, [sp, #32]
  4023a8:	add	x0, x0, #0x8
  4023ac:	ldr	x0, [x0]
  4023b0:	bl	400f80 <strlen@plt>
  4023b4:	add	x0, x0, #0x1
  4023b8:	bl	40150c <ferror@plt+0x33c>
  4023bc:	str	x0, [sp, #64]
  4023c0:	ldr	x20, [sp, #64]
  4023c4:	ldr	x0, [sp, #32]
  4023c8:	add	x0, x0, #0x8
  4023cc:	ldr	x19, [x0]
  4023d0:	ldr	x0, [sp, #32]
  4023d4:	add	x0, x0, #0x8
  4023d8:	ldr	x2, [x0]
  4023dc:	adrp	x0, 402000 <ferror@plt+0xe30>
  4023e0:	add	x1, x0, #0xe10
  4023e4:	mov	x0, x2
  4023e8:	bl	4010f0 <strspn@plt>
  4023ec:	add	x0, x19, x0
  4023f0:	mov	x1, x0
  4023f4:	mov	x0, x20
  4023f8:	bl	401120 <strcpy@plt>
  4023fc:	ldr	x0, [sp, #32]
  402400:	add	x0, x0, #0x8
  402404:	ldr	x1, [sp, #32]
  402408:	ldr	x1, [x1]
  40240c:	str	x1, [x0]
  402410:	ldr	x0, [sp, #32]
  402414:	add	x1, x0, #0x8
  402418:	ldr	w0, [sp, #44]
  40241c:	sub	w2, w0, #0x1
  402420:	add	x0, sp, #0x38
  402424:	bl	4018e4 <ferror@plt+0x714>
  402428:	b	4027c4 <ferror@plt+0x15f4>
  40242c:	ldr	w0, [sp, #108]
  402430:	cmp	w0, #0x75
  402434:	b.eq	402608 <ferror@plt+0x1438>  // b.none
  402438:	ldr	w0, [sp, #108]
  40243c:	cmp	w0, #0x75
  402440:	b.gt	402658 <ferror@plt+0x1488>
  402444:	ldr	w0, [sp, #108]
  402448:	cmp	w0, #0x73
  40244c:	b.eq	4025e0 <ferror@plt+0x1410>  // b.none
  402450:	ldr	w0, [sp, #108]
  402454:	cmp	w0, #0x73
  402458:	b.gt	402658 <ferror@plt+0x1488>
  40245c:	ldr	w0, [sp, #108]
  402460:	cmp	w0, #0x71
  402464:	b.eq	4025c0 <ferror@plt+0x13f0>  // b.none
  402468:	ldr	w0, [sp, #108]
  40246c:	cmp	w0, #0x71
  402470:	b.gt	402658 <ferror@plt+0x1488>
  402474:	ldr	w0, [sp, #108]
  402478:	cmp	w0, #0x6f
  40247c:	b.eq	402568 <ferror@plt+0x1398>  // b.none
  402480:	ldr	w0, [sp, #108]
  402484:	cmp	w0, #0x6f
  402488:	b.gt	402658 <ferror@plt+0x1488>
  40248c:	ldr	w0, [sp, #108]
  402490:	cmp	w0, #0x6e
  402494:	b.eq	4025a0 <ferror@plt+0x13d0>  // b.none
  402498:	ldr	w0, [sp, #108]
  40249c:	cmp	w0, #0x6e
  4024a0:	b.gt	402658 <ferror@plt+0x1488>
  4024a4:	ldr	w0, [sp, #108]
  4024a8:	cmp	w0, #0x6c
  4024ac:	b.eq	402588 <ferror@plt+0x13b8>  // b.none
  4024b0:	ldr	w0, [sp, #108]
  4024b4:	cmp	w0, #0x6c
  4024b8:	b.gt	402658 <ferror@plt+0x1488>
  4024bc:	ldr	w0, [sp, #108]
  4024c0:	cmp	w0, #0x68
  4024c4:	b.eq	402654 <ferror@plt+0x1484>  // b.none
  4024c8:	ldr	w0, [sp, #108]
  4024cc:	cmp	w0, #0x68
  4024d0:	b.gt	402658 <ferror@plt+0x1488>
  4024d4:	ldr	w0, [sp, #108]
  4024d8:	cmp	w0, #0x61
  4024dc:	b.eq	402550 <ferror@plt+0x1380>  // b.none
  4024e0:	ldr	w0, [sp, #108]
  4024e4:	cmp	w0, #0x61
  4024e8:	b.gt	402658 <ferror@plt+0x1488>
  4024ec:	ldr	w0, [sp, #108]
  4024f0:	cmp	w0, #0x56
  4024f4:	b.eq	402618 <ferror@plt+0x1448>  // b.none
  4024f8:	ldr	w0, [sp, #108]
  4024fc:	cmp	w0, #0x56
  402500:	b.gt	402658 <ferror@plt+0x1488>
  402504:	ldr	w0, [sp, #108]
  402508:	cmp	w0, #0x54
  40250c:	b.eq	4025f8 <ferror@plt+0x1428>  // b.none
  402510:	ldr	w0, [sp, #108]
  402514:	cmp	w0, #0x54
  402518:	b.gt	402658 <ferror@plt+0x1488>
  40251c:	ldr	w0, [sp, #108]
  402520:	cmp	w0, #0x51
  402524:	b.eq	4025d0 <ferror@plt+0x1400>  // b.none
  402528:	ldr	w0, [sp, #108]
  40252c:	cmp	w0, #0x51
  402530:	b.gt	402658 <ferror@plt+0x1488>
  402534:	ldr	w0, [sp, #108]
  402538:	cmp	w0, #0x3a
  40253c:	b.eq	40264c <ferror@plt+0x147c>  // b.none
  402540:	ldr	w0, [sp, #108]
  402544:	cmp	w0, #0x3f
  402548:	b.eq	40264c <ferror@plt+0x147c>  // b.none
  40254c:	b	402658 <ferror@plt+0x1488>
  402550:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402554:	add	x0, x0, #0x188
  402558:	adrp	x1, 400000 <_exit@plt-0xf60>
  40255c:	add	x1, x1, #0xfe0
  402560:	str	x1, [x0]
  402564:	b	402668 <ferror@plt+0x1498>
  402568:	ldr	x0, [sp, #64]
  40256c:	bl	4010e0 <free@plt>
  402570:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402574:	add	x0, x0, #0x160
  402578:	ldr	x0, [x0]
  40257c:	bl	4015b4 <ferror@plt+0x3e4>
  402580:	str	x0, [sp, #64]
  402584:	b	402668 <ferror@plt+0x1498>
  402588:	adrp	x0, 414000 <ferror@plt+0x12e30>
  40258c:	add	x0, x0, #0x160
  402590:	ldr	x1, [x0]
  402594:	add	x0, sp, #0x38
  402598:	bl	401dfc <ferror@plt+0xc2c>
  40259c:	b	402668 <ferror@plt+0x1498>
  4025a0:	ldr	x0, [sp, #72]
  4025a4:	bl	4010e0 <free@plt>
  4025a8:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4025ac:	add	x0, x0, #0x160
  4025b0:	ldr	x0, [x0]
  4025b4:	bl	4015b4 <ferror@plt+0x3e4>
  4025b8:	str	x0, [sp, #72]
  4025bc:	b	402668 <ferror@plt+0x1498>
  4025c0:	ldrb	w0, [sp, #96]
  4025c4:	orr	w0, w0, #0x2
  4025c8:	strb	w0, [sp, #96]
  4025cc:	b	402668 <ferror@plt+0x1498>
  4025d0:	ldrb	w0, [sp, #96]
  4025d4:	orr	w0, w0, #0x4
  4025d8:	strb	w0, [sp, #96]
  4025dc:	b	402668 <ferror@plt+0x1498>
  4025e0:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4025e4:	add	x0, x0, #0x160
  4025e8:	ldr	x0, [x0]
  4025ec:	bl	401f34 <ferror@plt+0xd64>
  4025f0:	str	w0, [sp, #56]
  4025f4:	b	402668 <ferror@plt+0x1498>
  4025f8:	ldr	x0, [sp, #80]
  4025fc:	bl	4010e0 <free@plt>
  402600:	mov	w0, #0x4                   	// #4
  402604:	b	4027c4 <ferror@plt+0x15f4>
  402608:	ldrb	w0, [sp, #96]
  40260c:	and	w0, w0, #0xfffffff7
  402610:	strb	w0, [sp, #96]
  402614:	b	402668 <ferror@plt+0x1498>
  402618:	adrp	x0, 402000 <ferror@plt+0xe30>
  40261c:	add	x0, x0, #0xe18
  402620:	bl	401190 <gettext@plt>
  402624:	mov	x3, x0
  402628:	adrp	x0, 414000 <ferror@plt+0x12e30>
  40262c:	add	x0, x0, #0x178
  402630:	ldr	x1, [x0]
  402634:	adrp	x0, 402000 <ferror@plt+0xe30>
  402638:	add	x2, x0, #0xe28
  40263c:	mov	x0, x3
  402640:	bl	401140 <printf@plt>
  402644:	mov	w0, #0x0                   	// #0
  402648:	bl	400fa0 <exit@plt>
  40264c:	mov	x0, #0x0                   	// #0
  402650:	bl	401c18 <ferror@plt+0xa48>
  402654:	bl	401fd8 <ferror@plt+0xe08>
  402658:	adrp	x0, 402000 <ferror@plt+0xe30>
  40265c:	add	x0, x0, #0xe40
  402660:	bl	401190 <gettext@plt>
  402664:	bl	401c18 <ferror@plt+0xa48>
  402668:	adrp	x0, 414000 <ferror@plt+0x12e30>
  40266c:	add	x0, x0, #0x150
  402670:	ldr	x1, [x0]
  402674:	mov	x4, #0x0                   	// #0
  402678:	adrp	x0, 402000 <ferror@plt+0xe30>
  40267c:	add	x3, x0, #0xf00
  402680:	mov	x2, x1
  402684:	ldr	x1, [sp, #32]
  402688:	ldr	w0, [sp, #44]
  40268c:	bl	4010a0 <getopt_long@plt>
  402690:	str	w0, [sp, #108]
  402694:	ldr	w0, [sp, #108]
  402698:	cmn	w0, #0x1
  40269c:	b.ne	40242c <ferror@plt+0x125c>  // b.any
  4026a0:	ldr	x0, [sp, #64]
  4026a4:	cmp	x0, #0x0
  4026a8:	b.ne	402718 <ferror@plt+0x1548>  // b.any
  4026ac:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4026b0:	add	x0, x0, #0x168
  4026b4:	ldr	w0, [x0]
  4026b8:	ldr	w1, [sp, #44]
  4026bc:	cmp	w1, w0
  4026c0:	b.gt	4026d4 <ferror@plt+0x1504>
  4026c4:	adrp	x0, 402000 <ferror@plt+0xe30>
  4026c8:	add	x0, x0, #0xdf0
  4026cc:	bl	401190 <gettext@plt>
  4026d0:	bl	401c18 <ferror@plt+0xa48>
  4026d4:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4026d8:	add	x0, x0, #0x168
  4026dc:	ldr	w0, [x0]
  4026e0:	sxtw	x0, w0
  4026e4:	lsl	x0, x0, #3
  4026e8:	ldr	x1, [sp, #32]
  4026ec:	add	x0, x1, x0
  4026f0:	ldr	x0, [x0]
  4026f4:	bl	4015b4 <ferror@plt+0x3e4>
  4026f8:	str	x0, [sp, #64]
  4026fc:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402700:	add	x0, x0, #0x168
  402704:	ldr	w0, [x0]
  402708:	add	w1, w0, #0x1
  40270c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402710:	add	x0, x0, #0x168
  402714:	str	w1, [x0]
  402718:	ldr	x0, [sp, #72]
  40271c:	cmp	x0, #0x0
  402720:	b.eq	402750 <ferror@plt+0x1580>  // b.none
  402724:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402728:	add	x0, x0, #0x168
  40272c:	ldr	w0, [x0]
  402730:	sxtw	x0, w0
  402734:	lsl	x0, x0, #3
  402738:	sub	x0, x0, #0x8
  40273c:	ldr	x1, [sp, #32]
  402740:	add	x0, x1, x0
  402744:	ldr	x1, [sp, #72]
  402748:	str	x1, [x0]
  40274c:	b	40277c <ferror@plt+0x15ac>
  402750:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402754:	add	x0, x0, #0x168
  402758:	ldr	w0, [x0]
  40275c:	sxtw	x0, w0
  402760:	lsl	x0, x0, #3
  402764:	sub	x0, x0, #0x8
  402768:	ldr	x1, [sp, #32]
  40276c:	add	x0, x1, x0
  402770:	ldr	x1, [sp, #32]
  402774:	ldr	x1, [x1]
  402778:	str	x1, [x0]
  40277c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  402780:	add	x0, x0, #0x168
  402784:	ldr	w0, [x0]
  402788:	sxtw	x0, w0
  40278c:	lsl	x0, x0, #3
  402790:	sub	x0, x0, #0x8
  402794:	ldr	x1, [sp, #32]
  402798:	add	x3, x1, x0
  40279c:	adrp	x0, 414000 <ferror@plt+0x12e30>
  4027a0:	add	x0, x0, #0x168
  4027a4:	ldr	w0, [x0]
  4027a8:	ldr	w1, [sp, #44]
  4027ac:	sub	w0, w1, w0
  4027b0:	add	w1, w0, #0x1
  4027b4:	add	x0, sp, #0x38
  4027b8:	mov	w2, w1
  4027bc:	mov	x1, x3
  4027c0:	bl	4018e4 <ferror@plt+0x714>
  4027c4:	ldp	x19, x20, [sp, #16]
  4027c8:	ldp	x29, x30, [sp], #112
  4027cc:	ret
  4027d0:	stp	x29, x30, [sp, #-64]!
  4027d4:	mov	x29, sp
  4027d8:	stp	x19, x20, [sp, #16]
  4027dc:	adrp	x20, 413000 <ferror@plt+0x11e30>
  4027e0:	add	x20, x20, #0xdf0
  4027e4:	stp	x21, x22, [sp, #32]
  4027e8:	adrp	x21, 413000 <ferror@plt+0x11e30>
  4027ec:	add	x21, x21, #0xde8
  4027f0:	sub	x20, x20, x21
  4027f4:	mov	w22, w0
  4027f8:	stp	x23, x24, [sp, #48]
  4027fc:	mov	x23, x1
  402800:	mov	x24, x2
  402804:	bl	400f20 <_exit@plt-0x40>
  402808:	cmp	xzr, x20, asr #3
  40280c:	b.eq	402838 <ferror@plt+0x1668>  // b.none
  402810:	asr	x20, x20, #3
  402814:	mov	x19, #0x0                   	// #0
  402818:	ldr	x3, [x21, x19, lsl #3]
  40281c:	mov	x2, x24
  402820:	add	x19, x19, #0x1
  402824:	mov	x1, x23
  402828:	mov	w0, w22
  40282c:	blr	x3
  402830:	cmp	x20, x19
  402834:	b.ne	402818 <ferror@plt+0x1648>  // b.any
  402838:	ldp	x19, x20, [sp, #16]
  40283c:	ldp	x21, x22, [sp, #32]
  402840:	ldp	x23, x24, [sp, #48]
  402844:	ldp	x29, x30, [sp], #64
  402848:	ret
  40284c:	nop
  402850:	ret
  402854:	nop
  402858:	adrp	x2, 414000 <ferror@plt+0x12e30>
  40285c:	mov	x1, #0x0                   	// #0
  402860:	ldr	x2, [x2, #328]
  402864:	b	400fc0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402868 <.fini>:
  402868:	stp	x29, x30, [sp, #-16]!
  40286c:	mov	x29, sp
  402870:	ldp	x29, x30, [sp], #16
  402874:	ret
