{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518967220214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518967220218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 15:20:19 2018 " "Processing started: Sun Feb 18 15:20:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518967220218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518967220218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518967220218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1518967220747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4multiplier.v 5 5 " "Found 5 design units, including 5 entities, in source file radix4multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplier " "Found entity 1: radix4multiplier" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""} { "Info" "ISGN_ENTITY_NAME" "2 calcVj " "Found entity 2: calcVj" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""} { "Info" "ISGN_ENTITY_NAME" "3 SELM " "Found entity 3: SELM" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplyByFour " "Found entity 4: multiplyByFour" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""} { "Info" "ISGN_ENTITY_NAME" "5 negateX " "Found entity 5: negateX" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "radix4adder_sv.sv" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "radix2adder.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "convention2rbr.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "radix2adderSerialBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "radix2adderParallelBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1518967220920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4adder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_new " "Found entity 1: radix4adder_new" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverter.v(9) " "Verilog HDL Declaration information at onTheFlyConverter.v(9): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverter.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1518967220968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontheflyconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file ontheflyconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverter " "Found entity 1: onTheFlyConverter" {  } { { "onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverterSignedDigit.v(10) " "Verilog HDL Declaration information at onTheFlyConverterSignedDigit.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverterSignedDigit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1518967220995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontheflyconvertersigneddigit.v 1 1 " "Found 1 design units, including 1 entities, in source file ontheflyconvertersigneddigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverterSignedDigit " "Found entity 1: onTheFlyConverterSignedDigit" {  } { { "onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/onTheFlyConverterSignedDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967220995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967220995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4addertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4addertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4AdderTestbench " "Found entity 1: radix4AdderTestbench" {  } { { "radix4AdderTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4AdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967221009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967221009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix4MultiplierTestbench.v(26) " "Verilog HDL information at radix4MultiplierTestbench.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "radix4MultiplierTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4MultiplierTestbench.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1518967221023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file radix4multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4MultiplierTestbench " "Found entity 1: radix4MultiplierTestbench" {  } { { "radix4MultiplierTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4MultiplierTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518967221024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967221024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file radix2multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518967221045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "radix4multiplier " "Elaborating entity \"radix4multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518967221199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 radix4multiplier.v(78) " "Verilog HDL assignment warning at radix4multiplier.v(78): truncated value with size 32 to match size of target (4)" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518967221203 "|radix4multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onTheFlyConverterSignedDigit onTheFlyConverterSignedDigit:CA_X " "Elaborating entity \"onTheFlyConverterSignedDigit\" for hierarchy \"onTheFlyConverterSignedDigit:CA_X\"" {  } { { "radix4multiplier.v" "CA_X" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcVj calcVj:Vj_1 " "Elaborating entity \"calcVj\" for hierarchy \"calcVj:Vj_1\"" {  } { { "radix4multiplier.v" "Vj_1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyByFour calcVj:Vj_1\|multiplyByFour:X_time_y " "Elaborating entity \"multiplyByFour\" for hierarchy \"calcVj:Vj_1\|multiplyByFour:X_time_y\"" {  } { { "radix4multiplier.v" "X_time_y" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negateX calcVj:Vj_1\|multiplyByFour:X_time_y\|negateX:negate1 " "Elaborating entity \"negateX\" for hierarchy \"calcVj:Vj_1\|multiplyByFour:X_time_y\|negateX:negate1\"" {  } { { "radix4multiplier.v" "negate1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4multiplier.v(442) " "Verilog HDL assignment warning at radix4multiplier.v(442): truncated value with size 32 to match size of target (3)" {  } { { "radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518967221375 "|radix4multiplier|calcVj:Vj_1|multiplyByFour:X_time_y|negateX:negate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4adder_new calcVj:Vj_1\|multiplyByFour:X_time_y\|radix4adder_new:adder_pos_two " "Elaborating entity \"radix4adder_new\" for hierarchy \"calcVj:Vj_1\|multiplyByFour:X_time_y\|radix4adder_new:adder_pos_two\"" {  } { { "radix4multiplier.v" "adder_pos_two" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221425 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum radix4adder_new.v(35) " "Verilog HDL Always Construct warning at radix4adder_new.v(35): variable \"sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1518967221433 "|radix4multiplier|calcVj:Vj_1|multiplyByFour:X_time_y|radix4adder_new:adder_pos_two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(35) " "Verilog HDL assignment warning at radix4adder_new.v(35): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518967221442 "|radix4multiplier|calcVj:Vj_1|multiplyByFour:X_time_y|radix4adder_new:adder_pos_two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(41) " "Verilog HDL assignment warning at radix4adder_new.v(41): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518967221444 "|radix4multiplier|calcVj:Vj_1|multiplyByFour:X_time_y|radix4adder_new:adder_pos_two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(45) " "Verilog HDL assignment warning at radix4adder_new.v(45): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4adder_new.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1518967221445 "|radix4multiplier|calcVj:Vj_1|multiplyByFour:X_time_y|radix4adder_new:adder_pos_two"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELM calcVj:Vj_1\|SELM:selm_1 " "Elaborating entity \"SELM\" for hierarchy \"calcVj:Vj_1\|SELM:selm_1\"" {  } { { "radix4multiplier.v" "selm_1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/radix4multiplier.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518967221519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1518967222775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518967224643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file /Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1518967225311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518967225686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518967225686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518967226050 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518967226050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518967226050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518967226050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518967226161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 18 15:20:26 2018 " "Processing ended: Sun Feb 18 15:20:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518967226161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518967226161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518967226161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518967226161 ""}
