
B3_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ed0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  08006070  08006070  00007070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006380  08006380  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006380  08006380  00007380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006388  08006388  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006388  08006388  00007388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800638c  0800638c  0000738c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006390  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  2000006c  080063fc  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000354  080063fc  00008354  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e71f  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f9f  00000000  00000000  000167bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00018760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa6  00000000  00000000  000194f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e08  00000000  00000000  00019f96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8d4  00000000  00000000  00030d9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009927d  00000000  00000000  00040672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d98ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ea0  00000000  00000000  000d9934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000dd7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006058 	.word	0x08006058

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08006058 	.word	0x08006058

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <ADC_Select_CH>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ADC_Select_CH(int CH)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
ADC_ChannelConfTypeDef sConfig = {0};
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	605a      	str	r2, [r3, #4]
 80005ce:	609a      	str	r2, [r3, #8]
 80005d0:	60da      	str	r2, [r3, #12]
switch(CH)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2b0f      	cmp	r3, #15
 80005d6:	f200 814b 	bhi.w	8000870 <ADC_Select_CH+0x2b4>
 80005da:	a201      	add	r2, pc, #4	@ (adr r2, 80005e0 <ADC_Select_CH+0x24>)
 80005dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e0:	08000621 	.word	0x08000621
 80005e4:	08000643 	.word	0x08000643
 80005e8:	08000665 	.word	0x08000665
 80005ec:	08000687 	.word	0x08000687
 80005f0:	080006a9 	.word	0x080006a9
 80005f4:	080006cb 	.word	0x080006cb
 80005f8:	080006ed 	.word	0x080006ed
 80005fc:	0800070f 	.word	0x0800070f
 8000600:	08000731 	.word	0x08000731
 8000604:	08000753 	.word	0x08000753
 8000608:	08000773 	.word	0x08000773
 800060c:	08000793 	.word	0x08000793
 8000610:	080007b3 	.word	0x080007b3
 8000614:	080007d3 	.word	0x080007d3
 8000618:	080007f3 	.word	0x080007f3
 800061c:	08000813 	.word	0x08000813
{
case 0:
sConfig.Channel = ADC_CHANNEL_0;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000624:	2301      	movs	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	4619      	mov	r1, r3
 800062e:	4892      	ldr	r0, [pc, #584]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000630:	f001 fe44 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	f000 80fb 	beq.w	8000832 <ADC_Select_CH+0x276>
{
Error_Handler();
 800063c:	f001 f9d8 	bl	80019f0 <Error_Handler>
}
break;
 8000640:	e0f7      	b.n	8000832 <ADC_Select_CH+0x276>
case 1:
sConfig.Channel = ADC_CHANNEL_1;
 8000642:	2301      	movs	r3, #1
 8000644:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000646:	2301      	movs	r3, #1
 8000648:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800064a:	f107 0308 	add.w	r3, r7, #8
 800064e:	4619      	mov	r1, r3
 8000650:	4889      	ldr	r0, [pc, #548]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000652:	f001 fe33 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	f000 80ec 	beq.w	8000836 <ADC_Select_CH+0x27a>
{
Error_Handler();
 800065e:	f001 f9c7 	bl	80019f0 <Error_Handler>
}
break;
 8000662:	e0e8      	b.n	8000836 <ADC_Select_CH+0x27a>
case 2:
sConfig.Channel = ADC_CHANNEL_2;
 8000664:	2302      	movs	r3, #2
 8000666:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000668:	2301      	movs	r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	4619      	mov	r1, r3
 8000672:	4881      	ldr	r0, [pc, #516]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000674:	f001 fe22 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	f000 80dd 	beq.w	800083a <ADC_Select_CH+0x27e>
{
Error_Handler();
 8000680:	f001 f9b6 	bl	80019f0 <Error_Handler>
}
break;
 8000684:	e0d9      	b.n	800083a <ADC_Select_CH+0x27e>
case 3:
sConfig.Channel = ADC_CHANNEL_3;
 8000686:	2303      	movs	r3, #3
 8000688:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	4619      	mov	r1, r3
 8000694:	4878      	ldr	r0, [pc, #480]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000696:	f001 fe11 	bl	80022bc <HAL_ADC_ConfigChannel>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	f000 80ce 	beq.w	800083e <ADC_Select_CH+0x282>
{
Error_Handler();
 80006a2:	f001 f9a5 	bl	80019f0 <Error_Handler>
}
break;
 80006a6:	e0ca      	b.n	800083e <ADC_Select_CH+0x282>
case 4:
sConfig.Channel = ADC_CHANNEL_4;
 80006a8:	2304      	movs	r3, #4
 80006aa:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80006ac:	2301      	movs	r3, #1
 80006ae:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b0:	f107 0308 	add.w	r3, r7, #8
 80006b4:	4619      	mov	r1, r3
 80006b6:	4870      	ldr	r0, [pc, #448]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80006b8:	f001 fe00 	bl	80022bc <HAL_ADC_ConfigChannel>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	f000 80bf 	beq.w	8000842 <ADC_Select_CH+0x286>
{
Error_Handler();
 80006c4:	f001 f994 	bl	80019f0 <Error_Handler>
}
break;
 80006c8:	e0bb      	b.n	8000842 <ADC_Select_CH+0x286>
case 5:
sConfig.Channel = ADC_CHANNEL_5;
 80006ca:	2305      	movs	r3, #5
 80006cc:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80006ce:	2301      	movs	r3, #1
 80006d0:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	4619      	mov	r1, r3
 80006d8:	4867      	ldr	r0, [pc, #412]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80006da:	f001 fdef 	bl	80022bc <HAL_ADC_ConfigChannel>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	f000 80b0 	beq.w	8000846 <ADC_Select_CH+0x28a>
{
Error_Handler();
 80006e6:	f001 f983 	bl	80019f0 <Error_Handler>
}
break;
 80006ea:	e0ac      	b.n	8000846 <ADC_Select_CH+0x28a>
case 6:
sConfig.Channel = ADC_CHANNEL_6;
 80006ec:	2306      	movs	r3, #6
 80006ee:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80006f0:	2301      	movs	r3, #1
 80006f2:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f4:	f107 0308 	add.w	r3, r7, #8
 80006f8:	4619      	mov	r1, r3
 80006fa:	485f      	ldr	r0, [pc, #380]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80006fc:	f001 fdde 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	f000 80a1 	beq.w	800084a <ADC_Select_CH+0x28e>
{
Error_Handler();
 8000708:	f001 f972 	bl	80019f0 <Error_Handler>
}
break;
 800070c:	e09d      	b.n	800084a <ADC_Select_CH+0x28e>
case 7:
sConfig.Channel = ADC_CHANNEL_7;
 800070e:	2307      	movs	r3, #7
 8000710:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000712:	2301      	movs	r3, #1
 8000714:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000716:	f107 0308 	add.w	r3, r7, #8
 800071a:	4619      	mov	r1, r3
 800071c:	4856      	ldr	r0, [pc, #344]	@ (8000878 <ADC_Select_CH+0x2bc>)
 800071e:	f001 fdcd 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	f000 8092 	beq.w	800084e <ADC_Select_CH+0x292>
{
Error_Handler();
 800072a:	f001 f961 	bl	80019f0 <Error_Handler>
}
break;
 800072e:	e08e      	b.n	800084e <ADC_Select_CH+0x292>
case 8:
sConfig.Channel = ADC_CHANNEL_8;
 8000730:	2308      	movs	r3, #8
 8000732:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000734:	2301      	movs	r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	4619      	mov	r1, r3
 800073e:	484e      	ldr	r0, [pc, #312]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000740:	f001 fdbc 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	f000 8083 	beq.w	8000852 <ADC_Select_CH+0x296>
{
Error_Handler();
 800074c:	f001 f950 	bl	80019f0 <Error_Handler>
}
break;
 8000750:	e07f      	b.n	8000852 <ADC_Select_CH+0x296>
case 9:
sConfig.Channel = ADC_CHANNEL_9;
 8000752:	2309      	movs	r3, #9
 8000754:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000756:	2301      	movs	r3, #1
 8000758:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	4619      	mov	r1, r3
 8000760:	4845      	ldr	r0, [pc, #276]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000762:	f001 fdab 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d074      	beq.n	8000856 <ADC_Select_CH+0x29a>
{
Error_Handler();
 800076c:	f001 f940 	bl	80019f0 <Error_Handler>
}
break;
 8000770:	e071      	b.n	8000856 <ADC_Select_CH+0x29a>
case 10:
sConfig.Channel = ADC_CHANNEL_10;
 8000772:	230a      	movs	r3, #10
 8000774:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000776:	2301      	movs	r3, #1
 8000778:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077a:	f107 0308 	add.w	r3, r7, #8
 800077e:	4619      	mov	r1, r3
 8000780:	483d      	ldr	r0, [pc, #244]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000782:	f001 fd9b 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d066      	beq.n	800085a <ADC_Select_CH+0x29e>
{
Error_Handler();
 800078c:	f001 f930 	bl	80019f0 <Error_Handler>
}
break;
 8000790:	e063      	b.n	800085a <ADC_Select_CH+0x29e>
case 11:
sConfig.Channel = ADC_CHANNEL_11;
 8000792:	230b      	movs	r3, #11
 8000794:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000796:	2301      	movs	r3, #1
 8000798:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	4619      	mov	r1, r3
 80007a0:	4835      	ldr	r0, [pc, #212]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80007a2:	f001 fd8b 	bl	80022bc <HAL_ADC_ConfigChannel>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d058      	beq.n	800085e <ADC_Select_CH+0x2a2>
{
Error_Handler();
 80007ac:	f001 f920 	bl	80019f0 <Error_Handler>
}
break;
 80007b0:	e055      	b.n	800085e <ADC_Select_CH+0x2a2>
case 12:
sConfig.Channel = ADC_CHANNEL_12;
 80007b2:	230c      	movs	r3, #12
 80007b4:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ba:	f107 0308 	add.w	r3, r7, #8
 80007be:	4619      	mov	r1, r3
 80007c0:	482d      	ldr	r0, [pc, #180]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80007c2:	f001 fd7b 	bl	80022bc <HAL_ADC_ConfigChannel>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d04a      	beq.n	8000862 <ADC_Select_CH+0x2a6>
{
Error_Handler();
 80007cc:	f001 f910 	bl	80019f0 <Error_Handler>
}
break;
 80007d0:	e047      	b.n	8000862 <ADC_Select_CH+0x2a6>
case 13:
sConfig.Channel = ADC_CHANNEL_13;
 80007d2:	230d      	movs	r3, #13
 80007d4:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80007d6:	2301      	movs	r3, #1
 80007d8:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007da:	f107 0308 	add.w	r3, r7, #8
 80007de:	4619      	mov	r1, r3
 80007e0:	4825      	ldr	r0, [pc, #148]	@ (8000878 <ADC_Select_CH+0x2bc>)
 80007e2:	f001 fd6b 	bl	80022bc <HAL_ADC_ConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d03c      	beq.n	8000866 <ADC_Select_CH+0x2aa>
{
Error_Handler();
 80007ec:	f001 f900 	bl	80019f0 <Error_Handler>
}
break;
 80007f0:	e039      	b.n	8000866 <ADC_Select_CH+0x2aa>
case 14:
sConfig.Channel = ADC_CHANNEL_14;
 80007f2:	230e      	movs	r3, #14
 80007f4:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	4619      	mov	r1, r3
 8000800:	481d      	ldr	r0, [pc, #116]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000802:	f001 fd5b 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d02e      	beq.n	800086a <ADC_Select_CH+0x2ae>
{
Error_Handler();
 800080c:	f001 f8f0 	bl	80019f0 <Error_Handler>
}
break;
 8000810:	e02b      	b.n	800086a <ADC_Select_CH+0x2ae>
case 15:
sConfig.Channel = ADC_CHANNEL_15;
 8000812:	230f      	movs	r3, #15
 8000814:	60bb      	str	r3, [r7, #8]
sConfig.Rank = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081a:	f107 0308 	add.w	r3, r7, #8
 800081e:	4619      	mov	r1, r3
 8000820:	4815      	ldr	r0, [pc, #84]	@ (8000878 <ADC_Select_CH+0x2bc>)
 8000822:	f001 fd4b 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d020      	beq.n	800086e <ADC_Select_CH+0x2b2>
{
Error_Handler();
 800082c:	f001 f8e0 	bl	80019f0 <Error_Handler>
}
break;
 8000830:	e01d      	b.n	800086e <ADC_Select_CH+0x2b2>
break;
 8000832:	bf00      	nop
 8000834:	e01c      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000836:	bf00      	nop
 8000838:	e01a      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800083a:	bf00      	nop
 800083c:	e018      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800083e:	bf00      	nop
 8000840:	e016      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000842:	bf00      	nop
 8000844:	e014      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000846:	bf00      	nop
 8000848:	e012      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800084a:	bf00      	nop
 800084c:	e010      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800084e:	bf00      	nop
 8000850:	e00e      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000852:	bf00      	nop
 8000854:	e00c      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000856:	bf00      	nop
 8000858:	e00a      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800085a:	bf00      	nop
 800085c:	e008      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800085e:	bf00      	nop
 8000860:	e006      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000862:	bf00      	nop
 8000864:	e004      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 8000866:	bf00      	nop
 8000868:	e002      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800086a:	bf00      	nop
 800086c:	e000      	b.n	8000870 <ADC_Select_CH+0x2b4>
break;
 800086e:	bf00      	nop
}
}
 8000870:	bf00      	nop
 8000872:	3718      	adds	r7, #24
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	2000009c 	.word	0x2000009c

0800087c <ADC_poll>:

int ADC_poll(){
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0

	ADC_Select_CH(7);
 8000882:	2007      	movs	r0, #7
 8000884:	f7ff fe9a 	bl	80005bc <ADC_Select_CH>
	  HAL_ADC_Start(&hadc1);
 8000888:	480a      	ldr	r0, [pc, #40]	@ (80008b4 <ADC_poll+0x38>)
 800088a:	f001 fb97 	bl	8001fbc <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 800088e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000892:	4808      	ldr	r0, [pc, #32]	@ (80008b4 <ADC_poll+0x38>)
 8000894:	f001 fc79 	bl	800218a <HAL_ADC_PollForConversion>
	  uint8_t ADC_CH7 = HAL_ADC_GetValue(&hadc1);
 8000898:	4806      	ldr	r0, [pc, #24]	@ (80008b4 <ADC_poll+0x38>)
 800089a:	f001 fd01 	bl	80022a0 <HAL_ADC_GetValue>
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	  HAL_ADC_Stop(&hadc1);
 80008a2:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <ADC_poll+0x38>)
 80008a4:	f001 fc3e 	bl	8002124 <HAL_ADC_Stop>
	return ADC_CH7;
 80008a8:	79fb      	ldrb	r3, [r7, #7]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000009c 	.word	0x2000009c

080008b8 <setledpin>:



//0 = purple, 1 = red, 2 = green, 3 = blue
void setledpin(int channel){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
	switch(channel){
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2b03      	cmp	r3, #3
 80008c4:	d836      	bhi.n	8000934 <setledpin+0x7c>
 80008c6:	a201      	add	r2, pc, #4	@ (adr r2, 80008cc <setledpin+0x14>)
 80008c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008cc:	080008dd 	.word	0x080008dd
 80008d0:	080008f3 	.word	0x080008f3
 80008d4:	08000909 	.word	0x08000909
 80008d8:	0800091f 	.word	0x0800091f
	case 0:
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin | GREEN_Pin, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	210e      	movs	r1, #14
 80008e0:	4819      	ldr	r0, [pc, #100]	@ (8000948 <setledpin+0x90>)
 80008e2:	f002 fa49 	bl	8002d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2106      	movs	r1, #6
 80008ea:	4817      	ldr	r0, [pc, #92]	@ (8000948 <setledpin+0x90>)
 80008ec:	f002 fa44 	bl	8002d78 <HAL_GPIO_WritePin>
		break;
 80008f0:	e026      	b.n	8000940 <setledpin+0x88>
	case 1:
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin | GREEN_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	210e      	movs	r1, #14
 80008f6:	4814      	ldr	r0, [pc, #80]	@ (8000948 <setledpin+0x90>)
 80008f8:	f002 fa3e 	bl	8002d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	2104      	movs	r1, #4
 8000900:	4811      	ldr	r0, [pc, #68]	@ (8000948 <setledpin+0x90>)
 8000902:	f002 fa39 	bl	8002d78 <HAL_GPIO_WritePin>
		break;
 8000906:	e01b      	b.n	8000940 <setledpin+0x88>
	case 2:
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin | GREEN_Pin, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	210e      	movs	r1, #14
 800090c:	480e      	ldr	r0, [pc, #56]	@ (8000948 <setledpin+0x90>)
 800090e:	f002 fa33 	bl	8002d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_GPIO_Port, GREEN_Pin, GPIO_PIN_SET);
 8000912:	2201      	movs	r2, #1
 8000914:	2108      	movs	r1, #8
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <setledpin+0x90>)
 8000918:	f002 fa2e 	bl	8002d78 <HAL_GPIO_WritePin>
		break;
 800091c:	e010      	b.n	8000940 <setledpin+0x88>
	case 3:
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin | GREEN_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	210e      	movs	r1, #14
 8000922:	4809      	ldr	r0, [pc, #36]	@ (8000948 <setledpin+0x90>)
 8000924:	f002 fa28 	bl	8002d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_GPIO_Port, BLUE_Pin, GPIO_PIN_SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2102      	movs	r1, #2
 800092c:	4806      	ldr	r0, [pc, #24]	@ (8000948 <setledpin+0x90>)
 800092e:	f002 fa23 	bl	8002d78 <HAL_GPIO_WritePin>
		break;
 8000932:	e005      	b.n	8000940 <setledpin+0x88>
	default:
		//error (only happens if channel val>3).
		HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin | BLUE_Pin | GREEN_Pin, GPIO_PIN_RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	210e      	movs	r1, #14
 8000938:	4803      	ldr	r0, [pc, #12]	@ (8000948 <setledpin+0x90>)
 800093a:	f002 fa1d 	bl	8002d78 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(RED_GPIO_Port, BLUE_Pin|RED_Pin|GREEN_Pin, GPIO_PIN_SET);
		break;
 800093e:	bf00      	nop
	}
}
 8000940:	bf00      	nop
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40020800 	.word	0x40020800

0800094c <pipeMeter>:

void pipeMeter(int channel) {
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = pipeline_positions[channel];
 8000954:	4a06      	ldr	r2, [pc, #24]	@ (8000970 <pipeMeter+0x24>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800095c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	20000000 	.word	0x20000000

08000974 <get_rpm>:

uint8_t rcv_intpt_flag = 0;
void get_rpm(void) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
    // Calculate RPM only if we have more than 1 tick (at least 1 full rotation)
    if (rpm_tick_count >= 20) {  // Only calculate RPM once 20 ticks have been counted
 800097a:	4b13      	ldr	r3, [pc, #76]	@ (80009c8 <get_rpm+0x54>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b13      	cmp	r3, #19
 8000980:	d91e      	bls.n	80009c0 <get_rpm+0x4c>
        uint32_t current_time = HAL_GetTick();  // Current time in ms
 8000982:	f001 faa7 	bl	8001ed4 <HAL_GetTick>
 8000986:	6078      	str	r0, [r7, #4]
        rpm_tick_count_diff = current_time - last_tick_time;  // Time difference in ms
 8000988:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <get_rpm+0x58>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	4a0f      	ldr	r2, [pc, #60]	@ (80009d0 <get_rpm+0x5c>)
 8000992:	6013      	str	r3, [r2, #0]

        // Calculate RPM if the time difference is valid
        if (rpm_tick_count_diff > 0) {
 8000994:	4b0e      	ldr	r3, [pc, #56]	@ (80009d0 <get_rpm+0x5c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d008      	beq.n	80009ae <get_rpm+0x3a>
            // RPM = (60,000 ms per minute) / (time for 1 full rotation in ms)
            rpm = 60000 / (rpm_tick_count_diff);  // Divide by 20 to account for 20 slots per rotation
 800099c:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <get_rpm+0x5c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80009a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80009a8:	4a0a      	ldr	r2, [pc, #40]	@ (80009d4 <get_rpm+0x60>)
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	e002      	b.n	80009b4 <get_rpm+0x40>
        } else {
        	rpm = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <get_rpm+0x60>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
        }

        // Update the last tick time
        last_tick_time = current_time;
 80009b4:	4a05      	ldr	r2, [pc, #20]	@ (80009cc <get_rpm+0x58>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6013      	str	r3, [r2, #0]

        // Reset the tick count for the next calculation cycle
        rpm_tick_count = 0;
 80009ba:	4b03      	ldr	r3, [pc, #12]	@ (80009c8 <get_rpm+0x54>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
    }

}
 80009c0:	bf00      	nop
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000088 	.word	0x20000088
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	20000090 	.word	0x20000090
 80009d4:	20000094 	.word	0x20000094

080009d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b0bb      	sub	sp, #236	@ 0xec
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009de:	f001 fa13 	bl	8001e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009e2:	f000 fd4b 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e6:	f000 feff 	bl	80017e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009ea:	f000 fed3 	bl	8001794 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80009ee:	f000 fdf7 	bl	80015e0 <MX_TIM2_Init>
  MX_ADC1_Init();
 80009f2:	f000 fda3 	bl	800153c <MX_ADC1_Init>
  MX_TIM5_Init();
 80009f6:	f000 fe7f 	bl	80016f8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 80009fa:	486c      	ldr	r0, [pc, #432]	@ (8000bac <main+0x1d4>)
 80009fc:	f002 fe6e 	bl	80036dc <HAL_TIM_Base_Init>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000a00:	2100      	movs	r1, #0
 8000a02:	486a      	ldr	r0, [pc, #424]	@ (8000bac <main+0x1d4>)
 8000a04:	f002 ff76 	bl	80038f4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000a08:	2104      	movs	r1, #4
 8000a0a:	4868      	ldr	r0, [pc, #416]	@ (8000bac <main+0x1d4>)
 8000a0c:	f002 ff72 	bl	80038f4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000a10:	2108      	movs	r1, #8
 8000a12:	4866      	ldr	r0, [pc, #408]	@ (8000bac <main+0x1d4>)
 8000a14:	f002 ff6e 	bl	80038f4 <HAL_TIM_PWM_Start>
    int TIM2_Ch1_DCVAL = 500;
 8000a18:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    int TIM2_Ch1_STEP = 20;
 8000a20:	2314      	movs	r3, #20
 8000a22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    TIM2->PSC = 16-1;
 8000a26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a2a:	220f      	movs	r2, #15
 8000a2c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 20000-1;
 8000a2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a32:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000a36:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->CCR1 = TIM2_Ch1_DCVAL;
 8000a38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000a40:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM2->CCR2 = 0;
 8000a42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a46:	2200      	movs	r2, #0
 8000a48:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR3 = 0;
 8000a4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a4e:	2200      	movs	r2, #0
 8000a50:	63da      	str	r2, [r3, #60]	@ 0x3c
    int TIM2_Ch2_DCVAL = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    int TIM2_Ch3_DCVAL = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  pipeMeter(0);
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f7ff ff74 	bl	800094c <pipeMeter>
	  	  sprintf((char*)txd_msg_buffer, "\r\nEnter SETUP Parameters\r\n");
 8000a64:	4952      	ldr	r1, [pc, #328]	@ (8000bb0 <main+0x1d8>)
 8000a66:	4853      	ldr	r0, [pc, #332]	@ (8000bb4 <main+0x1dc>)
 8000a68:	f004 fe56 	bl	8005718 <siprintf>
	  	  HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000a6c:	4851      	ldr	r0, [pc, #324]	@ (8000bb4 <main+0x1dc>)
 8000a6e:	f7ff fbb7 	bl	80001e0 <strlen>
 8000a72:	4603      	mov	r3, r0
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7a:	494e      	ldr	r1, [pc, #312]	@ (8000bb4 <main+0x1dc>)
 8000a7c:	484e      	ldr	r0, [pc, #312]	@ (8000bb8 <main+0x1e0>)
 8000a7e:	f003 fe2f 	bl	80046e0 <HAL_UART_Transmit>
	  	  //SETUP MODE BEGIN
	  	  uint8_t pipes[4];
	  	  int pumpPwms[4] = {0, 0, 0, 0};
 8000a82:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
	  	  int pwmSelect[4] = {0, 75, 85, 99};
 8000a90:	4b4a      	ldr	r3, [pc, #296]	@ (8000bbc <main+0x1e4>)
 8000a92:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 8000a96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  	  int pwmRatios[4] = {0, 0, 0, 0};
 8000a9c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
	  	  int first_hours[4] = {0, 0, 0, 0};
 8000aaa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
	  	  int last_hours[4] = {0, 0, 0, 0};
 8000ab8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]

	  	  //Get setup params
	  	  for(int i = 0; i < 4; i++) {
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000acc:	e066      	b.n	8000b9c <main+0x1c4>
	  		  sprintf((char*)txd_msg_buffer, "\r\nPIPELINE (options: 0 to 3): ");
 8000ace:	493c      	ldr	r1, [pc, #240]	@ (8000bc0 <main+0x1e8>)
 8000ad0:	4838      	ldr	r0, [pc, #224]	@ (8000bb4 <main+0x1dc>)
 8000ad2:	f004 fe21 	bl	8005718 <siprintf>
	  		  rcv_intpt_flag = 00;
 8000ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8000bc4 <main+0x1ec>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
	  		  HAL_UART_Receive_IT(&huart2,&byte,1);
 8000adc:	2201      	movs	r2, #1
 8000ade:	493a      	ldr	r1, [pc, #232]	@ (8000bc8 <main+0x1f0>)
 8000ae0:	4835      	ldr	r0, [pc, #212]	@ (8000bb8 <main+0x1e0>)
 8000ae2:	f003 fe88 	bl	80047f6 <HAL_UART_Receive_IT>
	  		  HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000ae6:	4833      	ldr	r0, [pc, #204]	@ (8000bb4 <main+0x1dc>)
 8000ae8:	f7ff fb7a 	bl	80001e0 <strlen>
 8000aec:	4603      	mov	r3, r0
 8000aee:	b29a      	uxth	r2, r3
 8000af0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000af4:	492f      	ldr	r1, [pc, #188]	@ (8000bb4 <main+0x1dc>)
 8000af6:	4830      	ldr	r0, [pc, #192]	@ (8000bb8 <main+0x1e0>)
 8000af8:	f003 fdf2 	bl	80046e0 <HAL_UART_Transmit>
	  		  while(rcv_intpt_flag == (00)) {}
 8000afc:	bf00      	nop
 8000afe:	4b31      	ldr	r3, [pc, #196]	@ (8000bc4 <main+0x1ec>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d0fb      	beq.n	8000afe <main+0x126>
	  		  pipes[i] = byte - 48;
 8000b06:	4b30      	ldr	r3, [pc, #192]	@ (8000bc8 <main+0x1f0>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	3b30      	subs	r3, #48	@ 0x30
 8000b0c:	b2d9      	uxtb	r1, r3
 8000b0e:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8000b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000b16:	4413      	add	r3, r2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	701a      	strb	r2, [r3, #0]
	  		  uint8_t pipeSelect = byte - 48;
 8000b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <main+0x1f0>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	3b30      	subs	r3, #48	@ 0x30
 8000b22:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	  		  sprintf((char*)txd_msg_buffer, "\r\nPump PWM (options 0 to 3): ");
 8000b26:	4929      	ldr	r1, [pc, #164]	@ (8000bcc <main+0x1f4>)
 8000b28:	4822      	ldr	r0, [pc, #136]	@ (8000bb4 <main+0x1dc>)
 8000b2a:	f004 fdf5 	bl	8005718 <siprintf>
	  		  rcv_intpt_flag = 00;
 8000b2e:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <main+0x1ec>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
	  		  HAL_UART_Receive_IT(&huart2,&byte,1);
 8000b34:	2201      	movs	r2, #1
 8000b36:	4924      	ldr	r1, [pc, #144]	@ (8000bc8 <main+0x1f0>)
 8000b38:	481f      	ldr	r0, [pc, #124]	@ (8000bb8 <main+0x1e0>)
 8000b3a:	f003 fe5c 	bl	80047f6 <HAL_UART_Receive_IT>
	  		  HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000b3e:	481d      	ldr	r0, [pc, #116]	@ (8000bb4 <main+0x1dc>)
 8000b40:	f7ff fb4e 	bl	80001e0 <strlen>
 8000b44:	4603      	mov	r3, r0
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b4c:	4919      	ldr	r1, [pc, #100]	@ (8000bb4 <main+0x1dc>)
 8000b4e:	481a      	ldr	r0, [pc, #104]	@ (8000bb8 <main+0x1e0>)
 8000b50:	f003 fdc6 	bl	80046e0 <HAL_UART_Transmit>
	  		  while(rcv_intpt_flag == (00)) {}
 8000b54:	bf00      	nop
 8000b56:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc4 <main+0x1ec>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d0fb      	beq.n	8000b56 <main+0x17e>
	  		  pumpPwms[pipeSelect] = byte - 48;
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <main+0x1f0>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8000b68:	3a30      	subs	r2, #48	@ 0x30
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	33e8      	adds	r3, #232	@ 0xe8
 8000b6e:	443b      	add	r3, r7
 8000b70:	f843 2c58 	str.w	r2, [r3, #-88]
	  		  pwmRatios[pipeSelect] = pwmSelect[byte - 48];
 8000b74:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <main+0x1f0>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	3b30      	subs	r3, #48	@ 0x30
 8000b7a:	f897 10a7 	ldrb.w	r1, [r7, #167]	@ 0xa7
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	33e8      	adds	r3, #232	@ 0xe8
 8000b82:	443b      	add	r3, r7
 8000b84:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8000b88:	008b      	lsls	r3, r1, #2
 8000b8a:	33e8      	adds	r3, #232	@ 0xe8
 8000b8c:	443b      	add	r3, r7
 8000b8e:	f843 2c78 	str.w	r2, [r3, #-120]
	  	  for(int i = 0; i < 4; i++) {
 8000b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000b96:	3301      	adds	r3, #1
 8000b98:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000ba0:	2b03      	cmp	r3, #3
 8000ba2:	dd94      	ble.n	8000ace <main+0xf6>
	  	   //HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);

	  	  int pipe_times[4][3]; //4 slot array of 3 slot arrays
	  	  //each 3 slot array is of form: CHANNEL NAME, START TIME, END TIME

	  	  for(int i = 0; i < 4; i ++) {
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000baa:	e0e6      	b.n	8000d7a <main+0x3a2>
 8000bac:	200000e4 	.word	0x200000e4
 8000bb0:	08006070 	.word	0x08006070
 8000bb4:	200001c0 	.word	0x200001c0
 8000bb8:	20000174 	.word	0x20000174
 8000bbc:	0800630c 	.word	0x0800630c
 8000bc0:	0800608c 	.word	0x0800608c
 8000bc4:	20000200 	.word	0x20000200
 8000bc8:	20000098 	.word	0x20000098
 8000bcc:	080060ac 	.word	0x080060ac
	  	      int time_info[3];
	  	      time_info[0] = i;
 8000bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bd4:	643b      	str	r3, [r7, #64]	@ 0x40

	  		  sprintf((char*)txd_msg_buffer, "\r\nPipeline %d Pump FIRST HOUR (options: 00 to 23):  ", i);
 8000bd6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000bda:	49a6      	ldr	r1, [pc, #664]	@ (8000e74 <main+0x49c>)
 8000bdc:	48a6      	ldr	r0, [pc, #664]	@ (8000e78 <main+0x4a0>)
 8000bde:	f004 fd9b 	bl	8005718 <siprintf>

	  			  HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000be2:	48a5      	ldr	r0, [pc, #660]	@ (8000e78 <main+0x4a0>)
 8000be4:	f7ff fafc 	bl	80001e0 <strlen>
 8000be8:	4603      	mov	r3, r0
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf0:	49a1      	ldr	r1, [pc, #644]	@ (8000e78 <main+0x4a0>)
 8000bf2:	48a2      	ldr	r0, [pc, #648]	@ (8000e7c <main+0x4a4>)
 8000bf4:	f003 fd74 	bl	80046e0 <HAL_UART_Transmit>
	  			  rcv_intpt_flag = 00;
 8000bf8:	4ba1      	ldr	r3, [pc, #644]	@ (8000e80 <main+0x4a8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
	  			  HAL_UART_Receive_IT(&huart2,&byte,1);
 8000bfe:	2201      	movs	r2, #1
 8000c00:	49a0      	ldr	r1, [pc, #640]	@ (8000e84 <main+0x4ac>)
 8000c02:	489e      	ldr	r0, [pc, #632]	@ (8000e7c <main+0x4a4>)
 8000c04:	f003 fdf7 	bl	80047f6 <HAL_UART_Receive_IT>
	  			  while(rcv_intpt_flag == (00)) {}
 8000c08:	bf00      	nop
 8000c0a:	4b9d      	ldr	r3, [pc, #628]	@ (8000e80 <main+0x4a8>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0fb      	beq.n	8000c0a <main+0x232>
	  			  first_hours[i] += (byte - 48) * 10;
 8000c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	33e8      	adds	r3, #232	@ 0xe8
 8000c1a:	443b      	add	r3, r7
 8000c1c:	f853 1c88 	ldr.w	r1, [r3, #-136]
 8000c20:	4b98      	ldr	r3, [pc, #608]	@ (8000e84 <main+0x4ac>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000c28:	4613      	mov	r3, r2
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	4413      	add	r3, r2
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	18ca      	adds	r2, r1, r3
 8000c32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	33e8      	adds	r3, #232	@ 0xe8
 8000c3a:	443b      	add	r3, r7
 8000c3c:	f843 2c88 	str.w	r2, [r3, #-136]
	  			  time_info[1] = (byte - 48) * 10;
 8000c40:	4b90      	ldr	r3, [pc, #576]	@ (8000e84 <main+0x4ac>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000c48:	4613      	mov	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4413      	add	r3, r2
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	647b      	str	r3, [r7, #68]	@ 0x44

	  			  rcv_intpt_flag = 00;
 8000c52:	4b8b      	ldr	r3, [pc, #556]	@ (8000e80 <main+0x4a8>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
	  			  HAL_UART_Receive_IT(&huart2,&byte,1);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	498a      	ldr	r1, [pc, #552]	@ (8000e84 <main+0x4ac>)
 8000c5c:	4887      	ldr	r0, [pc, #540]	@ (8000e7c <main+0x4a4>)
 8000c5e:	f003 fdca 	bl	80047f6 <HAL_UART_Receive_IT>
	  			  while(rcv_intpt_flag == (00)) {}
 8000c62:	bf00      	nop
 8000c64:	4b86      	ldr	r3, [pc, #536]	@ (8000e80 <main+0x4a8>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d0fb      	beq.n	8000c64 <main+0x28c>
	  			  first_hours[i] += byte - 48;
 8000c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	33e8      	adds	r3, #232	@ 0xe8
 8000c74:	443b      	add	r3, r7
 8000c76:	f853 2c88 	ldr.w	r2, [r3, #-136]
 8000c7a:	4b82      	ldr	r3, [pc, #520]	@ (8000e84 <main+0x4ac>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	3b30      	subs	r3, #48	@ 0x30
 8000c80:	441a      	add	r2, r3
 8000c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	33e8      	adds	r3, #232	@ 0xe8
 8000c8a:	443b      	add	r3, r7
 8000c8c:	f843 2c88 	str.w	r2, [r3, #-136]
	  			  time_info[1] += byte - 48;
 8000c90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000c92:	4b7c      	ldr	r3, [pc, #496]	@ (8000e84 <main+0x4ac>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	3b30      	subs	r3, #48	@ 0x30
 8000c98:	4413      	add	r3, r2
 8000c9a:	647b      	str	r3, [r7, #68]	@ 0x44


	  	        sprintf((char*)txd_msg_buffer, "\r\nPipeline %d Pump LAST HOUR (options: 00 to 23):  ", i);
 8000c9c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000ca0:	4979      	ldr	r1, [pc, #484]	@ (8000e88 <main+0x4b0>)
 8000ca2:	4875      	ldr	r0, [pc, #468]	@ (8000e78 <main+0x4a0>)
 8000ca4:	f004 fd38 	bl	8005718 <siprintf>

	  			HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000ca8:	4873      	ldr	r0, [pc, #460]	@ (8000e78 <main+0x4a0>)
 8000caa:	f7ff fa99 	bl	80001e0 <strlen>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cb6:	4970      	ldr	r1, [pc, #448]	@ (8000e78 <main+0x4a0>)
 8000cb8:	4870      	ldr	r0, [pc, #448]	@ (8000e7c <main+0x4a4>)
 8000cba:	f003 fd11 	bl	80046e0 <HAL_UART_Transmit>
	  	        rcv_intpt_flag = 00;
 8000cbe:	4b70      	ldr	r3, [pc, #448]	@ (8000e80 <main+0x4a8>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	701a      	strb	r2, [r3, #0]
	  	        HAL_UART_Receive_IT(&huart2,&byte,1);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	496f      	ldr	r1, [pc, #444]	@ (8000e84 <main+0x4ac>)
 8000cc8:	486c      	ldr	r0, [pc, #432]	@ (8000e7c <main+0x4a4>)
 8000cca:	f003 fd94 	bl	80047f6 <HAL_UART_Receive_IT>
	  	        while(rcv_intpt_flag == (00)) {}
 8000cce:	bf00      	nop
 8000cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8000e80 <main+0x4a8>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d0fb      	beq.n	8000cd0 <main+0x2f8>
	  	        last_hours[i] = (byte - 48) * 10;
 8000cd8:	4b6a      	ldr	r3, [pc, #424]	@ (8000e84 <main+0x4ac>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	461a      	mov	r2, r3
 8000cea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	33e8      	adds	r3, #232	@ 0xe8
 8000cf2:	443b      	add	r3, r7
 8000cf4:	f843 2c98 	str.w	r2, [r3, #-152]
	  	        time_info[2] = (byte - 48) * 10;
 8000cf8:	4b62      	ldr	r3, [pc, #392]	@ (8000e84 <main+0x4ac>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	64bb      	str	r3, [r7, #72]	@ 0x48

	  	        rcv_intpt_flag = 00;
 8000d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000e80 <main+0x4a8>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
	  	        HAL_UART_Receive_IT(&huart2,&byte,1);
 8000d10:	2201      	movs	r2, #1
 8000d12:	495c      	ldr	r1, [pc, #368]	@ (8000e84 <main+0x4ac>)
 8000d14:	4859      	ldr	r0, [pc, #356]	@ (8000e7c <main+0x4a4>)
 8000d16:	f003 fd6e 	bl	80047f6 <HAL_UART_Receive_IT>
	  	        while(rcv_intpt_flag == (00)) {}
 8000d1a:	bf00      	nop
 8000d1c:	4b58      	ldr	r3, [pc, #352]	@ (8000e80 <main+0x4a8>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d0fb      	beq.n	8000d1c <main+0x344>
	  	        last_hours[i] += byte - 48;
 8000d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	33e8      	adds	r3, #232	@ 0xe8
 8000d2c:	443b      	add	r3, r7
 8000d2e:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8000d32:	4b54      	ldr	r3, [pc, #336]	@ (8000e84 <main+0x4ac>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	3b30      	subs	r3, #48	@ 0x30
 8000d38:	441a      	add	r2, r3
 8000d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	33e8      	adds	r3, #232	@ 0xe8
 8000d42:	443b      	add	r3, r7
 8000d44:	f843 2c98 	str.w	r2, [r3, #-152]
	  			time_info[2] += byte - 48;
 8000d48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8000e84 <main+0x4ac>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	3b30      	subs	r3, #48	@ 0x30
 8000d50:	4413      	add	r3, r2
 8000d52:	64bb      	str	r3, [r7, #72]	@ 0x48

	  			memcpy(pipe_times[i], time_info, sizeof(time_info));
 8000d54:	1d39      	adds	r1, r7, #4
 8000d56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	4413      	add	r3, r2
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	440b      	add	r3, r1
 8000d64:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8000d68:	220c      	movs	r2, #12
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f004 fd2a 	bl	80057c4 <memcpy>
	  	  for(int i = 0; i < 4; i ++) {
 8000d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000d74:	3301      	adds	r3, #1
 8000d76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000d7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	f77f af26 	ble.w	8000bd0 <main+0x1f8>
	  	  		sprintf((char*)txd_msg_buffer, "\r\npipe %d, start: %d, end %d\r\n", pipe_times[i][0], pipe_times[i][1], pipe_times[i][2]);
	  	  		HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
	  	  	  }
	  */
	  	  //sort pipe_times
	  	  for(int i = 0; i < 3; i++) {
 8000d84:	2300      	movs	r3, #0
 8000d86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000d8a:	e05b      	b.n	8000e44 <main+0x46c>
	  		  for(int j = i; j < 3; j ++) {
 8000d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000d90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000d94:	e04d      	b.n	8000e32 <main+0x45a>
	  			  if(pipe_times[j][1] > pipe_times[j + 1][1]) {
 8000d96:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	4413      	add	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	33e8      	adds	r3, #232	@ 0xe8
 8000da4:	443b      	add	r3, r7
 8000da6:	3be0      	subs	r3, #224	@ 0xe0
 8000da8:	6819      	ldr	r1, [r3, #0]
 8000daa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000dae:	1c5a      	adds	r2, r3, #1
 8000db0:	4613      	mov	r3, r2
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	4413      	add	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	33e8      	adds	r3, #232	@ 0xe8
 8000dba:	443b      	add	r3, r7
 8000dbc:	3be0      	subs	r3, #224	@ 0xe0
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4299      	cmp	r1, r3
 8000dc2:	dd31      	ble.n	8000e28 <main+0x450>
	  				  int temp[3];
	  				  memcpy(temp, pipe_times[j], sizeof(pipe_times[j]));
 8000dc4:	1d39      	adds	r1, r7, #4
 8000dc6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000dca:	4613      	mov	r3, r2
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	4413      	add	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	4419      	add	r1, r3
 8000dd4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000dd8:	220c      	movs	r2, #12
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f004 fcf2 	bl	80057c4 <memcpy>
	  				  memcpy(pipe_times[j], pipe_times[j + 1], sizeof(pipe_times[j + 1]));
 8000de0:	1d39      	adds	r1, r7, #4
 8000de2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8000de6:	4613      	mov	r3, r2
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	4413      	add	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	18c8      	adds	r0, r1, r3
 8000df0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000df4:	1c5a      	adds	r2, r3, #1
 8000df6:	1d39      	adds	r1, r7, #4
 8000df8:	4613      	mov	r3, r2
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	4413      	add	r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	440b      	add	r3, r1
 8000e02:	220c      	movs	r2, #12
 8000e04:	4619      	mov	r1, r3
 8000e06:	f004 fcdd 	bl	80057c4 <memcpy>
	  				  memcpy(pipe_times[j + 1], temp, sizeof(temp));
 8000e0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	1d39      	adds	r1, r7, #4
 8000e12:	4613      	mov	r3, r2
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e20:	220c      	movs	r2, #12
 8000e22:	4618      	mov	r0, r3
 8000e24:	f004 fcce 	bl	80057c4 <memcpy>
	  		  for(int j = i; j < 3; j ++) {
 8000e28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000e32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	ddad      	ble.n	8000d96 <main+0x3be>
	  	  for(int i = 0; i < 3; i++) {
 8000e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000e3e:	3301      	adds	r3, #1
 8000e40:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000e44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	dd9f      	ble.n	8000d8c <main+0x3b4>
	  	  for(int i = 0; i < 4; i++) {
	  	  	  		sprintf((char*)txd_msg_buffer, "pipe %d, start: %d, end %d\r\n", pipe_times[i][0], pipe_times[i][1], pipe_times[i][2]);
	  	  	  		HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
	  	  	  	  }
	  */
	  	   sprintf((char*)txd_msg_buffer, "\r\n\r\n			Printing SETUP Parameters\r\n\r\n\r\n");
 8000e4c:	490f      	ldr	r1, [pc, #60]	@ (8000e8c <main+0x4b4>)
 8000e4e:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <main+0x4a0>)
 8000e50:	f004 fc62 	bl	8005718 <siprintf>
	  	   HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000e54:	4808      	ldr	r0, [pc, #32]	@ (8000e78 <main+0x4a0>)
 8000e56:	f7ff f9c3 	bl	80001e0 <strlen>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e62:	4905      	ldr	r1, [pc, #20]	@ (8000e78 <main+0x4a0>)
 8000e64:	4805      	ldr	r0, [pc, #20]	@ (8000e7c <main+0x4a4>)
 8000e66:	f003 fc3b 	bl	80046e0 <HAL_UART_Transmit>
	  	   for(int i = 0; i < 4; i++) {
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000e70:	e048      	b.n	8000f04 <main+0x52c>
 8000e72:	bf00      	nop
 8000e74:	080060cc 	.word	0x080060cc
 8000e78:	200001c0 	.word	0x200001c0
 8000e7c:	20000174 	.word	0x20000174
 8000e80:	20000200 	.word	0x20000200
 8000e84:	20000098 	.word	0x20000098
 8000e88:	08006104 	.word	0x08006104
 8000e8c:	08006138 	.word	0x08006138

	  	       sprintf((char*)txd_msg_buffer, "PIPELINE: %d    		Pump PWM: %d    		", i, pumpPwms[i]);
 8000e90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	33e8      	adds	r3, #232	@ 0xe8
 8000e98:	443b      	add	r3, r7
 8000e9a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000e9e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8000ea2:	4988      	ldr	r1, [pc, #544]	@ (80010c4 <main+0x6ec>)
 8000ea4:	4888      	ldr	r0, [pc, #544]	@ (80010c8 <main+0x6f0>)
 8000ea6:	f004 fc37 	bl	8005718 <siprintf>
	  	       HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000eaa:	4887      	ldr	r0, [pc, #540]	@ (80010c8 <main+0x6f0>)
 8000eac:	f7ff f998 	bl	80001e0 <strlen>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb8:	4983      	ldr	r1, [pc, #524]	@ (80010c8 <main+0x6f0>)
 8000eba:	4884      	ldr	r0, [pc, #528]	@ (80010cc <main+0x6f4>)
 8000ebc:	f003 fc10 	bl	80046e0 <HAL_UART_Transmit>
	  	       sprintf((char*)txd_msg_buffer, "Pump FIRST HOUR: %d    		Pump LAST HOUR: %d\r\n",first_hours[i], last_hours[i]);
 8000ec0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	33e8      	adds	r3, #232	@ 0xe8
 8000ec8:	443b      	add	r3, r7
 8000eca:	f853 2c88 	ldr.w	r2, [r3, #-136]
 8000ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	33e8      	adds	r3, #232	@ 0xe8
 8000ed6:	443b      	add	r3, r7
 8000ed8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8000edc:	497c      	ldr	r1, [pc, #496]	@ (80010d0 <main+0x6f8>)
 8000ede:	487a      	ldr	r0, [pc, #488]	@ (80010c8 <main+0x6f0>)
 8000ee0:	f004 fc1a 	bl	8005718 <siprintf>
	  	       HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000ee4:	4878      	ldr	r0, [pc, #480]	@ (80010c8 <main+0x6f0>)
 8000ee6:	f7ff f97b 	bl	80001e0 <strlen>
 8000eea:	4603      	mov	r3, r0
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef2:	4975      	ldr	r1, [pc, #468]	@ (80010c8 <main+0x6f0>)
 8000ef4:	4875      	ldr	r0, [pc, #468]	@ (80010cc <main+0x6f4>)
 8000ef6:	f003 fbf3 	bl	80046e0 <HAL_UART_Transmit>
	  	   for(int i = 0; i < 4; i++) {
 8000efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000efe:	3301      	adds	r3, #1
 8000f00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000f04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000f08:	2b03      	cmp	r3, #3
 8000f0a:	ddc1      	ble.n	8000e90 <main+0x4b8>
	  	   }


	  		  sprintf((char*)txd_msg_buffer, "\r\n\r\nSETUP is done. Press Blue Button for RUN MODE");
 8000f0c:	4971      	ldr	r1, [pc, #452]	@ (80010d4 <main+0x6fc>)
 8000f0e:	486e      	ldr	r0, [pc, #440]	@ (80010c8 <main+0x6f0>)
 8000f10:	f004 fc02 	bl	8005718 <siprintf>
	  		  	   HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000f14:	486c      	ldr	r0, [pc, #432]	@ (80010c8 <main+0x6f0>)
 8000f16:	f7ff f963 	bl	80001e0 <strlen>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f22:	4969      	ldr	r1, [pc, #420]	@ (80010c8 <main+0x6f0>)
 8000f24:	4869      	ldr	r0, [pc, #420]	@ (80010cc <main+0x6f4>)
 8000f26:	f003 fbdb 	bl	80046e0 <HAL_UART_Transmit>

	  		  	   GPIO_PinState buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000f2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f2e:	486a      	ldr	r0, [pc, #424]	@ (80010d8 <main+0x700>)
 8000f30:	f001 ff0a 	bl	8002d48 <HAL_GPIO_ReadPin>
 8000f34:	4603      	mov	r3, r0
 8000f36:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
	  		  	   volatile int flag = GPIO_PIN_SET;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  		  	   while(buttonState != GPIO_PIN_RESET) {
 8000f3e:	e01c      	b.n	8000f7a <main+0x5a2>
	  		  		   buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000f40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f44:	4864      	ldr	r0, [pc, #400]	@ (80010d8 <main+0x700>)
 8000f46:	f001 feff 	bl	8002d48 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
	  		  		   if(flag == GPIO_PIN_SET) {
 8000f50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d107      	bne.n	8000f66 <main+0x58e>
	  		  			   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2120      	movs	r1, #32
 8000f5a:	4860      	ldr	r0, [pc, #384]	@ (80010dc <main+0x704>)
 8000f5c:	f001 ff0c 	bl	8002d78 <HAL_GPIO_WritePin>
	  		  			   flag = GPIO_PIN_RESET;
 8000f60:	2300      	movs	r3, #0
 8000f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f64:	e006      	b.n	8000f74 <main+0x59c>
	  		  		   } else {
	  		  			   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2120      	movs	r1, #32
 8000f6a:	485c      	ldr	r0, [pc, #368]	@ (80010dc <main+0x704>)
 8000f6c:	f001 ff04 	bl	8002d78 <HAL_GPIO_WritePin>
	  		  			   flag = GPIO_PIN_SET;
 8000f70:	2301      	movs	r3, #1
 8000f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  		  		   }
	  		  		   HAL_Delay(125);
 8000f74:	207d      	movs	r0, #125	@ 0x7d
 8000f76:	f000 ffb9 	bl	8001eec <HAL_Delay>
	  		  	   while(buttonState != GPIO_PIN_RESET) {
 8000f7a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1de      	bne.n	8000f40 <main+0x568>
	  		  	   }
	  		  	   int zeroRatio = ADC_poll() * 100 / 233;
 8000f82:	f7ff fc7b 	bl	800087c <ADC_poll>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2264      	movs	r2, #100	@ 0x64
 8000f8a:	fb02 f303 	mul.w	r3, r2, r3
 8000f8e:	4a54      	ldr	r2, [pc, #336]	@ (80010e0 <main+0x708>)
 8000f90:	fb82 1203 	smull	r1, r2, r2, r3
 8000f94:	441a      	add	r2, r3
 8000f96:	11d2      	asrs	r2, r2, #7
 8000f98:	17db      	asrs	r3, r3, #31
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

	  		  	   for(int i = 0; i < 4; i++) {
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000fa6:	e016      	b.n	8000fd6 <main+0x5fe>
	  		  		   if(pwmRatios[i] == 0) {
 8000fa8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	33e8      	adds	r3, #232	@ 0xe8
 8000fb0:	443b      	add	r3, r7
 8000fb2:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d108      	bne.n	8000fcc <main+0x5f4>
	  		  			 pwmRatios[i] = zeroRatio;
 8000fba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	33e8      	adds	r3, #232	@ 0xe8
 8000fc2:	443b      	add	r3, r7
 8000fc4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8000fc8:	f843 2c78 	str.w	r2, [r3, #-120]
	  		  	   for(int i = 0; i < 4; i++) {
 8000fcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000fd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	dde4      	ble.n	8000fa8 <main+0x5d0>
	  		  		   }
	  		  	   }

	  		  	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	483e      	ldr	r0, [pc, #248]	@ (80010dc <main+0x704>)
 8000fe4:	f001 fec8 	bl	8002d78 <HAL_GPIO_WritePin>
	  		  	   sprintf((char*)txd_msg_buffer, "\r\n\r\n\r\n			RUN MODE\r\n");
 8000fe8:	493e      	ldr	r1, [pc, #248]	@ (80010e4 <main+0x70c>)
 8000fea:	4837      	ldr	r0, [pc, #220]	@ (80010c8 <main+0x6f0>)
 8000fec:	f004 fb94 	bl	8005718 <siprintf>
	  		  	   	   HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000ff0:	4835      	ldr	r0, [pc, #212]	@ (80010c8 <main+0x6f0>)
 8000ff2:	f7ff f8f5 	bl	80001e0 <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffe:	4932      	ldr	r1, [pc, #200]	@ (80010c8 <main+0x6f0>)
 8001000:	4832      	ldr	r0, [pc, #200]	@ (80010cc <main+0x6f4>)
 8001002:	f003 fb6d 	bl	80046e0 <HAL_UART_Transmit>
	  		  	   // SETUP MODE END

	  		  	   // RUN MODE START
	  		  	   	   for(int i = 0; i < 4; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800100c:	e01c      	b.n	8001048 <main+0x670>
	  		  	   		sprintf((char*)txd_msg_buffer, "pwmRatios[%d] = %d\r\n", i, pwmRatios[i]);
 800100e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	33e8      	adds	r3, #232	@ 0xe8
 8001016:	443b      	add	r3, r7
 8001018:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800101c:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001020:	4931      	ldr	r1, [pc, #196]	@ (80010e8 <main+0x710>)
 8001022:	4829      	ldr	r0, [pc, #164]	@ (80010c8 <main+0x6f0>)
 8001024:	f004 fb78 	bl	8005718 <siprintf>
	  		  	   		HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001028:	4827      	ldr	r0, [pc, #156]	@ (80010c8 <main+0x6f0>)
 800102a:	f7ff f8d9 	bl	80001e0 <strlen>
 800102e:	4603      	mov	r3, r0
 8001030:	b29a      	uxth	r2, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001036:	4924      	ldr	r1, [pc, #144]	@ (80010c8 <main+0x6f0>)
 8001038:	4824      	ldr	r0, [pc, #144]	@ (80010cc <main+0x6f4>)
 800103a:	f003 fb51 	bl	80046e0 <HAL_UART_Transmit>
	  		  	   	   for(int i = 0; i < 4; i++) {
 800103e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001042:	3301      	adds	r3, #1
 8001044:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001048:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800104c:	2b03      	cmp	r3, #3
 800104e:	ddde      	ble.n	800100e <main+0x636>
	  		  	   	   }
	  		  	   sprintf((char*)txd_msg_buffer, "\r\n CLOCK : PIPE : PWM : RPM : DEPTH :\r\n");
 8001050:	4926      	ldr	r1, [pc, #152]	@ (80010ec <main+0x714>)
 8001052:	481d      	ldr	r0, [pc, #116]	@ (80010c8 <main+0x6f0>)
 8001054:	f004 fb60 	bl	8005718 <siprintf>
	  		  	   HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001058:	481b      	ldr	r0, [pc, #108]	@ (80010c8 <main+0x6f0>)
 800105a:	f7ff f8c1 	bl	80001e0 <strlen>
 800105e:	4603      	mov	r3, r0
 8001060:	b29a      	uxth	r2, r3
 8001062:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001066:	4918      	ldr	r1, [pc, #96]	@ (80010c8 <main+0x6f0>)
 8001068:	4818      	ldr	r0, [pc, #96]	@ (80010cc <main+0x6f4>)
 800106a:	f003 fb39 	bl	80046e0 <HAL_UART_Transmit>
	  		  	   sprintf((char*)txd_msg_buffer, "---------------------------------------------\r\n");
 800106e:	4920      	ldr	r1, [pc, #128]	@ (80010f0 <main+0x718>)
 8001070:	4815      	ldr	r0, [pc, #84]	@ (80010c8 <main+0x6f0>)
 8001072:	f004 fb51 	bl	8005718 <siprintf>
	  		  	   	   HAL_UART_Transmit(&huart2,txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001076:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <main+0x6f0>)
 8001078:	f7ff f8b2 	bl	80001e0 <strlen>
 800107c:	4603      	mov	r3, r0
 800107e:	b29a      	uxth	r2, r3
 8001080:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001084:	4910      	ldr	r1, [pc, #64]	@ (80010c8 <main+0x6f0>)
 8001086:	4811      	ldr	r0, [pc, #68]	@ (80010cc <main+0x6f4>)
 8001088:	f003 fb2a 	bl	80046e0 <HAL_UART_Transmit>

	  		  	       clock_hours = 0;
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <main+0x71c>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
	  		  	       clock_mins = 0;
 8001092:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <main+0x720>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
	  		  	       clock_secs = 0;
 8001098:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <main+0x724>)
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]
	  			  	   HAL_TIM_Base_Start_IT(&htim5);
 800109e:	4818      	ldr	r0, [pc, #96]	@ (8001100 <main+0x728>)
 80010a0:	f002 fb6c 	bl	800377c <HAL_TIM_Base_Start_IT>
	  			  	   int current = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	  			  	 TIM2->CCR3 = 600 * pwmRatios[0];
 80010aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80010ac:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80010b0:	fb03 f202 	mul.w	r2, r3, r2
 80010b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	  			  	 setledpin(0);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f7ff fbfc 	bl	80008b8 <setledpin>
	  		  	   	while(clock_hours <= 26) {
 80010c0:	e1ae      	b.n	8001420 <main+0xa48>
 80010c2:	bf00      	nop
 80010c4:	08006160 	.word	0x08006160
 80010c8:	200001c0 	.word	0x200001c0
 80010cc:	20000174 	.word	0x20000174
 80010d0:	08006188 	.word	0x08006188
 80010d4:	080061b8 	.word	0x080061b8
 80010d8:	40020800 	.word	0x40020800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	8ca29c05 	.word	0x8ca29c05
 80010e4:	080061ec 	.word	0x080061ec
 80010e8:	08006200 	.word	0x08006200
 80010ec:	08006218 	.word	0x08006218
 80010f0:	08006240 	.word	0x08006240
 80010f4:	200001bc 	.word	0x200001bc
 80010f8:	200001bd 	.word	0x200001bd
 80010fc:	200001be 	.word	0x200001be
 8001100:	2000012c 	.word	0x2000012c
	  		  	   	get_rpm();
 8001104:	f7ff fc36 	bl	8000974 <get_rpm>
	  			  	   	if(wall_clock_hr_update_flag && clock_mins == 0 && clock_hours < 26 && clock_secs == 0) {
 8001108:	4b92      	ldr	r3, [pc, #584]	@ (8001354 <main+0x97c>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	f000 8186 	beq.w	8001420 <main+0xa48>
 8001114:	4b90      	ldr	r3, [pc, #576]	@ (8001358 <main+0x980>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	f040 8180 	bne.w	8001420 <main+0xa48>
 8001120:	4b8e      	ldr	r3, [pc, #568]	@ (800135c <main+0x984>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b19      	cmp	r3, #25
 8001128:	f200 817a 	bhi.w	8001420 <main+0xa48>
 800112c:	4b8c      	ldr	r3, [pc, #560]	@ (8001360 <main+0x988>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	f040 8174 	bne.w	8001420 <main+0xa48>
	  			  	   			  sprintf((char*)txd_msg_buffer, " %d	:", clock_hours - 1);
 8001138:	4b88      	ldr	r3, [pc, #544]	@ (800135c <main+0x984>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	3b01      	subs	r3, #1
 8001140:	461a      	mov	r2, r3
 8001142:	4988      	ldr	r1, [pc, #544]	@ (8001364 <main+0x98c>)
 8001144:	4888      	ldr	r0, [pc, #544]	@ (8001368 <main+0x990>)
 8001146:	f004 fae7 	bl	8005718 <siprintf>
	  			  	   			  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800114a:	4887      	ldr	r0, [pc, #540]	@ (8001368 <main+0x990>)
 800114c:	f7ff f848 	bl	80001e0 <strlen>
 8001150:	4603      	mov	r3, r0
 8001152:	b29a      	uxth	r2, r3
 8001154:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001158:	4983      	ldr	r1, [pc, #524]	@ (8001368 <main+0x990>)
 800115a:	4884      	ldr	r0, [pc, #528]	@ (800136c <main+0x994>)
 800115c:	f003 fac0 	bl	80046e0 <HAL_UART_Transmit>
	  			  	   			  wall_clock_hr_update_flag = 0;
 8001160:	4b7c      	ldr	r3, [pc, #496]	@ (8001354 <main+0x97c>)
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]

	  			  	   			  int current_channel = pipe_times[current][0];
 8001166:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800116a:	4613      	mov	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	4413      	add	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	33e8      	adds	r3, #232	@ 0xe8
 8001174:	443b      	add	r3, r7
 8001176:	3be4      	subs	r3, #228	@ 0xe4
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	  			  	   			  int is_invalid = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	  			  	   			  if(clock_hours - 1 >= pipe_times[current][1] && clock_hours - 1<= pipe_times[current][2]) {
 8001184:	4b75      	ldr	r3, [pc, #468]	@ (800135c <main+0x984>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4619      	mov	r1, r3
 800118c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001190:	4613      	mov	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4413      	add	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	33e8      	adds	r3, #232	@ 0xe8
 800119a:	443b      	add	r3, r7
 800119c:	3be0      	subs	r3, #224	@ 0xe0
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4299      	cmp	r1, r3
 80011a2:	dd2a      	ble.n	80011fa <main+0x822>
 80011a4:	4b6d      	ldr	r3, [pc, #436]	@ (800135c <main+0x984>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	1e59      	subs	r1, r3, #1
 80011ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	33e8      	adds	r3, #232	@ 0xe8
 80011ba:	443b      	add	r3, r7
 80011bc:	3bdc      	subs	r3, #220	@ 0xdc
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4299      	cmp	r1, r3
 80011c2:	dc1a      	bgt.n	80011fa <main+0x822>
	  				  	   			  sprintf((char*)txd_msg_buffer, "	%d  :", pipe_times[current][0]);
 80011c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80011c8:	4613      	mov	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	4413      	add	r3, r2
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	33e8      	adds	r3, #232	@ 0xe8
 80011d2:	443b      	add	r3, r7
 80011d4:	3be4      	subs	r3, #228	@ 0xe4
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4965      	ldr	r1, [pc, #404]	@ (8001370 <main+0x998>)
 80011dc:	4862      	ldr	r0, [pc, #392]	@ (8001368 <main+0x990>)
 80011de:	f004 fa9b 	bl	8005718 <siprintf>
	  				  	   			  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80011e2:	4861      	ldr	r0, [pc, #388]	@ (8001368 <main+0x990>)
 80011e4:	f7fe fffc 	bl	80001e0 <strlen>
 80011e8:	4603      	mov	r3, r0
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f0:	495d      	ldr	r1, [pc, #372]	@ (8001368 <main+0x990>)
 80011f2:	485e      	ldr	r0, [pc, #376]	@ (800136c <main+0x994>)
 80011f4:	f003 fa74 	bl	80046e0 <HAL_UART_Transmit>
 80011f8:	e08f      	b.n	800131a <main+0x942>
	  				  	   			  //TIM2->CCR2 = 600 * pwmSelect[pipe_times[current][0]];
	  			  	   			  } else if(clock_hours - 1>= pipe_times[current + 1][1] && clock_hours <= pipe_times[3][2]) {
 80011fa:	4b58      	ldr	r3, [pc, #352]	@ (800135c <main+0x984>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	4619      	mov	r1, r3
 8001202:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001206:	1c5a      	adds	r2, r3, #1
 8001208:	4613      	mov	r3, r2
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4413      	add	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	33e8      	adds	r3, #232	@ 0xe8
 8001212:	443b      	add	r3, r7
 8001214:	3be0      	subs	r3, #224	@ 0xe0
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4299      	cmp	r1, r3
 800121a:	dd54      	ble.n	80012c6 <main+0x8ee>
 800121c:	4b4f      	ldr	r3, [pc, #316]	@ (800135c <main+0x984>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b2db      	uxtb	r3, r3
 8001222:	461a      	mov	r2, r3
 8001224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001226:	429a      	cmp	r2, r3
 8001228:	dc4d      	bgt.n	80012c6 <main+0x8ee>
	  				  	   			  //sprintf((char*)txd_msg_buffer, "WE ARE MOVING TO THE NEXT PIPE\r\n");
	  				  	   			  //HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
	  			  	   				  TIM2->CCR3 = 0;
 800122a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800122e:	2200      	movs	r2, #0
 8001230:	63da      	str	r2, [r3, #60]	@ 0x3c
	  			  	   				  current++;
 8001232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001236:	3301      	adds	r3, #1
 8001238:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	  			  	   				current_channel = pipe_times[current][0];
 800123c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001240:	4613      	mov	r3, r2
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	4413      	add	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	33e8      	adds	r3, #232	@ 0xe8
 800124a:	443b      	add	r3, r7
 800124c:	3be4      	subs	r3, #228	@ 0xe4
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	  				  	   			  sprintf((char*)txd_msg_buffer, "	%d  :", pipe_times[current][0]);
 8001254:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	33e8      	adds	r3, #232	@ 0xe8
 8001262:	443b      	add	r3, r7
 8001264:	3be4      	subs	r3, #228	@ 0xe4
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4941      	ldr	r1, [pc, #260]	@ (8001370 <main+0x998>)
 800126c:	483e      	ldr	r0, [pc, #248]	@ (8001368 <main+0x990>)
 800126e:	f004 fa53 	bl	8005718 <siprintf>
	  				  	   			  TIM2->CCR2 = 600 * pwmRatios[pipe_times[current][0]];
 8001272:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	33e8      	adds	r3, #232	@ 0xe8
 8001280:	443b      	add	r3, r7
 8001282:	3be4      	subs	r3, #228	@ 0xe4
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	33e8      	adds	r3, #232	@ 0xe8
 800128a:	443b      	add	r3, r7
 800128c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8001290:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001294:	fb03 f202 	mul.w	r2, r3, r2
 8001298:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800129c:	639a      	str	r2, [r3, #56]	@ 0x38
	  				  	   			  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800129e:	4832      	ldr	r0, [pc, #200]	@ (8001368 <main+0x990>)
 80012a0:	f7fe ff9e 	bl	80001e0 <strlen>
 80012a4:	4603      	mov	r3, r0
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ac:	492e      	ldr	r1, [pc, #184]	@ (8001368 <main+0x990>)
 80012ae:	482f      	ldr	r0, [pc, #188]	@ (800136c <main+0x994>)
 80012b0:	f003 fa16 	bl	80046e0 <HAL_UART_Transmit>
	  				  	   			  setledpin(current_channel);
 80012b4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80012b8:	f7ff fafe 	bl	80008b8 <setledpin>
	  				  	   			  pipeMeter(current_channel);
 80012bc:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80012c0:	f7ff fb44 	bl	800094c <pipeMeter>
 80012c4:	e029      	b.n	800131a <main+0x942>
	  			  	   			  } else {
	  				  	   			  sprintf((char*)txd_msg_buffer, "	   :", pipe_times[current][0]);
 80012c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80012ca:	4613      	mov	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	33e8      	adds	r3, #232	@ 0xe8
 80012d4:	443b      	add	r3, r7
 80012d6:	3be4      	subs	r3, #228	@ 0xe4
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	4925      	ldr	r1, [pc, #148]	@ (8001374 <main+0x99c>)
 80012de:	4822      	ldr	r0, [pc, #136]	@ (8001368 <main+0x990>)
 80012e0:	f004 fa1a 	bl	8005718 <siprintf>
	  				  	   			  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80012e4:	4820      	ldr	r0, [pc, #128]	@ (8001368 <main+0x990>)
 80012e6:	f7fe ff7b 	bl	80001e0 <strlen>
 80012ea:	4603      	mov	r3, r0
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f2:	491d      	ldr	r1, [pc, #116]	@ (8001368 <main+0x990>)
 80012f4:	481d      	ldr	r0, [pc, #116]	@ (800136c <main+0x994>)
 80012f6:	f003 f9f3 	bl	80046e0 <HAL_UART_Transmit>
	  				  	   			  is_invalid++;
 80012fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80012fe:	3301      	adds	r3, #1
 8001300:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	  				  	   			  TIM2->CCR3 = 0;
 8001304:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001308:	2200      	movs	r2, #0
 800130a:	63da      	str	r2, [r3, #60]	@ 0x3c
	  				  	   			  TIM2->CCR2 = 0;
 800130c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001310:	2200      	movs	r2, #0
 8001312:	639a      	str	r2, [r3, #56]	@ 0x38
	  				  	   			  setledpin(4);
 8001314:	2004      	movs	r0, #4
 8001316:	f7ff facf 	bl	80008b8 <setledpin>
	  			  	   			  }
	  			  	   			  //get_rpm();

	  			  	   			if(!is_invalid) {
 800131a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800131e:	2b00      	cmp	r3, #0
 8001320:	d12c      	bne.n	800137c <main+0x9a4>
	  				  	   			sprintf((char*)txd_msg_buffer, "  %d  :\r\n", pumpPwms[current_channel]);
 8001322:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	33e8      	adds	r3, #232	@ 0xe8
 800132a:	443b      	add	r3, r7
 800132c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001330:	461a      	mov	r2, r3
 8001332:	4911      	ldr	r1, [pc, #68]	@ (8001378 <main+0x9a0>)
 8001334:	480c      	ldr	r0, [pc, #48]	@ (8001368 <main+0x990>)
 8001336:	f004 f9ef 	bl	8005718 <siprintf>
	  				  	   			HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800133a:	480b      	ldr	r0, [pc, #44]	@ (8001368 <main+0x990>)
 800133c:	f7fe ff50 	bl	80001e0 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29a      	uxth	r2, r3
 8001344:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001348:	4907      	ldr	r1, [pc, #28]	@ (8001368 <main+0x990>)
 800134a:	4808      	ldr	r0, [pc, #32]	@ (800136c <main+0x994>)
 800134c:	f003 f9c8 	bl	80046e0 <HAL_UART_Transmit>
 8001350:	e02b      	b.n	80013aa <main+0x9d2>
 8001352:	bf00      	nop
 8001354:	200001bf 	.word	0x200001bf
 8001358:	200001bd 	.word	0x200001bd
 800135c:	200001bc 	.word	0x200001bc
 8001360:	200001be 	.word	0x200001be
 8001364:	08006270 	.word	0x08006270
 8001368:	200001c0 	.word	0x200001c0
 800136c:	20000174 	.word	0x20000174
 8001370:	08006278 	.word	0x08006278
 8001374:	08006280 	.word	0x08006280
 8001378:	08006288 	.word	0x08006288
	  			  	   			} else {
	  				  	   			sprintf((char*)txd_msg_buffer, "     :\r\n", pumpPwms[current_channel]);
 800137c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	33e8      	adds	r3, #232	@ 0xe8
 8001384:	443b      	add	r3, r7
 8001386:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800138a:	461a      	mov	r2, r3
 800138c:	4933      	ldr	r1, [pc, #204]	@ (800145c <main+0xa84>)
 800138e:	4834      	ldr	r0, [pc, #208]	@ (8001460 <main+0xa88>)
 8001390:	f004 f9c2 	bl	8005718 <siprintf>
	  				  	   			HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001394:	4832      	ldr	r0, [pc, #200]	@ (8001460 <main+0xa88>)
 8001396:	f7fe ff23 	bl	80001e0 <strlen>
 800139a:	4603      	mov	r3, r0
 800139c:	b29a      	uxth	r2, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a2:	492f      	ldr	r1, [pc, #188]	@ (8001460 <main+0xa88>)
 80013a4:	482f      	ldr	r0, [pc, #188]	@ (8001464 <main+0xa8c>)
 80013a6:	f003 f99b 	bl	80046e0 <HAL_UART_Transmit>

	  			  	   			}
	  			  	   		sprintf((char*)txd_msg_buffer, " We have CCR2 value of: %d, PWM Percentage: %d\r\n", TIM2->CCR2, pwmRatios[pipe_times[current][0]]);
 80013aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013ae:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80013b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80013b4:	4613      	mov	r3, r2
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	33e8      	adds	r3, #232	@ 0xe8
 80013be:	443b      	add	r3, r7
 80013c0:	3be4      	subs	r3, #228	@ 0xe4
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	33e8      	adds	r3, #232	@ 0xe8
 80013c8:	443b      	add	r3, r7
 80013ca:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80013ce:	460a      	mov	r2, r1
 80013d0:	4925      	ldr	r1, [pc, #148]	@ (8001468 <main+0xa90>)
 80013d2:	4823      	ldr	r0, [pc, #140]	@ (8001460 <main+0xa88>)
 80013d4:	f004 f9a0 	bl	8005718 <siprintf>
	  			  	   		HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80013d8:	4821      	ldr	r0, [pc, #132]	@ (8001460 <main+0xa88>)
 80013da:	f7fe ff01 	bl	80001e0 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013e6:	491e      	ldr	r1, [pc, #120]	@ (8001460 <main+0xa88>)
 80013e8:	481e      	ldr	r0, [pc, #120]	@ (8001464 <main+0xa8c>)
 80013ea:	f003 f979 	bl	80046e0 <HAL_UART_Transmit>
	  			  	   		if(is_invalid) {
 80013ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <main+0xa24>
	  			  	   			rpm = 0;
 80013f6:	4b1d      	ldr	r3, [pc, #116]	@ (800146c <main+0xa94>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
	  			  	   		} else {
	  				  	   		//get_rpm();
	  			  	   		}
	  				        sprintf((char*)txd_msg_buffer, " Current RPM: %lu \r \n", rpm);
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <main+0xa94>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	491b      	ldr	r1, [pc, #108]	@ (8001470 <main+0xa98>)
 8001404:	4816      	ldr	r0, [pc, #88]	@ (8001460 <main+0xa88>)
 8001406:	f004 f987 	bl	8005718 <siprintf>
	  				        HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800140a:	4815      	ldr	r0, [pc, #84]	@ (8001460 <main+0xa88>)
 800140c:	f7fe fee8 	bl	80001e0 <strlen>
 8001410:	4603      	mov	r3, r0
 8001412:	b29a      	uxth	r2, r3
 8001414:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001418:	4911      	ldr	r1, [pc, #68]	@ (8001460 <main+0xa88>)
 800141a:	4812      	ldr	r0, [pc, #72]	@ (8001464 <main+0xa8c>)
 800141c:	f003 f960 	bl	80046e0 <HAL_UART_Transmit>
	  		  	   	while(clock_hours <= 26) {
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <main+0xa9c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b1a      	cmp	r3, #26
 8001428:	f67f ae6c 	bls.w	8001104 <main+0x72c>

	  			  	   	}


	  		  	   	}
	  		  	   	TIM2->CCR2 = 0;
 800142c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001430:	2200      	movs	r2, #0
 8001432:	639a      	str	r2, [r3, #56]	@ 0x38
	  		  	   	pipeMeter(0);
 8001434:	2000      	movs	r0, #0
 8001436:	f7ff fa89 	bl	800094c <pipeMeter>
	    	   			sprintf((char*)txd_msg_buffer, "\r\n\r\n     irrigation complete \r\n");
 800143a:	490f      	ldr	r1, [pc, #60]	@ (8001478 <main+0xaa0>)
 800143c:	4808      	ldr	r0, [pc, #32]	@ (8001460 <main+0xa88>)
 800143e:	f004 f96b 	bl	8005718 <siprintf>
	    	   			HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001442:	4807      	ldr	r0, [pc, #28]	@ (8001460 <main+0xa88>)
 8001444:	f7fe fecc 	bl	80001e0 <strlen>
 8001448:	4603      	mov	r3, r0
 800144a:	b29a      	uxth	r2, r3
 800144c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001450:	4903      	ldr	r1, [pc, #12]	@ (8001460 <main+0xa88>)
 8001452:	4804      	ldr	r0, [pc, #16]	@ (8001464 <main+0xa8c>)
 8001454:	f003 f944 	bl	80046e0 <HAL_UART_Transmit>

	    	   			while(1) {};
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <main+0xa80>
 800145c:	08006294 	.word	0x08006294
 8001460:	200001c0 	.word	0x200001c0
 8001464:	20000174 	.word	0x20000174
 8001468:	080062a0 	.word	0x080062a0
 800146c:	20000094 	.word	0x20000094
 8001470:	080062d4 	.word	0x080062d4
 8001474:	200001bc 	.word	0x200001bc
 8001478:	080062ec 	.word	0x080062ec

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b094      	sub	sp, #80	@ 0x50
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	2230      	movs	r2, #48	@ 0x30
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f004 f966 	bl	800575c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 030c 	add.w	r3, r7, #12
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <SystemClock_Config+0xb8>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	4a22      	ldr	r2, [pc, #136]	@ (8001534 <SystemClock_Config+0xb8>)
 80014aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b0:	4b20      	ldr	r3, [pc, #128]	@ (8001534 <SystemClock_Config+0xb8>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80014bc:	2300      	movs	r3, #0
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <SystemClock_Config+0xbc>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001538 <SystemClock_Config+0xbc>)
 80014ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <SystemClock_Config+0xbc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e0:	2301      	movs	r3, #1
 80014e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014e4:	2310      	movs	r3, #16
 80014e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ec:	f107 0320 	add.w	r3, r7, #32
 80014f0:	4618      	mov	r0, r3
 80014f2:	f001 fc5b 	bl	8002dac <HAL_RCC_OscConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80014fc:	f000 fa78 	bl	80019f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001500:	230f      	movs	r3, #15
 8001502:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f001 febe 	bl	800329c <HAL_RCC_ClockConfig>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001526:	f000 fa63 	bl	80019f0 <Error_Handler>
  }
}
 800152a:	bf00      	nop
 800152c:	3750      	adds	r7, #80	@ 0x50
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023800 	.word	0x40023800
 8001538:	40007000 	.word	0x40007000

0800153c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001542:	463b      	mov	r3, r7
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800154e:	4b21      	ldr	r3, [pc, #132]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001550:	4a21      	ldr	r2, [pc, #132]	@ (80015d8 <MX_ADC1_Init+0x9c>)
 8001552:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001554:	4b1f      	ldr	r3, [pc, #124]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001556:	2200      	movs	r2, #0
 8001558:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800155a:	4b1e      	ldr	r3, [pc, #120]	@ (80015d4 <MX_ADC1_Init+0x98>)
 800155c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001560:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001562:	4b1c      	ldr	r3, [pc, #112]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001564:	2201      	movs	r2, #1
 8001566:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001568:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_ADC1_Init+0x98>)
 800156a:	2200      	movs	r2, #0
 800156c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800156e:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001578:	2200      	movs	r2, #0
 800157a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800157c:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <MX_ADC1_Init+0x98>)
 800157e:	4a17      	ldr	r2, [pc, #92]	@ (80015dc <MX_ADC1_Init+0xa0>)
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_ADC1_Init+0x98>)
 800158a:	2201      	movs	r2, #1
 800158c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001596:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_ADC1_Init+0x98>)
 8001598:	2201      	movs	r2, #1
 800159a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800159c:	480d      	ldr	r0, [pc, #52]	@ (80015d4 <MX_ADC1_Init+0x98>)
 800159e:	f000 fcc9 	bl	8001f34 <HAL_ADC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015a8:	f000 fa22 	bl	80019f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015ac:	2307      	movs	r3, #7
 80015ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b8:	463b      	mov	r3, r7
 80015ba:	4619      	mov	r1, r3
 80015bc:	4805      	ldr	r0, [pc, #20]	@ (80015d4 <MX_ADC1_Init+0x98>)
 80015be:	f000 fe7d 	bl	80022bc <HAL_ADC_ConfigChannel>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015c8:	f000 fa12 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	2000009c 	.word	0x2000009c
 80015d8:	40012000 	.word	0x40012000
 80015dc:	0f000001 	.word	0x0f000001

080015e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08e      	sub	sp, #56	@ 0x38
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
 800160c:	615a      	str	r2, [r3, #20]
 800160e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001610:	4b38      	ldr	r3, [pc, #224]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001612:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001616:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8001618:	4b36      	ldr	r3, [pc, #216]	@ (80016f4 <MX_TIM2_Init+0x114>)
 800161a:	220f      	movs	r2, #15
 800161c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161e:	4b35      	ldr	r3, [pc, #212]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001624:	4b33      	ldr	r3, [pc, #204]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001626:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800162a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162c:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <MX_TIM2_Init+0x114>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001632:	4b30      	ldr	r3, [pc, #192]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001638:	482e      	ldr	r0, [pc, #184]	@ (80016f4 <MX_TIM2_Init+0x114>)
 800163a:	f002 f84f 	bl	80036dc <HAL_TIM_Base_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001644:	f000 f9d4 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800164c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800164e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001652:	4619      	mov	r1, r3
 8001654:	4827      	ldr	r0, [pc, #156]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001656:	f002 fbaf 	bl	8003db8 <HAL_TIM_ConfigClockSource>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001660:	f000 f9c6 	bl	80019f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001664:	4823      	ldr	r0, [pc, #140]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001666:	f002 f8eb 	bl	8003840 <HAL_TIM_PWM_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001670:	f000 f9be 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001674:	2300      	movs	r3, #0
 8001676:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800167c:	f107 0320 	add.w	r3, r7, #32
 8001680:	4619      	mov	r1, r3
 8001682:	481c      	ldr	r0, [pc, #112]	@ (80016f4 <MX_TIM2_Init+0x114>)
 8001684:	f002 ff5a 	bl	800453c <HAL_TIMEx_MasterConfigSynchronization>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800168e:	f000 f9af 	bl	80019f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001692:	2360      	movs	r3, #96	@ 0x60
 8001694:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2200      	movs	r2, #0
 80016a6:	4619      	mov	r1, r3
 80016a8:	4812      	ldr	r0, [pc, #72]	@ (80016f4 <MX_TIM2_Init+0x114>)
 80016aa:	f002 fac3 	bl	8003c34 <HAL_TIM_PWM_ConfigChannel>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80016b4:	f000 f99c 	bl	80019f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2204      	movs	r2, #4
 80016bc:	4619      	mov	r1, r3
 80016be:	480d      	ldr	r0, [pc, #52]	@ (80016f4 <MX_TIM2_Init+0x114>)
 80016c0:	f002 fab8 	bl	8003c34 <HAL_TIM_PWM_ConfigChannel>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80016ca:	f000 f991 	bl	80019f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	2208      	movs	r2, #8
 80016d2:	4619      	mov	r1, r3
 80016d4:	4807      	ldr	r0, [pc, #28]	@ (80016f4 <MX_TIM2_Init+0x114>)
 80016d6:	f002 faad 	bl	8003c34 <HAL_TIM_PWM_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80016e0:	f000 f986 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016e4:	4803      	ldr	r0, [pc, #12]	@ (80016f4 <MX_TIM2_Init+0x114>)
 80016e6:	f000 fa31 	bl	8001b4c <HAL_TIM_MspPostInit>

}
 80016ea:	bf00      	nop
 80016ec:	3738      	adds	r7, #56	@ 0x38
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200000e4 	.word	0x200000e4

080016f8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	463b      	mov	r3, r7
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001714:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <MX_TIM5_Init+0x94>)
 8001716:	4a1e      	ldr	r2, [pc, #120]	@ (8001790 <MX_TIM5_Init+0x98>)
 8001718:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = (16000-1)/300;
 800171a:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <MX_TIM5_Init+0x94>)
 800171c:	2235      	movs	r2, #53	@ 0x35
 800171e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <MX_TIM5_Init+0x94>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8001726:	4b19      	ldr	r3, [pc, #100]	@ (800178c <MX_TIM5_Init+0x94>)
 8001728:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800172c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <MX_TIM5_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001734:	4b15      	ldr	r3, [pc, #84]	@ (800178c <MX_TIM5_Init+0x94>)
 8001736:	2280      	movs	r2, #128	@ 0x80
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800173a:	4814      	ldr	r0, [pc, #80]	@ (800178c <MX_TIM5_Init+0x94>)
 800173c:	f001 ffce 	bl	80036dc <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001746:	f000 f953 	bl	80019f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800174e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	4619      	mov	r1, r3
 8001756:	480d      	ldr	r0, [pc, #52]	@ (800178c <MX_TIM5_Init+0x94>)
 8001758:	f002 fb2e 	bl	8003db8 <HAL_TIM_ConfigClockSource>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001762:	f000 f945 	bl	80019f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800176e:	463b      	mov	r3, r7
 8001770:	4619      	mov	r1, r3
 8001772:	4806      	ldr	r0, [pc, #24]	@ (800178c <MX_TIM5_Init+0x94>)
 8001774:	f002 fee2 	bl	800453c <HAL_TIMEx_MasterConfigSynchronization>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800177e:	f000 f937 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	2000012c 	.word	0x2000012c
 8001790:	40000c00 	.word	0x40000c00

08001794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001798:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 800179a:	4a12      	ldr	r2, [pc, #72]	@ (80017e4 <MX_USART2_UART_Init+0x50>)
 800179c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800179e:	4b10      	ldr	r3, [pc, #64]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b8:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017ba:	220c      	movs	r2, #12
 80017bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017be:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <MX_USART2_UART_Init+0x4c>)
 80017cc:	f002 ff38 	bl	8004640 <HAL_UART_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017d6:	f000 f90b 	bl	80019f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000174 	.word	0x20000174
 80017e4:	40004400 	.word	0x40004400

080017e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	4b46      	ldr	r3, [pc, #280]	@ (800191c <MX_GPIO_Init+0x134>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a45      	ldr	r2, [pc, #276]	@ (800191c <MX_GPIO_Init+0x134>)
 8001808:	f043 0304 	orr.w	r3, r3, #4
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b43      	ldr	r3, [pc, #268]	@ (800191c <MX_GPIO_Init+0x134>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	4b3f      	ldr	r3, [pc, #252]	@ (800191c <MX_GPIO_Init+0x134>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a3e      	ldr	r2, [pc, #248]	@ (800191c <MX_GPIO_Init+0x134>)
 8001824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b3c      	ldr	r3, [pc, #240]	@ (800191c <MX_GPIO_Init+0x134>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	4b38      	ldr	r3, [pc, #224]	@ (800191c <MX_GPIO_Init+0x134>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a37      	ldr	r2, [pc, #220]	@ (800191c <MX_GPIO_Init+0x134>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b35      	ldr	r3, [pc, #212]	@ (800191c <MX_GPIO_Init+0x134>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b31      	ldr	r3, [pc, #196]	@ (800191c <MX_GPIO_Init+0x134>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a30      	ldr	r2, [pc, #192]	@ (800191c <MX_GPIO_Init+0x134>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b2e      	ldr	r3, [pc, #184]	@ (800191c <MX_GPIO_Init+0x134>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_Pin|RED_Pin|GREEN_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	210e      	movs	r1, #14
 8001872:	482b      	ldr	r0, [pc, #172]	@ (8001920 <MX_GPIO_Init+0x138>)
 8001874:	f001 fa80 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	2120      	movs	r1, #32
 800187c:	4829      	ldr	r0, [pc, #164]	@ (8001924 <MX_GPIO_Init+0x13c>)
 800187e:	f001 fa7b 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2102      	movs	r1, #2
 8001886:	4828      	ldr	r0, [pc, #160]	@ (8001928 <MX_GPIO_Init+0x140>)
 8001888:	f001 fa76 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800188c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001892:	2300      	movs	r3, #0
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	481f      	ldr	r0, [pc, #124]	@ (8001920 <MX_GPIO_Init+0x138>)
 80018a2:	f001 f8cd 	bl	8002a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUE_Pin RED_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = BLUE_Pin|RED_Pin|GREEN_Pin;
 80018a6:	230e      	movs	r3, #14
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b6:	f107 0314 	add.w	r3, r7, #20
 80018ba:	4619      	mov	r1, r3
 80018bc:	4818      	ldr	r0, [pc, #96]	@ (8001920 <MX_GPIO_Init+0x138>)
 80018be:	f001 f8bf 	bl	8002a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018c2:	2320      	movs	r3, #32
 80018c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c6:	2301      	movs	r3, #1
 80018c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	4812      	ldr	r0, [pc, #72]	@ (8001924 <MX_GPIO_Init+0x13c>)
 80018da:	f001 f8b1 	bl	8002a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : HCSR04_TRIG_Pin */
  GPIO_InitStruct.Pin = HCSR04_TRIG_Pin;
 80018de:	2302      	movs	r3, #2
 80018e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e2:	2301      	movs	r3, #1
 80018e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ea:	2300      	movs	r3, #0
 80018ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <MX_GPIO_Init+0x140>)
 80018f6:	f001 f8a3 	bl	8002a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : RPM_TICK_Pin */
  GPIO_InitStruct.Pin = RPM_TICK_Pin;
 80018fa:	2304      	movs	r3, #4
 80018fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RPM_TICK_GPIO_Port, &GPIO_InitStruct);
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	4619      	mov	r1, r3
 800190e:	4806      	ldr	r0, [pc, #24]	@ (8001928 <MX_GPIO_Init+0x140>)
 8001910:	f001 f896 	bl	8002a40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001914:	bf00      	nop
 8001916:	3728      	adds	r7, #40	@ 0x28
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	40020800 	.word	0x40020800
 8001924:	40020000 	.word	0x40020000
 8001928:	40020400 	.word	0x40020400

0800192c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2) {
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a07      	ldr	r2, [pc, #28]	@ (8001958 <HAL_UART_RxCpltCallback+0x2c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d108      	bne.n	8001950 <HAL_UART_RxCpltCallback+0x24>
		HAL_UART_Transmit(&huart2, &byte, 1, 100);
 800193e:	2364      	movs	r3, #100	@ 0x64
 8001940:	2201      	movs	r2, #1
 8001942:	4906      	ldr	r1, [pc, #24]	@ (800195c <HAL_UART_RxCpltCallback+0x30>)
 8001944:	4806      	ldr	r0, [pc, #24]	@ (8001960 <HAL_UART_RxCpltCallback+0x34>)
 8001946:	f002 fecb 	bl	80046e0 <HAL_UART_Transmit>
		rcv_intpt_flag = 1;
 800194a:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <HAL_UART_RxCpltCallback+0x38>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
	}
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40004400 	.word	0x40004400
 800195c:	20000098 	.word	0x20000098
 8001960:	20000174 	.word	0x20000174
 8001964:	20000200 	.word	0x20000200

08001968 <HAL_TIM_PeriodElapsedCallback>:
    HAL_UART_Transmit(&huart2, (uint8_t*)debug_msg, strlen(debug_msg), 1000);

    // Convert the two characters into an integer (for example, "12" -> 12)
    *hour = (hour[0] - '0') * 10 + (hour[1] - '0');
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	if((htim->Instance == TIM5)) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a19      	ldr	r2, [pc, #100]	@ (80019dc <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d12a      	bne.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0x68>
		wall_clock_hr_update_flag = 0;
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]
		clock_secs += 2;
 8001980:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	3302      	adds	r3, #2
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800198c:	701a      	strb	r2, [r3, #0]

		if((clock_secs == 60)) {
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	b2db      	uxtb	r3, r3
 8001994:	2b3c      	cmp	r3, #60	@ 0x3c
 8001996:	d11b      	bne.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0x68>
			clock_mins += 1;
 8001998:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	3301      	adds	r3, #1
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80019a4:	701a      	strb	r2, [r3, #0]
			clock_secs = 0;
 80019a6:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]

			if((clock_mins == 60)) {
 80019ac:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b3c      	cmp	r3, #60	@ 0x3c
 80019b4:	d109      	bne.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x62>
				clock_hours += 1;
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <HAL_TIM_PeriodElapsedCallback+0x84>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	3301      	adds	r3, #1
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <HAL_TIM_PeriodElapsedCallback+0x84>)
 80019c2:	701a      	strb	r2, [r3, #0]
				clock_mins = 0;
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
			}
			wall_clock_hr_update_flag = 1;
 80019ca:	4b05      	ldr	r3, [pc, #20]	@ (80019e0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	40000c00 	.word	0x40000c00
 80019e0:	200001bf 	.word	0x200001bf
 80019e4:	200001be 	.word	0x200001be
 80019e8:	200001bd 	.word	0x200001bd
 80019ec:	200001bc 	.word	0x200001bc

080019f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f4:	b672      	cpsid	i
}
 80019f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <Error_Handler+0x8>

080019fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	4b10      	ldr	r3, [pc, #64]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	4a08      	ldr	r2, [pc, #32]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a2e:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <HAL_MspInit+0x4c>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800

08001a4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <HAL_ADC_MspInit+0x7c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d127      	bne.n	8001abe <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	4a15      	ldr	r2, [pc, #84]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a0e      	ldr	r2, [pc, #56]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001acc <HAL_ADC_MspInit+0x80>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001aa6:	2380      	movs	r3, #128	@ 0x80
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <HAL_ADC_MspInit+0x84>)
 8001aba:	f000 ffc1 	bl	8002a40 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001abe:	bf00      	nop
 8001ac0:	3728      	adds	r7, #40	@ 0x28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40012000 	.word	0x40012000
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020000 	.word	0x40020000

08001ad4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae4:	d10e      	bne.n	8001b04 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	4a15      	ldr	r2, [pc, #84]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af6:	4b13      	ldr	r3, [pc, #76]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001b02:	e01a      	b.n	8001b3a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM5)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0f      	ldr	r2, [pc, #60]	@ (8001b48 <HAL_TIM_Base_MspInit+0x74>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d115      	bne.n	8001b3a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001b18:	f043 0308 	orr.w	r3, r3, #8
 8001b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1e:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <HAL_TIM_Base_MspInit+0x70>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	f003 0308 	and.w	r3, r3, #8
 8001b26:	60bb      	str	r3, [r7, #8]
 8001b28:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2032      	movs	r0, #50	@ 0x32
 8001b30:	f000 febd 	bl	80028ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b34:	2032      	movs	r0, #50	@ 0x32
 8001b36:	f000 fed6 	bl	80028e6 <HAL_NVIC_EnableIRQ>
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40000c00 	.word	0x40000c00

08001b4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	@ 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b6c:	d13c      	bne.n	8001be8 <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	4a17      	ldr	r2, [pc, #92]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <HAL_TIM_MspPostInit+0xa4>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480c      	ldr	r0, [pc, #48]	@ (8001bf4 <HAL_TIM_MspPostInit+0xa8>)
 8001bc2:	f000 ff3d 	bl	8002a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bdc:	f107 0314 	add.w	r3, r7, #20
 8001be0:	4619      	mov	r1, r3
 8001be2:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <HAL_TIM_MspPostInit+0xac>)
 8001be4:	f000 ff2c 	bl	8002a40 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001be8:	bf00      	nop
 8001bea:	3728      	adds	r7, #40	@ 0x28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020000 	.word	0x40020000
 8001bf8:	40020400 	.word	0x40020400

08001bfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	@ 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a1d      	ldr	r2, [pc, #116]	@ (8001c90 <HAL_UART_MspInit+0x94>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d133      	bne.n	8001c86 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b1c      	ldr	r3, [pc, #112]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a1b      	ldr	r2, [pc, #108]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b19      	ldr	r3, [pc, #100]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a14      	ldr	r2, [pc, #80]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <HAL_UART_MspInit+0x98>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c56:	230c      	movs	r3, #12
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c62:	2300      	movs	r3, #0
 8001c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c66:	2307      	movs	r3, #7
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4809      	ldr	r0, [pc, #36]	@ (8001c98 <HAL_UART_MspInit+0x9c>)
 8001c72:	f000 fee5 	bl	8002a40 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2026      	movs	r0, #38	@ 0x26
 8001c7c:	f000 fe17 	bl	80028ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c80:	2026      	movs	r0, #38	@ 0x26
 8001c82:	f000 fe30 	bl	80028e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c86:	bf00      	nop
 8001c88:	3728      	adds	r7, #40	@ 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40004400 	.word	0x40004400
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020000 	.word	0x40020000

08001c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <NMI_Handler+0x4>

08001ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <BusFault_Handler+0x4>

08001cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <UsageFault_Handler+0x4>

08001cc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cf2:	f000 f8db 	bl	8001eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d00:	4802      	ldr	r0, [pc, #8]	@ (8001d0c <USART2_IRQHandler+0x10>)
 8001d02:	f002 fd9d 	bl	8004840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000174 	.word	0x20000174

08001d10 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <TIM5_IRQHandler+0x10>)
 8001d16:	f001 fe9d 	bl	8003a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000012c 	.word	0x2000012c

08001d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d2c:	4a14      	ldr	r2, [pc, #80]	@ (8001d80 <_sbrk+0x5c>)
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <_sbrk+0x60>)
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <_sbrk+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d40:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <_sbrk+0x64>)
 8001d42:	4a12      	ldr	r2, [pc, #72]	@ (8001d8c <_sbrk+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d46:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d207      	bcs.n	8001d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d54:	f003 fd0a 	bl	800576c <__errno>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d62:	e009      	b.n	8001d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d64:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <_sbrk+0x64>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4413      	add	r3, r2
 8001d72:	4a05      	ldr	r2, [pc, #20]	@ (8001d88 <_sbrk+0x64>)
 8001d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d76:	68fb      	ldr	r3, [r7, #12]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20018000 	.word	0x20018000
 8001d84:	00000400 	.word	0x00000400
 8001d88:	20000204 	.word	0x20000204
 8001d8c:	20000358 	.word	0x20000358

08001d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <SystemInit+0x20>)
 8001d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d9a:	4a05      	ldr	r2, [pc, #20]	@ (8001db0 <SystemInit+0x20>)
 8001d9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001da0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001db4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001db8:	f7ff ffea 	bl	8001d90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dbc:	480c      	ldr	r0, [pc, #48]	@ (8001df0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dbe:	490d      	ldr	r1, [pc, #52]	@ (8001df4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001df8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc4:	e002      	b.n	8001dcc <LoopCopyDataInit>

08001dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dca:	3304      	adds	r3, #4

08001dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd0:	d3f9      	bcc.n	8001dc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dd4:	4c0a      	ldr	r4, [pc, #40]	@ (8001e00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd8:	e001      	b.n	8001dde <LoopFillZerobss>

08001dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ddc:	3204      	adds	r2, #4

08001dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de0:	d3fb      	bcc.n	8001dda <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001de2:	f003 fcc9 	bl	8005778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001de6:	f7fe fdf7 	bl	80009d8 <main>
  bx  lr    
 8001dea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001df8:	08006390 	.word	0x08006390
  ldr r2, =_sbss
 8001dfc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001e00:	20000354 	.word	0x20000354

08001e04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e04:	e7fe      	b.n	8001e04 <ADC_IRQHandler>
	...

08001e08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e48 <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0d      	ldr	r2, [pc, #52]	@ (8001e48 <HAL_Init+0x40>)
 8001e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <HAL_Init+0x40>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e48 <HAL_Init+0x40>)
 8001e1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e24:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <HAL_Init+0x40>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <HAL_Init+0x40>)
 8001e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e30:	2003      	movs	r0, #3
 8001e32:	f000 fd31 	bl	8002898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f000 f808 	bl	8001e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e3c:	f7ff fdde 	bl	80019fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023c00 	.word	0x40023c00

08001e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e54:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <HAL_InitTick+0x54>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_InitTick+0x58>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 fd49 	bl	8002902 <HAL_SYSTICK_Config>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00e      	b.n	8001e98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b0f      	cmp	r3, #15
 8001e7e:	d80a      	bhi.n	8001e96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e80:	2200      	movs	r2, #0
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	f000 fd11 	bl	80028ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ea8 <HAL_InitTick+0x5c>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e000      	b.n	8001e98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000010 	.word	0x20000010
 8001ea4:	20000018 	.word	0x20000018
 8001ea8:	20000014 	.word	0x20000014

08001eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_IncTick+0x20>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <HAL_IncTick+0x24>)
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000018 	.word	0x20000018
 8001ed0:	20000208 	.word	0x20000208

08001ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <HAL_GetTick+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000208 	.word	0x20000208

08001eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ef4:	f7ff ffee 	bl	8001ed4 <HAL_GetTick>
 8001ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f04:	d005      	beq.n	8001f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_Delay+0x44>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f12:	bf00      	nop
 8001f14:	f7ff ffde 	bl	8001ed4 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d8f7      	bhi.n	8001f14 <HAL_Delay+0x28>
  {
  }
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000018 	.word	0x20000018

08001f34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e033      	b.n	8001fb2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d109      	bne.n	8001f66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff fd7a 	bl	8001a4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	f003 0310 	and.w	r3, r3, #16
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d118      	bne.n	8001fa4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f7a:	f023 0302 	bic.w	r3, r3, #2
 8001f7e:	f043 0202 	orr.w	r2, r3, #2
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 faba 	bl	8002500 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fa2:	e001      	b.n	8001fa8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d101      	bne.n	8001fd6 <HAL_ADC_Start+0x1a>
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	e097      	b.n	8002106 <HAL_ADC_Start+0x14a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d018      	beq.n	800201e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
 8001ffa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ffc:	4b45      	ldr	r3, [pc, #276]	@ (8002114 <HAL_ADC_Start+0x158>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a45      	ldr	r2, [pc, #276]	@ (8002118 <HAL_ADC_Start+0x15c>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	0c9a      	lsrs	r2, r3, #18
 8002008:	4613      	mov	r3, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4413      	add	r3, r2
 800200e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002010:	e002      	b.n	8002018 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	3b01      	subs	r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f9      	bne.n	8002012 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b01      	cmp	r3, #1
 800202a:	d15f      	bne.n	80020ec <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002056:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002062:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800206a:	d106      	bne.n	800207a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002070:	f023 0206 	bic.w	r2, r3, #6
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	645a      	str	r2, [r3, #68]	@ 0x44
 8002078:	e002      	b.n	8002080 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002088:	4b24      	ldr	r3, [pc, #144]	@ (800211c <HAL_ADC_Start+0x160>)
 800208a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002094:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 031f 	and.w	r3, r3, #31
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10f      	bne.n	80020c2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d129      	bne.n	8002104 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	e020      	b.n	8002104 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a16      	ldr	r2, [pc, #88]	@ (8002120 <HAL_ADC_Start+0x164>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d11b      	bne.n	8002104 <HAL_ADC_Start+0x148>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d114      	bne.n	8002104 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	e00b      	b.n	8002104 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f0:	f043 0210 	orr.w	r2, r3, #16
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fc:	f043 0201 	orr.w	r2, r3, #1
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	20000010 	.word	0x20000010
 8002118:	431bde83 	.word	0x431bde83
 800211c:	40012300 	.word	0x40012300
 8002120:	40012000 	.word	0x40012000

08002124 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002132:	2b01      	cmp	r3, #1
 8002134:	d101      	bne.n	800213a <HAL_ADC_Stop+0x16>
 8002136:	2302      	movs	r3, #2
 8002138:	e021      	b.n	800217e <HAL_ADC_Stop+0x5a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0201 	bic.w	r2, r2, #1
 8002150:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	2b00      	cmp	r3, #0
 800215e:	d109      	bne.n	8002174 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002164:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002168:	f023 0301 	bic.w	r3, r3, #1
 800216c:	f043 0201 	orr.w	r2, r3, #1
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a6:	d113      	bne.n	80021d0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b6:	d10b      	bne.n	80021d0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	f043 0220 	orr.w	r2, r3, #32
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e063      	b.n	8002298 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80021d0:	f7ff fe80 	bl	8001ed4 <HAL_GetTick>
 80021d4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021d6:	e021      	b.n	800221c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021de:	d01d      	beq.n	800221c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d007      	beq.n	80021f6 <HAL_ADC_PollForConversion+0x6c>
 80021e6:	f7ff fe75 	bl	8001ed4 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d212      	bcs.n	800221c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b02      	cmp	r3, #2
 8002202:	d00b      	beq.n	800221c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002208:	f043 0204 	orr.w	r2, r3, #4
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e03d      	b.n	8002298 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b02      	cmp	r3, #2
 8002228:	d1d6      	bne.n	80021d8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f06f 0212 	mvn.w	r2, #18
 8002232:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002238:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d123      	bne.n	8002296 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002252:	2b00      	cmp	r3, #0
 8002254:	d11f      	bne.n	8002296 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002260:	2b00      	cmp	r3, #0
 8002262:	d006      	beq.n	8002272 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800226e:	2b00      	cmp	r3, #0
 8002270:	d111      	bne.n	8002296 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d105      	bne.n	8002296 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	f043 0201 	orr.w	r2, r3, #1
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1c>
 80022d4:	2302      	movs	r3, #2
 80022d6:	e105      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x228>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b09      	cmp	r3, #9
 80022e6:	d925      	bls.n	8002334 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68d9      	ldr	r1, [r3, #12]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	461a      	mov	r2, r3
 80022f6:	4613      	mov	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	3b1e      	subs	r3, #30
 80022fe:	2207      	movs	r2, #7
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43da      	mvns	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	400a      	ands	r2, r1
 800230c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68d9      	ldr	r1, [r3, #12]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	b29b      	uxth	r3, r3
 800231e:	4618      	mov	r0, r3
 8002320:	4603      	mov	r3, r0
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	4403      	add	r3, r0
 8002326:	3b1e      	subs	r3, #30
 8002328:	409a      	lsls	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	e022      	b.n	800237a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6919      	ldr	r1, [r3, #16]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	b29b      	uxth	r3, r3
 8002340:	461a      	mov	r2, r3
 8002342:	4613      	mov	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4413      	add	r3, r2
 8002348:	2207      	movs	r2, #7
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43da      	mvns	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	400a      	ands	r2, r1
 8002356:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6919      	ldr	r1, [r3, #16]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	4603      	mov	r3, r0
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4403      	add	r3, r0
 8002370:	409a      	lsls	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b06      	cmp	r3, #6
 8002380:	d824      	bhi.n	80023cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	4613      	mov	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4413      	add	r3, r2
 8002392:	3b05      	subs	r3, #5
 8002394:	221f      	movs	r2, #31
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43da      	mvns	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	400a      	ands	r2, r1
 80023a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	4618      	mov	r0, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	3b05      	subs	r3, #5
 80023be:	fa00 f203 	lsl.w	r2, r0, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80023ca:	e04c      	b.n	8002466 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b0c      	cmp	r3, #12
 80023d2:	d824      	bhi.n	800241e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	3b23      	subs	r3, #35	@ 0x23
 80023e6:	221f      	movs	r2, #31
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43da      	mvns	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	400a      	ands	r2, r1
 80023f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	b29b      	uxth	r3, r3
 8002402:	4618      	mov	r0, r3
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	3b23      	subs	r3, #35	@ 0x23
 8002410:	fa00 f203 	lsl.w	r2, r0, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	631a      	str	r2, [r3, #48]	@ 0x30
 800241c:	e023      	b.n	8002466 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	3b41      	subs	r3, #65	@ 0x41
 8002430:	221f      	movs	r2, #31
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43da      	mvns	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	400a      	ands	r2, r1
 800243e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	4618      	mov	r0, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	3b41      	subs	r3, #65	@ 0x41
 800245a:	fa00 f203 	lsl.w	r2, r0, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002466:	4b22      	ldr	r3, [pc, #136]	@ (80024f0 <HAL_ADC_ConfigChannel+0x234>)
 8002468:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a21      	ldr	r2, [pc, #132]	@ (80024f4 <HAL_ADC_ConfigChannel+0x238>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d109      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x1cc>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b12      	cmp	r3, #18
 800247a:	d105      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a19      	ldr	r2, [pc, #100]	@ (80024f4 <HAL_ADC_ConfigChannel+0x238>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d123      	bne.n	80024da <HAL_ADC_ConfigChannel+0x21e>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b10      	cmp	r3, #16
 8002498:	d003      	beq.n	80024a2 <HAL_ADC_ConfigChannel+0x1e6>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b11      	cmp	r3, #17
 80024a0:	d11b      	bne.n	80024da <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b10      	cmp	r3, #16
 80024b4:	d111      	bne.n	80024da <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024b6:	4b10      	ldr	r3, [pc, #64]	@ (80024f8 <HAL_ADC_ConfigChannel+0x23c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a10      	ldr	r2, [pc, #64]	@ (80024fc <HAL_ADC_ConfigChannel+0x240>)
 80024bc:	fba2 2303 	umull	r2, r3, r2, r3
 80024c0:	0c9a      	lsrs	r2, r3, #18
 80024c2:	4613      	mov	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024cc:	e002      	b.n	80024d4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	3b01      	subs	r3, #1
 80024d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f9      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	40012300 	.word	0x40012300
 80024f4:	40012000 	.word	0x40012000
 80024f8:	20000010 	.word	0x20000010
 80024fc:	431bde83 	.word	0x431bde83

08002500 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002508:	4b79      	ldr	r3, [pc, #484]	@ (80026f0 <ADC_Init+0x1f0>)
 800250a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	431a      	orrs	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002534:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6859      	ldr	r1, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	021a      	lsls	r2, r3, #8
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002558:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6859      	ldr	r1, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800257a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6899      	ldr	r1, [r3, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002592:	4a58      	ldr	r2, [pc, #352]	@ (80026f4 <ADC_Init+0x1f4>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d022      	beq.n	80025de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6899      	ldr	r1, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6899      	ldr	r1, [r3, #8]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	e00f      	b.n	80025fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025fc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0202 	bic.w	r2, r2, #2
 800260c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6899      	ldr	r1, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	7e1b      	ldrb	r3, [r3, #24]
 8002618:	005a      	lsls	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d01b      	beq.n	8002664 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800263a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800264a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6859      	ldr	r1, [r3, #4]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002656:	3b01      	subs	r3, #1
 8002658:	035a      	lsls	r2, r3, #13
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	e007      	b.n	8002674 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002672:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	3b01      	subs	r3, #1
 8002690:	051a      	lsls	r2, r3, #20
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6899      	ldr	r1, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026b6:	025a      	lsls	r2, r3, #9
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6899      	ldr	r1, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	029a      	lsls	r2, r3, #10
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	609a      	str	r2, [r3, #8]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	40012300 	.word	0x40012300
 80026f4:	0f000001 	.word	0x0f000001

080026f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002708:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <__NVIC_SetPriorityGrouping+0x44>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002714:	4013      	ands	r3, r2
 8002716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002720:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800272a:	4a04      	ldr	r2, [pc, #16]	@ (800273c <__NVIC_SetPriorityGrouping+0x44>)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	60d3      	str	r3, [r2, #12]
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002744:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <__NVIC_GetPriorityGrouping+0x18>)
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	0a1b      	lsrs	r3, r3, #8
 800274a:	f003 0307 	and.w	r3, r3, #7
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276a:	2b00      	cmp	r3, #0
 800276c:	db0b      	blt.n	8002786 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	f003 021f 	and.w	r2, r3, #31
 8002774:	4907      	ldr	r1, [pc, #28]	@ (8002794 <__NVIC_EnableIRQ+0x38>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	095b      	lsrs	r3, r3, #5
 800277c:	2001      	movs	r0, #1
 800277e:	fa00 f202 	lsl.w	r2, r0, r2
 8002782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000e100 	.word	0xe000e100

08002798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	db0a      	blt.n	80027c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	490c      	ldr	r1, [pc, #48]	@ (80027e4 <__NVIC_SetPriority+0x4c>)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	0112      	lsls	r2, r2, #4
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	440b      	add	r3, r1
 80027bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c0:	e00a      	b.n	80027d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	4908      	ldr	r1, [pc, #32]	@ (80027e8 <__NVIC_SetPriority+0x50>)
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	f003 030f 	and.w	r3, r3, #15
 80027ce:	3b04      	subs	r3, #4
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	440b      	add	r3, r1
 80027d6:	761a      	strb	r2, [r3, #24]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	e000e100 	.word	0xe000e100
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b089      	sub	sp, #36	@ 0x24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f1c3 0307 	rsb	r3, r3, #7
 8002806:	2b04      	cmp	r3, #4
 8002808:	bf28      	it	cs
 800280a:	2304      	movcs	r3, #4
 800280c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	3304      	adds	r3, #4
 8002812:	2b06      	cmp	r3, #6
 8002814:	d902      	bls.n	800281c <NVIC_EncodePriority+0x30>
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	3b03      	subs	r3, #3
 800281a:	e000      	b.n	800281e <NVIC_EncodePriority+0x32>
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002820:	f04f 32ff 	mov.w	r2, #4294967295
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43da      	mvns	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	401a      	ands	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002834:	f04f 31ff 	mov.w	r1, #4294967295
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	43d9      	mvns	r1, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	4313      	orrs	r3, r2
         );
}
 8002846:	4618      	mov	r0, r3
 8002848:	3724      	adds	r7, #36	@ 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
	...

08002854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3b01      	subs	r3, #1
 8002860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002864:	d301      	bcc.n	800286a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002866:	2301      	movs	r3, #1
 8002868:	e00f      	b.n	800288a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800286a:	4a0a      	ldr	r2, [pc, #40]	@ (8002894 <SysTick_Config+0x40>)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002872:	210f      	movs	r1, #15
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	f7ff ff8e 	bl	8002798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800287c:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <SysTick_Config+0x40>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002882:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <SysTick_Config+0x40>)
 8002884:	2207      	movs	r2, #7
 8002886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	e000e010 	.word	0xe000e010

08002898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff ff29 	bl	80026f8 <__NVIC_SetPriorityGrouping>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c0:	f7ff ff3e 	bl	8002740 <__NVIC_GetPriorityGrouping>
 80028c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	6978      	ldr	r0, [r7, #20]
 80028cc:	f7ff ff8e 	bl	80027ec <NVIC_EncodePriority>
 80028d0:	4602      	mov	r2, r0
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff5d 	bl	8002798 <__NVIC_SetPriority>
}
 80028de:	bf00      	nop
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff31 	bl	800275c <__NVIC_EnableIRQ>
}
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff ffa2 	bl	8002854 <SysTick_Config>
 8002910:	4603      	mov	r3, r0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b084      	sub	sp, #16
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002926:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002928:	f7ff fad4 	bl	8001ed4 <HAL_GetTick>
 800292c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d008      	beq.n	800294c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2280      	movs	r2, #128	@ 0x80
 800293e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e052      	b.n	80029f2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0216 	bic.w	r2, r2, #22
 800295a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800296a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	2b00      	cmp	r3, #0
 8002972:	d103      	bne.n	800297c <HAL_DMA_Abort+0x62>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 0208 	bic.w	r2, r2, #8
 800298a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0201 	bic.w	r2, r2, #1
 800299a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800299c:	e013      	b.n	80029c6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800299e:	f7ff fa99 	bl	8001ed4 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b05      	cmp	r3, #5
 80029aa:	d90c      	bls.n	80029c6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2220      	movs	r2, #32
 80029b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2203      	movs	r2, #3
 80029b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e015      	b.n	80029f2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e4      	bne.n	800299e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	223f      	movs	r2, #63	@ 0x3f
 80029da:	409a      	lsls	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d004      	beq.n	8002a18 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2280      	movs	r2, #128	@ 0x80
 8002a12:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e00c      	b.n	8002a32 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
	...

08002a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b089      	sub	sp, #36	@ 0x24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	e159      	b.n	8002d10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	f040 8148 	bne.w	8002d0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d005      	beq.n	8002a92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d130      	bne.n	8002af4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	2203      	movs	r2, #3
 8002a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa2:	43db      	mvns	r3, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ac8:	2201      	movs	r2, #1
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	091b      	lsrs	r3, r3, #4
 8002ade:	f003 0201 	and.w	r2, r3, #1
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	2b03      	cmp	r3, #3
 8002afe:	d017      	beq.n	8002b30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d123      	bne.n	8002b84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	08da      	lsrs	r2, r3, #3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3208      	adds	r2, #8
 8002b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	220f      	movs	r2, #15
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	691a      	ldr	r2, [r3, #16]
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	08da      	lsrs	r2, r3, #3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	3208      	adds	r2, #8
 8002b7e:	69b9      	ldr	r1, [r7, #24]
 8002b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	2203      	movs	r2, #3
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0203 	and.w	r2, r3, #3
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 80a2 	beq.w	8002d0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	4b57      	ldr	r3, [pc, #348]	@ (8002d28 <HAL_GPIO_Init+0x2e8>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bce:	4a56      	ldr	r2, [pc, #344]	@ (8002d28 <HAL_GPIO_Init+0x2e8>)
 8002bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bd6:	4b54      	ldr	r3, [pc, #336]	@ (8002d28 <HAL_GPIO_Init+0x2e8>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002be2:	4a52      	ldr	r2, [pc, #328]	@ (8002d2c <HAL_GPIO_Init+0x2ec>)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	089b      	lsrs	r3, r3, #2
 8002be8:	3302      	adds	r3, #2
 8002bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	220f      	movs	r2, #15
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a49      	ldr	r2, [pc, #292]	@ (8002d30 <HAL_GPIO_Init+0x2f0>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d019      	beq.n	8002c42 <HAL_GPIO_Init+0x202>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a48      	ldr	r2, [pc, #288]	@ (8002d34 <HAL_GPIO_Init+0x2f4>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d013      	beq.n	8002c3e <HAL_GPIO_Init+0x1fe>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a47      	ldr	r2, [pc, #284]	@ (8002d38 <HAL_GPIO_Init+0x2f8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d00d      	beq.n	8002c3a <HAL_GPIO_Init+0x1fa>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a46      	ldr	r2, [pc, #280]	@ (8002d3c <HAL_GPIO_Init+0x2fc>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d007      	beq.n	8002c36 <HAL_GPIO_Init+0x1f6>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a45      	ldr	r2, [pc, #276]	@ (8002d40 <HAL_GPIO_Init+0x300>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d101      	bne.n	8002c32 <HAL_GPIO_Init+0x1f2>
 8002c2e:	2304      	movs	r3, #4
 8002c30:	e008      	b.n	8002c44 <HAL_GPIO_Init+0x204>
 8002c32:	2307      	movs	r3, #7
 8002c34:	e006      	b.n	8002c44 <HAL_GPIO_Init+0x204>
 8002c36:	2303      	movs	r3, #3
 8002c38:	e004      	b.n	8002c44 <HAL_GPIO_Init+0x204>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e002      	b.n	8002c44 <HAL_GPIO_Init+0x204>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <HAL_GPIO_Init+0x204>
 8002c42:	2300      	movs	r3, #0
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	f002 0203 	and.w	r2, r2, #3
 8002c4a:	0092      	lsls	r2, r2, #2
 8002c4c:	4093      	lsls	r3, r2
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c54:	4935      	ldr	r1, [pc, #212]	@ (8002d2c <HAL_GPIO_Init+0x2ec>)
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	089b      	lsrs	r3, r3, #2
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c62:	4b38      	ldr	r3, [pc, #224]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c86:	4a2f      	ldr	r2, [pc, #188]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cb0:	4a24      	ldr	r2, [pc, #144]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cb6:	4b23      	ldr	r3, [pc, #140]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cda:	4a1a      	ldr	r2, [pc, #104]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ce0:	4b18      	ldr	r3, [pc, #96]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d04:	4a0f      	ldr	r2, [pc, #60]	@ (8002d44 <HAL_GPIO_Init+0x304>)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	61fb      	str	r3, [r7, #28]
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	2b0f      	cmp	r3, #15
 8002d14:	f67f aea2 	bls.w	8002a5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	3724      	adds	r7, #36	@ 0x24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	40013800 	.word	0x40013800
 8002d30:	40020000 	.word	0x40020000
 8002d34:	40020400 	.word	0x40020400
 8002d38:	40020800 	.word	0x40020800
 8002d3c:	40020c00 	.word	0x40020c00
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40013c00 	.word	0x40013c00

08002d48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	887b      	ldrh	r3, [r7, #2]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d002      	beq.n	8002d66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
 8002d64:	e001      	b.n	8002d6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d66:	2300      	movs	r3, #0
 8002d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	807b      	strh	r3, [r7, #2]
 8002d84:	4613      	mov	r3, r2
 8002d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d88:	787b      	ldrb	r3, [r7, #1]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d8e:	887a      	ldrh	r2, [r7, #2]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d94:	e003      	b.n	8002d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d96:	887b      	ldrh	r3, [r7, #2]
 8002d98:	041a      	lsls	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	619a      	str	r2, [r3, #24]
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
	...

08002dac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e267      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d075      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dca:	4b88      	ldr	r3, [pc, #544]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d00c      	beq.n	8002df0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dd6:	4b85      	ldr	r3, [pc, #532]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d112      	bne.n	8002e08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002de2:	4b82      	ldr	r3, [pc, #520]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dee:	d10b      	bne.n	8002e08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df0:	4b7e      	ldr	r3, [pc, #504]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d05b      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x108>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d157      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e242      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e10:	d106      	bne.n	8002e20 <HAL_RCC_OscConfig+0x74>
 8002e12:	4b76      	ldr	r3, [pc, #472]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a75      	ldr	r2, [pc, #468]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	e01d      	b.n	8002e5c <HAL_RCC_OscConfig+0xb0>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e28:	d10c      	bne.n	8002e44 <HAL_RCC_OscConfig+0x98>
 8002e2a:	4b70      	ldr	r3, [pc, #448]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a6f      	ldr	r2, [pc, #444]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	4b6d      	ldr	r3, [pc, #436]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a6c      	ldr	r2, [pc, #432]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	e00b      	b.n	8002e5c <HAL_RCC_OscConfig+0xb0>
 8002e44:	4b69      	ldr	r3, [pc, #420]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a68      	ldr	r2, [pc, #416]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	4b66      	ldr	r3, [pc, #408]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a65      	ldr	r2, [pc, #404]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d013      	beq.n	8002e8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e64:	f7ff f836 	bl	8001ed4 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e6c:	f7ff f832 	bl	8001ed4 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b64      	cmp	r3, #100	@ 0x64
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e207      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0f0      	beq.n	8002e6c <HAL_RCC_OscConfig+0xc0>
 8002e8a:	e014      	b.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8c:	f7ff f822 	bl	8001ed4 <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e94:	f7ff f81e 	bl	8001ed4 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b64      	cmp	r3, #100	@ 0x64
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e1f3      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ea6:	4b51      	ldr	r3, [pc, #324]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f0      	bne.n	8002e94 <HAL_RCC_OscConfig+0xe8>
 8002eb2:	e000      	b.n	8002eb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d063      	beq.n	8002f8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00b      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ece:	4b47      	ldr	r3, [pc, #284]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d11c      	bne.n	8002f14 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eda:	4b44      	ldr	r3, [pc, #272]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d116      	bne.n	8002f14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee6:	4b41      	ldr	r3, [pc, #260]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <HAL_RCC_OscConfig+0x152>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d001      	beq.n	8002efe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e1c7      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efe:	4b3b      	ldr	r3, [pc, #236]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	4937      	ldr	r1, [pc, #220]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f12:	e03a      	b.n	8002f8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d020      	beq.n	8002f5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f1c:	4b34      	ldr	r3, [pc, #208]	@ (8002ff0 <HAL_RCC_OscConfig+0x244>)
 8002f1e:	2201      	movs	r2, #1
 8002f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fe ffd7 	bl	8001ed4 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7fe ffd3 	bl	8001ed4 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e1a8      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f48:	4b28      	ldr	r3, [pc, #160]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	4925      	ldr	r1, [pc, #148]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	600b      	str	r3, [r1, #0]
 8002f5c:	e015      	b.n	8002f8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f5e:	4b24      	ldr	r3, [pc, #144]	@ (8002ff0 <HAL_RCC_OscConfig+0x244>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f64:	f7fe ffb6 	bl	8001ed4 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f6c:	f7fe ffb2 	bl	8001ed4 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e187      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1f0      	bne.n	8002f6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d036      	beq.n	8003004 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f9e:	4b15      	ldr	r3, [pc, #84]	@ (8002ff4 <HAL_RCC_OscConfig+0x248>)
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7fe ff96 	bl	8001ed4 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fac:	f7fe ff92 	bl	8001ed4 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e167      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <HAL_RCC_OscConfig+0x240>)
 8002fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0x200>
 8002fca:	e01b      	b.n	8003004 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fcc:	4b09      	ldr	r3, [pc, #36]	@ (8002ff4 <HAL_RCC_OscConfig+0x248>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd2:	f7fe ff7f 	bl	8001ed4 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd8:	e00e      	b.n	8002ff8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fda:	f7fe ff7b 	bl	8001ed4 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d907      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e150      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	42470000 	.word	0x42470000
 8002ff4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff8:	4b88      	ldr	r3, [pc, #544]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8002ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1ea      	bne.n	8002fda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 8097 	beq.w	8003140 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003012:	2300      	movs	r3, #0
 8003014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003016:	4b81      	ldr	r3, [pc, #516]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10f      	bne.n	8003042 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	4b7d      	ldr	r3, [pc, #500]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	4a7c      	ldr	r2, [pc, #496]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 800302c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003030:	6413      	str	r3, [r2, #64]	@ 0x40
 8003032:	4b7a      	ldr	r3, [pc, #488]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	60bb      	str	r3, [r7, #8]
 800303c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800303e:	2301      	movs	r3, #1
 8003040:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003042:	4b77      	ldr	r3, [pc, #476]	@ (8003220 <HAL_RCC_OscConfig+0x474>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304a:	2b00      	cmp	r3, #0
 800304c:	d118      	bne.n	8003080 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800304e:	4b74      	ldr	r3, [pc, #464]	@ (8003220 <HAL_RCC_OscConfig+0x474>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a73      	ldr	r2, [pc, #460]	@ (8003220 <HAL_RCC_OscConfig+0x474>)
 8003054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800305a:	f7fe ff3b 	bl	8001ed4 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003062:	f7fe ff37 	bl	8001ed4 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e10c      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003074:	4b6a      	ldr	r3, [pc, #424]	@ (8003220 <HAL_RCC_OscConfig+0x474>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0f0      	beq.n	8003062 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d106      	bne.n	8003096 <HAL_RCC_OscConfig+0x2ea>
 8003088:	4b64      	ldr	r3, [pc, #400]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 800308a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800308c:	4a63      	ldr	r2, [pc, #396]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	6713      	str	r3, [r2, #112]	@ 0x70
 8003094:	e01c      	b.n	80030d0 <HAL_RCC_OscConfig+0x324>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	2b05      	cmp	r3, #5
 800309c:	d10c      	bne.n	80030b8 <HAL_RCC_OscConfig+0x30c>
 800309e:	4b5f      	ldr	r3, [pc, #380]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a2:	4a5e      	ldr	r2, [pc, #376]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030a4:	f043 0304 	orr.w	r3, r3, #4
 80030a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80030aa:	4b5c      	ldr	r3, [pc, #368]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ae:	4a5b      	ldr	r2, [pc, #364]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80030b6:	e00b      	b.n	80030d0 <HAL_RCC_OscConfig+0x324>
 80030b8:	4b58      	ldr	r3, [pc, #352]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030bc:	4a57      	ldr	r2, [pc, #348]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80030c4:	4b55      	ldr	r3, [pc, #340]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c8:	4a54      	ldr	r2, [pc, #336]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030ca:	f023 0304 	bic.w	r3, r3, #4
 80030ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d015      	beq.n	8003104 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d8:	f7fe fefc 	bl	8001ed4 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030de:	e00a      	b.n	80030f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e0:	f7fe fef8 	bl	8001ed4 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e0cb      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f6:	4b49      	ldr	r3, [pc, #292]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80030f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0ee      	beq.n	80030e0 <HAL_RCC_OscConfig+0x334>
 8003102:	e014      	b.n	800312e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003104:	f7fe fee6 	bl	8001ed4 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800310a:	e00a      	b.n	8003122 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310c:	f7fe fee2 	bl	8001ed4 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e0b5      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003122:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1ee      	bne.n	800310c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800312e:	7dfb      	ldrb	r3, [r7, #23]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d105      	bne.n	8003140 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003134:	4b39      	ldr	r3, [pc, #228]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	4a38      	ldr	r2, [pc, #224]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 800313a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800313e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80a1 	beq.w	800328c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800314a:	4b34      	ldr	r3, [pc, #208]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b08      	cmp	r3, #8
 8003154:	d05c      	beq.n	8003210 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	2b02      	cmp	r3, #2
 800315c:	d141      	bne.n	80031e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800315e:	4b31      	ldr	r3, [pc, #196]	@ (8003224 <HAL_RCC_OscConfig+0x478>)
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003164:	f7fe feb6 	bl	8001ed4 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800316c:	f7fe feb2 	bl	8001ed4 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e087      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800317e:	4b27      	ldr	r3, [pc, #156]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69da      	ldr	r2, [r3, #28]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	019b      	lsls	r3, r3, #6
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	085b      	lsrs	r3, r3, #1
 80031a2:	3b01      	subs	r3, #1
 80031a4:	041b      	lsls	r3, r3, #16
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ac:	061b      	lsls	r3, r3, #24
 80031ae:	491b      	ldr	r1, [pc, #108]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003224 <HAL_RCC_OscConfig+0x478>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ba:	f7fe fe8b 	bl	8001ed4 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c0:	e008      	b.n	80031d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031c2:	f7fe fe87 	bl	8001ed4 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e05c      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031d4:	4b11      	ldr	r3, [pc, #68]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d0f0      	beq.n	80031c2 <HAL_RCC_OscConfig+0x416>
 80031e0:	e054      	b.n	800328c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e2:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <HAL_RCC_OscConfig+0x478>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e8:	f7fe fe74 	bl	8001ed4 <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f0:	f7fe fe70 	bl	8001ed4 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e045      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003202:	4b06      	ldr	r3, [pc, #24]	@ (800321c <HAL_RCC_OscConfig+0x470>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f0      	bne.n	80031f0 <HAL_RCC_OscConfig+0x444>
 800320e:	e03d      	b.n	800328c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d107      	bne.n	8003228 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e038      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
 800321c:	40023800 	.word	0x40023800
 8003220:	40007000 	.word	0x40007000
 8003224:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003228:	4b1b      	ldr	r3, [pc, #108]	@ (8003298 <HAL_RCC_OscConfig+0x4ec>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d028      	beq.n	8003288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003240:	429a      	cmp	r2, r3
 8003242:	d121      	bne.n	8003288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800324e:	429a      	cmp	r2, r3
 8003250:	d11a      	bne.n	8003288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003258:	4013      	ands	r3, r2
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800325e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003260:	4293      	cmp	r3, r2
 8003262:	d111      	bne.n	8003288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	3b01      	subs	r3, #1
 8003272:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d107      	bne.n	8003288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003282:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003284:	429a      	cmp	r2, r3
 8003286:	d001      	beq.n	800328c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	40023800 	.word	0x40023800

0800329c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0cc      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032b0:	4b68      	ldr	r3, [pc, #416]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d90c      	bls.n	80032d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b65      	ldr	r3, [pc, #404]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b63      	ldr	r3, [pc, #396]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0b8      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d020      	beq.n	8003326 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0304 	and.w	r3, r3, #4
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032f0:	4b59      	ldr	r3, [pc, #356]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	4a58      	ldr	r2, [pc, #352]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 80032f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80032fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b00      	cmp	r3, #0
 8003306:	d005      	beq.n	8003314 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003308:	4b53      	ldr	r3, [pc, #332]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	4a52      	ldr	r2, [pc, #328]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003312:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003314:	4b50      	ldr	r3, [pc, #320]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	494d      	ldr	r1, [pc, #308]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	4313      	orrs	r3, r2
 8003324:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d044      	beq.n	80033bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d107      	bne.n	800334a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800333a:	4b47      	ldr	r3, [pc, #284]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d119      	bne.n	800337a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e07f      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d003      	beq.n	800335a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003356:	2b03      	cmp	r3, #3
 8003358:	d107      	bne.n	800336a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335a:	4b3f      	ldr	r3, [pc, #252]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d109      	bne.n	800337a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e06f      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800336a:	4b3b      	ldr	r3, [pc, #236]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e067      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800337a:	4b37      	ldr	r3, [pc, #220]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f023 0203 	bic.w	r2, r3, #3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	4934      	ldr	r1, [pc, #208]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800338c:	f7fe fda2 	bl	8001ed4 <HAL_GetTick>
 8003390:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003392:	e00a      	b.n	80033aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003394:	f7fe fd9e 	bl	8001ed4 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e04f      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f003 020c 	and.w	r2, r3, #12
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d1eb      	bne.n	8003394 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033bc:	4b25      	ldr	r3, [pc, #148]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	683a      	ldr	r2, [r7, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d20c      	bcs.n	80033e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ca:	4b22      	ldr	r3, [pc, #136]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	b2d2      	uxtb	r2, r2
 80033d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d2:	4b20      	ldr	r3, [pc, #128]	@ (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0307 	and.w	r3, r3, #7
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d001      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e032      	b.n	800344a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033f0:	4b19      	ldr	r3, [pc, #100]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4916      	ldr	r1, [pc, #88]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800340e:	4b12      	ldr	r3, [pc, #72]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	490e      	ldr	r1, [pc, #56]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	4313      	orrs	r3, r2
 8003420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003422:	f000 f821 	bl	8003468 <HAL_RCC_GetSysClockFreq>
 8003426:	4602      	mov	r2, r0
 8003428:	4b0b      	ldr	r3, [pc, #44]	@ (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	091b      	lsrs	r3, r3, #4
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	490a      	ldr	r1, [pc, #40]	@ (800345c <HAL_RCC_ClockConfig+0x1c0>)
 8003434:	5ccb      	ldrb	r3, [r1, r3]
 8003436:	fa22 f303 	lsr.w	r3, r2, r3
 800343a:	4a09      	ldr	r2, [pc, #36]	@ (8003460 <HAL_RCC_ClockConfig+0x1c4>)
 800343c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800343e:	4b09      	ldr	r3, [pc, #36]	@ (8003464 <HAL_RCC_ClockConfig+0x1c8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f7fe fd02 	bl	8001e4c <HAL_InitTick>

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40023c00 	.word	0x40023c00
 8003458:	40023800 	.word	0x40023800
 800345c:	08006334 	.word	0x08006334
 8003460:	20000010 	.word	0x20000010
 8003464:	20000014 	.word	0x20000014

08003468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800346c:	b094      	sub	sp, #80	@ 0x50
 800346e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003474:	2300      	movs	r3, #0
 8003476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003480:	4b79      	ldr	r3, [pc, #484]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 030c 	and.w	r3, r3, #12
 8003488:	2b08      	cmp	r3, #8
 800348a:	d00d      	beq.n	80034a8 <HAL_RCC_GetSysClockFreq+0x40>
 800348c:	2b08      	cmp	r3, #8
 800348e:	f200 80e1 	bhi.w	8003654 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003492:	2b00      	cmp	r3, #0
 8003494:	d002      	beq.n	800349c <HAL_RCC_GetSysClockFreq+0x34>
 8003496:	2b04      	cmp	r3, #4
 8003498:	d003      	beq.n	80034a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800349a:	e0db      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800349c:	4b73      	ldr	r3, [pc, #460]	@ (800366c <HAL_RCC_GetSysClockFreq+0x204>)
 800349e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034a0:	e0db      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034a2:	4b73      	ldr	r3, [pc, #460]	@ (8003670 <HAL_RCC_GetSysClockFreq+0x208>)
 80034a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034a6:	e0d8      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d063      	beq.n	8003586 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034be:	4b6a      	ldr	r3, [pc, #424]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	099b      	lsrs	r3, r3, #6
 80034c4:	2200      	movs	r2, #0
 80034c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80034c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80034ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80034d2:	2300      	movs	r3, #0
 80034d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80034d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80034da:	4622      	mov	r2, r4
 80034dc:	462b      	mov	r3, r5
 80034de:	f04f 0000 	mov.w	r0, #0
 80034e2:	f04f 0100 	mov.w	r1, #0
 80034e6:	0159      	lsls	r1, r3, #5
 80034e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034ec:	0150      	lsls	r0, r2, #5
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4621      	mov	r1, r4
 80034f4:	1a51      	subs	r1, r2, r1
 80034f6:	6139      	str	r1, [r7, #16]
 80034f8:	4629      	mov	r1, r5
 80034fa:	eb63 0301 	sbc.w	r3, r3, r1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800350c:	4659      	mov	r1, fp
 800350e:	018b      	lsls	r3, r1, #6
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003516:	4651      	mov	r1, sl
 8003518:	018a      	lsls	r2, r1, #6
 800351a:	4651      	mov	r1, sl
 800351c:	ebb2 0801 	subs.w	r8, r2, r1
 8003520:	4659      	mov	r1, fp
 8003522:	eb63 0901 	sbc.w	r9, r3, r1
 8003526:	f04f 0200 	mov.w	r2, #0
 800352a:	f04f 0300 	mov.w	r3, #0
 800352e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003532:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003536:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800353a:	4690      	mov	r8, r2
 800353c:	4699      	mov	r9, r3
 800353e:	4623      	mov	r3, r4
 8003540:	eb18 0303 	adds.w	r3, r8, r3
 8003544:	60bb      	str	r3, [r7, #8]
 8003546:	462b      	mov	r3, r5
 8003548:	eb49 0303 	adc.w	r3, r9, r3
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800355a:	4629      	mov	r1, r5
 800355c:	024b      	lsls	r3, r1, #9
 800355e:	4621      	mov	r1, r4
 8003560:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003564:	4621      	mov	r1, r4
 8003566:	024a      	lsls	r2, r1, #9
 8003568:	4610      	mov	r0, r2
 800356a:	4619      	mov	r1, r3
 800356c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800356e:	2200      	movs	r2, #0
 8003570:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003572:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003574:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003578:	f7fc fe8a 	bl	8000290 <__aeabi_uldivmod>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	4613      	mov	r3, r2
 8003582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003584:	e058      	b.n	8003638 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003586:	4b38      	ldr	r3, [pc, #224]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	2200      	movs	r2, #0
 800358e:	4618      	mov	r0, r3
 8003590:	4611      	mov	r1, r2
 8003592:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003596:	623b      	str	r3, [r7, #32]
 8003598:	2300      	movs	r3, #0
 800359a:	627b      	str	r3, [r7, #36]	@ 0x24
 800359c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035a0:	4642      	mov	r2, r8
 80035a2:	464b      	mov	r3, r9
 80035a4:	f04f 0000 	mov.w	r0, #0
 80035a8:	f04f 0100 	mov.w	r1, #0
 80035ac:	0159      	lsls	r1, r3, #5
 80035ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035b2:	0150      	lsls	r0, r2, #5
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4641      	mov	r1, r8
 80035ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80035be:	4649      	mov	r1, r9
 80035c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80035d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035d8:	ebb2 040a 	subs.w	r4, r2, sl
 80035dc:	eb63 050b 	sbc.w	r5, r3, fp
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	00eb      	lsls	r3, r5, #3
 80035ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035ee:	00e2      	lsls	r2, r4, #3
 80035f0:	4614      	mov	r4, r2
 80035f2:	461d      	mov	r5, r3
 80035f4:	4643      	mov	r3, r8
 80035f6:	18e3      	adds	r3, r4, r3
 80035f8:	603b      	str	r3, [r7, #0]
 80035fa:	464b      	mov	r3, r9
 80035fc:	eb45 0303 	adc.w	r3, r5, r3
 8003600:	607b      	str	r3, [r7, #4]
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800360e:	4629      	mov	r1, r5
 8003610:	028b      	lsls	r3, r1, #10
 8003612:	4621      	mov	r1, r4
 8003614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003618:	4621      	mov	r1, r4
 800361a:	028a      	lsls	r2, r1, #10
 800361c:	4610      	mov	r0, r2
 800361e:	4619      	mov	r1, r3
 8003620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003622:	2200      	movs	r2, #0
 8003624:	61bb      	str	r3, [r7, #24]
 8003626:	61fa      	str	r2, [r7, #28]
 8003628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800362c:	f7fc fe30 	bl	8000290 <__aeabi_uldivmod>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4613      	mov	r3, r2
 8003636:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003638:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x200>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	0c1b      	lsrs	r3, r3, #16
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	3301      	adds	r3, #1
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800364a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800364c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003650:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003652:	e002      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003654:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_RCC_GetSysClockFreq+0x204>)
 8003656:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800365c:	4618      	mov	r0, r3
 800365e:	3750      	adds	r7, #80	@ 0x50
 8003660:	46bd      	mov	sp, r7
 8003662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003666:	bf00      	nop
 8003668:	40023800 	.word	0x40023800
 800366c:	00f42400 	.word	0x00f42400
 8003670:	007a1200 	.word	0x007a1200

08003674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003678:	4b03      	ldr	r3, [pc, #12]	@ (8003688 <HAL_RCC_GetHCLKFreq+0x14>)
 800367a:	681b      	ldr	r3, [r3, #0]
}
 800367c:	4618      	mov	r0, r3
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	20000010 	.word	0x20000010

0800368c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003690:	f7ff fff0 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	0a9b      	lsrs	r3, r3, #10
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4903      	ldr	r1, [pc, #12]	@ (80036b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40023800 	.word	0x40023800
 80036b0:	08006344 	.word	0x08006344

080036b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036b8:	f7ff ffdc 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	0b5b      	lsrs	r3, r3, #13
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4903      	ldr	r1, [pc, #12]	@ (80036d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40023800 	.word	0x40023800
 80036d8:	08006344 	.word	0x08006344

080036dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e041      	b.n	8003772 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fe f9e6 	bl	8001ad4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3304      	adds	r3, #4
 8003718:	4619      	mov	r1, r3
 800371a:	4610      	mov	r0, r2
 800371c:	f000 fc3c 	bl	8003f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d001      	beq.n	8003794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e044      	b.n	800381e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68da      	ldr	r2, [r3, #12]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1e      	ldr	r2, [pc, #120]	@ (800382c <HAL_TIM_Base_Start_IT+0xb0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d018      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0x6c>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037be:	d013      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0x6c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003830 <HAL_TIM_Base_Start_IT+0xb4>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d00e      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0x6c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a19      	ldr	r2, [pc, #100]	@ (8003834 <HAL_TIM_Base_Start_IT+0xb8>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d009      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0x6c>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a17      	ldr	r2, [pc, #92]	@ (8003838 <HAL_TIM_Base_Start_IT+0xbc>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d004      	beq.n	80037e8 <HAL_TIM_Base_Start_IT+0x6c>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a16      	ldr	r2, [pc, #88]	@ (800383c <HAL_TIM_Base_Start_IT+0xc0>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d111      	bne.n	800380c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b06      	cmp	r3, #6
 80037f8:	d010      	beq.n	800381c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f042 0201 	orr.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380a:	e007      	b.n	800381c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0201 	orr.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	40010000 	.word	0x40010000
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800
 8003838:	40000c00 	.word	0x40000c00
 800383c:	40014000 	.word	0x40014000

08003840 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e041      	b.n	80038d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f839 	bl	80038de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3304      	adds	r3, #4
 800387c:	4619      	mov	r1, r3
 800387e:	4610      	mov	r0, r2
 8003880:	f000 fb8a 	bl	8003f98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d109      	bne.n	8003918 <HAL_TIM_PWM_Start+0x24>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b01      	cmp	r3, #1
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	e022      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d109      	bne.n	8003932 <HAL_TIM_PWM_Start+0x3e>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	bf14      	ite	ne
 800392a:	2301      	movne	r3, #1
 800392c:	2300      	moveq	r3, #0
 800392e:	b2db      	uxtb	r3, r3
 8003930:	e015      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b08      	cmp	r3, #8
 8003936:	d109      	bne.n	800394c <HAL_TIM_PWM_Start+0x58>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e008      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	bf14      	ite	ne
 8003958:	2301      	movne	r3, #1
 800395a:	2300      	moveq	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e068      	b.n	8003a38 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d104      	bne.n	8003976 <HAL_TIM_PWM_Start+0x82>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003974:	e013      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d104      	bne.n	8003986 <HAL_TIM_PWM_Start+0x92>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003984:	e00b      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b08      	cmp	r3, #8
 800398a:	d104      	bne.n	8003996 <HAL_TIM_PWM_Start+0xa2>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003994:	e003      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2202      	movs	r2, #2
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2201      	movs	r2, #1
 80039a4:	6839      	ldr	r1, [r7, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fda2 	bl	80044f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a23      	ldr	r2, [pc, #140]	@ (8003a40 <HAL_TIM_PWM_Start+0x14c>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d107      	bne.n	80039c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003a40 <HAL_TIM_PWM_Start+0x14c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d018      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039d8:	d013      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a19      	ldr	r2, [pc, #100]	@ (8003a44 <HAL_TIM_PWM_Start+0x150>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d00e      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a17      	ldr	r2, [pc, #92]	@ (8003a48 <HAL_TIM_PWM_Start+0x154>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d009      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a16      	ldr	r2, [pc, #88]	@ (8003a4c <HAL_TIM_PWM_Start+0x158>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d004      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a14      	ldr	r2, [pc, #80]	@ (8003a50 <HAL_TIM_PWM_Start+0x15c>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d111      	bne.n	8003a26 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2b06      	cmp	r3, #6
 8003a12:	d010      	beq.n	8003a36 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a24:	e007      	b.n	8003a36 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0201 	orr.w	r2, r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40010000 	.word	0x40010000
 8003a44:	40000400 	.word	0x40000400
 8003a48:	40000800 	.word	0x40000800
 8003a4c:	40000c00 	.word	0x40000c00
 8003a50:	40014000 	.word	0x40014000

08003a54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d020      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d01b      	beq.n	8003ab8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f06f 0202 	mvn.w	r2, #2
 8003a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fa5b 	bl	8003f5a <HAL_TIM_IC_CaptureCallback>
 8003aa4:	e005      	b.n	8003ab2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fa4d 	bl	8003f46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fa5e 	bl	8003f6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d020      	beq.n	8003b04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d01b      	beq.n	8003b04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f06f 0204 	mvn.w	r2, #4
 8003ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fa35 	bl	8003f5a <HAL_TIM_IC_CaptureCallback>
 8003af0:	e005      	b.n	8003afe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fa27 	bl	8003f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 fa38 	bl	8003f6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d020      	beq.n	8003b50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f003 0308 	and.w	r3, r3, #8
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01b      	beq.n	8003b50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f06f 0208 	mvn.w	r2, #8
 8003b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2204      	movs	r2, #4
 8003b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fa0f 	bl	8003f5a <HAL_TIM_IC_CaptureCallback>
 8003b3c:	e005      	b.n	8003b4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fa01 	bl	8003f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fa12 	bl	8003f6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f003 0310 	and.w	r3, r3, #16
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d020      	beq.n	8003b9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d01b      	beq.n	8003b9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f06f 0210 	mvn.w	r2, #16
 8003b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2208      	movs	r2, #8
 8003b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	69db      	ldr	r3, [r3, #28]
 8003b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f9e9 	bl	8003f5a <HAL_TIM_IC_CaptureCallback>
 8003b88:	e005      	b.n	8003b96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 f9db 	bl	8003f46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f9ec 	bl	8003f6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00c      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d007      	beq.n	8003bc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f06f 0201 	mvn.w	r2, #1
 8003bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7fd fed4 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00c      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d007      	beq.n	8003be4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fd24 	bl	800462c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00c      	beq.n	8003c08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f9bd 	bl	8003f82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	f003 0320 	and.w	r3, r3, #32
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00c      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f003 0320 	and.w	r3, r3, #32
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d007      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0220 	mvn.w	r2, #32
 8003c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fcf6 	bl	8004618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c2c:	bf00      	nop
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e0ae      	b.n	8003db0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b0c      	cmp	r3, #12
 8003c5e:	f200 809f 	bhi.w	8003da0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c62:	a201      	add	r2, pc, #4	@ (adr r2, 8003c68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c68:	08003c9d 	.word	0x08003c9d
 8003c6c:	08003da1 	.word	0x08003da1
 8003c70:	08003da1 	.word	0x08003da1
 8003c74:	08003da1 	.word	0x08003da1
 8003c78:	08003cdd 	.word	0x08003cdd
 8003c7c:	08003da1 	.word	0x08003da1
 8003c80:	08003da1 	.word	0x08003da1
 8003c84:	08003da1 	.word	0x08003da1
 8003c88:	08003d1f 	.word	0x08003d1f
 8003c8c:	08003da1 	.word	0x08003da1
 8003c90:	08003da1 	.word	0x08003da1
 8003c94:	08003da1 	.word	0x08003da1
 8003c98:	08003d5f 	.word	0x08003d5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68b9      	ldr	r1, [r7, #8]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f9fe 	bl	80040a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0208 	orr.w	r2, r2, #8
 8003cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0204 	bic.w	r2, r2, #4
 8003cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6999      	ldr	r1, [r3, #24]
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	619a      	str	r2, [r3, #24]
      break;
 8003cda:	e064      	b.n	8003da6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68b9      	ldr	r1, [r7, #8]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 fa44 	bl	8004170 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6999      	ldr	r1, [r3, #24]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	021a      	lsls	r2, r3, #8
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	619a      	str	r2, [r3, #24]
      break;
 8003d1c:	e043      	b.n	8003da6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68b9      	ldr	r1, [r7, #8]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 fa8f 	bl	8004248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f042 0208 	orr.w	r2, r2, #8
 8003d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69da      	ldr	r2, [r3, #28]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0204 	bic.w	r2, r2, #4
 8003d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	69d9      	ldr	r1, [r3, #28]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	691a      	ldr	r2, [r3, #16]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	61da      	str	r2, [r3, #28]
      break;
 8003d5c:	e023      	b.n	8003da6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68b9      	ldr	r1, [r7, #8]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f000 fad9 	bl	800431c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	69da      	ldr	r2, [r3, #28]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	69da      	ldr	r2, [r3, #28]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69d9      	ldr	r1, [r3, #28]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	021a      	lsls	r2, r3, #8
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	61da      	str	r2, [r3, #28]
      break;
 8003d9e:	e002      	b.n	8003da6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	75fb      	strb	r3, [r7, #23]
      break;
 8003da4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d101      	bne.n	8003dd4 <HAL_TIM_ConfigClockSource+0x1c>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	e0b4      	b.n	8003f3e <HAL_TIM_ConfigClockSource+0x186>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003df2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003dfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e0c:	d03e      	beq.n	8003e8c <HAL_TIM_ConfigClockSource+0xd4>
 8003e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e12:	f200 8087 	bhi.w	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e1a:	f000 8086 	beq.w	8003f2a <HAL_TIM_ConfigClockSource+0x172>
 8003e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e22:	d87f      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e24:	2b70      	cmp	r3, #112	@ 0x70
 8003e26:	d01a      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0xa6>
 8003e28:	2b70      	cmp	r3, #112	@ 0x70
 8003e2a:	d87b      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e2c:	2b60      	cmp	r3, #96	@ 0x60
 8003e2e:	d050      	beq.n	8003ed2 <HAL_TIM_ConfigClockSource+0x11a>
 8003e30:	2b60      	cmp	r3, #96	@ 0x60
 8003e32:	d877      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e34:	2b50      	cmp	r3, #80	@ 0x50
 8003e36:	d03c      	beq.n	8003eb2 <HAL_TIM_ConfigClockSource+0xfa>
 8003e38:	2b50      	cmp	r3, #80	@ 0x50
 8003e3a:	d873      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e3c:	2b40      	cmp	r3, #64	@ 0x40
 8003e3e:	d058      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0x13a>
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d86f      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e44:	2b30      	cmp	r3, #48	@ 0x30
 8003e46:	d064      	beq.n	8003f12 <HAL_TIM_ConfigClockSource+0x15a>
 8003e48:	2b30      	cmp	r3, #48	@ 0x30
 8003e4a:	d86b      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e4c:	2b20      	cmp	r3, #32
 8003e4e:	d060      	beq.n	8003f12 <HAL_TIM_ConfigClockSource+0x15a>
 8003e50:	2b20      	cmp	r3, #32
 8003e52:	d867      	bhi.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d05c      	beq.n	8003f12 <HAL_TIM_ConfigClockSource+0x15a>
 8003e58:	2b10      	cmp	r3, #16
 8003e5a:	d05a      	beq.n	8003f12 <HAL_TIM_ConfigClockSource+0x15a>
 8003e5c:	e062      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e6e:	f000 fb1f 	bl	80044b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	609a      	str	r2, [r3, #8]
      break;
 8003e8a:	e04f      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e9c:	f000 fb08 	bl	80044b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eae:	609a      	str	r2, [r3, #8]
      break;
 8003eb0:	e03c      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f000 fa7c 	bl	80043bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2150      	movs	r1, #80	@ 0x50
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fad5 	bl	800447a <TIM_ITRx_SetConfig>
      break;
 8003ed0:	e02c      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ede:	461a      	mov	r2, r3
 8003ee0:	f000 fa9b 	bl	800441a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2160      	movs	r1, #96	@ 0x60
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fac5 	bl	800447a <TIM_ITRx_SetConfig>
      break;
 8003ef0:	e01c      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efe:	461a      	mov	r2, r3
 8003f00:	f000 fa5c 	bl	80043bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2140      	movs	r1, #64	@ 0x40
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fab5 	bl	800447a <TIM_ITRx_SetConfig>
      break;
 8003f10:	e00c      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4610      	mov	r0, r2
 8003f1e:	f000 faac 	bl	800447a <TIM_ITRx_SetConfig>
      break;
 8003f22:	e003      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
      break;
 8003f28:	e000      	b.n	8003f2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f46:	b480      	push	{r7}
 8003f48:	b083      	sub	sp, #12
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr

08003f5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f5a:	b480      	push	{r7}
 8003f5c:	b083      	sub	sp, #12
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f62:	bf00      	nop
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr

08003f6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f76:	bf00      	nop
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
	...

08003f98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a37      	ldr	r2, [pc, #220]	@ (8004088 <TIM_Base_SetConfig+0xf0>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d00f      	beq.n	8003fd0 <TIM_Base_SetConfig+0x38>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fb6:	d00b      	beq.n	8003fd0 <TIM_Base_SetConfig+0x38>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a34      	ldr	r2, [pc, #208]	@ (800408c <TIM_Base_SetConfig+0xf4>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d007      	beq.n	8003fd0 <TIM_Base_SetConfig+0x38>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a33      	ldr	r2, [pc, #204]	@ (8004090 <TIM_Base_SetConfig+0xf8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d003      	beq.n	8003fd0 <TIM_Base_SetConfig+0x38>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a32      	ldr	r2, [pc, #200]	@ (8004094 <TIM_Base_SetConfig+0xfc>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d108      	bne.n	8003fe2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a28      	ldr	r2, [pc, #160]	@ (8004088 <TIM_Base_SetConfig+0xf0>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d01b      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff0:	d017      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a25      	ldr	r2, [pc, #148]	@ (800408c <TIM_Base_SetConfig+0xf4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d013      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a24      	ldr	r2, [pc, #144]	@ (8004090 <TIM_Base_SetConfig+0xf8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d00f      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a23      	ldr	r2, [pc, #140]	@ (8004094 <TIM_Base_SetConfig+0xfc>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d00b      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a22      	ldr	r2, [pc, #136]	@ (8004098 <TIM_Base_SetConfig+0x100>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d007      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a21      	ldr	r2, [pc, #132]	@ (800409c <TIM_Base_SetConfig+0x104>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d003      	beq.n	8004022 <TIM_Base_SetConfig+0x8a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a20      	ldr	r2, [pc, #128]	@ (80040a0 <TIM_Base_SetConfig+0x108>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d108      	bne.n	8004034 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	4313      	orrs	r3, r2
 8004032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	4313      	orrs	r3, r2
 8004040:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a0c      	ldr	r2, [pc, #48]	@ (8004088 <TIM_Base_SetConfig+0xf0>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d103      	bne.n	8004062 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f043 0204 	orr.w	r2, r3, #4
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	601a      	str	r2, [r3, #0]
}
 800407a:	bf00      	nop
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	40010000 	.word	0x40010000
 800408c:	40000400 	.word	0x40000400
 8004090:	40000800 	.word	0x40000800
 8004094:	40000c00 	.word	0x40000c00
 8004098:	40014000 	.word	0x40014000
 800409c:	40014400 	.word	0x40014400
 80040a0:	40014800 	.word	0x40014800

080040a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	f023 0201 	bic.w	r2, r3, #1
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f023 0303 	bic.w	r3, r3, #3
 80040da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f023 0302 	bic.w	r3, r3, #2
 80040ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a1c      	ldr	r2, [pc, #112]	@ (800416c <TIM_OC1_SetConfig+0xc8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d10c      	bne.n	800411a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f023 0308 	bic.w	r3, r3, #8
 8004106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	4313      	orrs	r3, r2
 8004110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f023 0304 	bic.w	r3, r3, #4
 8004118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a13      	ldr	r2, [pc, #76]	@ (800416c <TIM_OC1_SetConfig+0xc8>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d111      	bne.n	8004146 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	621a      	str	r2, [r3, #32]
}
 8004160:	bf00      	nop
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	40010000 	.word	0x40010000

08004170 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004170:	b480      	push	{r7}
 8004172:	b087      	sub	sp, #28
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	f023 0210 	bic.w	r2, r3, #16
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800419e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	021b      	lsls	r3, r3, #8
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f023 0320 	bic.w	r3, r3, #32
 80041ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004244 <TIM_OC2_SetConfig+0xd4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d10d      	bne.n	80041ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a15      	ldr	r2, [pc, #84]	@ (8004244 <TIM_OC2_SetConfig+0xd4>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d113      	bne.n	800421c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004202:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4313      	orrs	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	621a      	str	r2, [r3, #32]
}
 8004236:	bf00      	nop
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40010000 	.word	0x40010000

08004248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0303 	bic.w	r3, r3, #3
 800427e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	4313      	orrs	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	021b      	lsls	r3, r3, #8
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004318 <TIM_OC3_SetConfig+0xd0>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d10d      	bne.n	80042c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a14      	ldr	r2, [pc, #80]	@ (8004318 <TIM_OC3_SetConfig+0xd0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d113      	bne.n	80042f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	621a      	str	r2, [r3, #32]
}
 800430c:	bf00      	nop
 800430e:	371c      	adds	r7, #28
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	40010000 	.word	0x40010000

0800431c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800431c:	b480      	push	{r7}
 800431e:	b087      	sub	sp, #28
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800434a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	021b      	lsls	r3, r3, #8
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	4313      	orrs	r3, r2
 800435e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	031b      	lsls	r3, r3, #12
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a10      	ldr	r2, [pc, #64]	@ (80043b8 <TIM_OC4_SetConfig+0x9c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d109      	bne.n	8004390 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004382:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	019b      	lsls	r3, r3, #6
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4313      	orrs	r3, r2
 800438e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	621a      	str	r2, [r3, #32]
}
 80043aa:	bf00      	nop
 80043ac:	371c      	adds	r7, #28
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	40010000 	.word	0x40010000

080043bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	f023 0201 	bic.w	r2, r3, #1
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f023 030a 	bic.w	r3, r3, #10
 80043f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	4313      	orrs	r3, r2
 8004400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	621a      	str	r2, [r3, #32]
}
 800440e:	bf00      	nop
 8004410:	371c      	adds	r7, #28
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800441a:	b480      	push	{r7}
 800441c:	b087      	sub	sp, #28
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	60b9      	str	r1, [r7, #8]
 8004424:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	f023 0210 	bic.w	r2, r3, #16
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004444:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	031b      	lsls	r3, r3, #12
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004456:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	011b      	lsls	r3, r3, #4
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	621a      	str	r2, [r3, #32]
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800447a:	b480      	push	{r7}
 800447c:	b085      	sub	sp, #20
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
 8004482:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004490:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	f043 0307 	orr.w	r3, r3, #7
 800449c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	609a      	str	r2, [r3, #8]
}
 80044a4:	bf00      	nop
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
 80044bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	021a      	lsls	r2, r3, #8
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	431a      	orrs	r2, r3
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	609a      	str	r2, [r3, #8]
}
 80044e4:	bf00      	nop
 80044e6:	371c      	adds	r7, #28
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f003 031f 	and.w	r3, r3, #31
 8004502:	2201      	movs	r2, #1
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a1a      	ldr	r2, [r3, #32]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	43db      	mvns	r3, r3
 8004512:	401a      	ands	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a1a      	ldr	r2, [r3, #32]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 031f 	and.w	r3, r3, #31
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	fa01 f303 	lsl.w	r3, r1, r3
 8004528:	431a      	orrs	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	621a      	str	r2, [r3, #32]
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
	...

0800453c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004550:	2302      	movs	r3, #2
 8004552:	e050      	b.n	80045f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	4313      	orrs	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1c      	ldr	r2, [pc, #112]	@ (8004604 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d018      	beq.n	80045ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a0:	d013      	beq.n	80045ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a18      	ldr	r2, [pc, #96]	@ (8004608 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d00e      	beq.n	80045ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a16      	ldr	r2, [pc, #88]	@ (800460c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d009      	beq.n	80045ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d004      	beq.n	80045ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a13      	ldr	r2, [pc, #76]	@ (8004614 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d10c      	bne.n	80045e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	4313      	orrs	r3, r2
 80045da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3714      	adds	r7, #20
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	40010000 	.word	0x40010000
 8004608:	40000400 	.word	0x40000400
 800460c:	40000800 	.word	0x40000800
 8004610:	40000c00 	.word	0x40000c00
 8004614:	40014000 	.word	0x40014000

08004618 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d101      	bne.n	8004652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e042      	b.n	80046d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d106      	bne.n	800466c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fd fac8 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2224      	movs	r2, #36	@ 0x24
 8004670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 fdd3 	bl	8005230 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695a      	ldr	r2, [r3, #20]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3708      	adds	r7, #8
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08a      	sub	sp, #40	@ 0x28
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	603b      	str	r3, [r7, #0]
 80046ec:	4613      	mov	r3, r2
 80046ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b20      	cmp	r3, #32
 80046fe:	d175      	bne.n	80047ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d002      	beq.n	800470c <HAL_UART_Transmit+0x2c>
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e06e      	b.n	80047ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2221      	movs	r2, #33	@ 0x21
 800471a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800471e:	f7fd fbd9 	bl	8001ed4 <HAL_GetTick>
 8004722:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	88fa      	ldrh	r2, [r7, #6]
 8004728:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	88fa      	ldrh	r2, [r7, #6]
 800472e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004738:	d108      	bne.n	800474c <HAL_UART_Transmit+0x6c>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d104      	bne.n	800474c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	e003      	b.n	8004754 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004750:	2300      	movs	r3, #0
 8004752:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004754:	e02e      	b.n	80047b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2200      	movs	r2, #0
 800475e:	2180      	movs	r1, #128	@ 0x80
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 fb37 	bl	8004dd4 <UART_WaitOnFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d005      	beq.n	8004778 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e03a      	b.n	80047ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10b      	bne.n	8004796 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800478c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	3302      	adds	r3, #2
 8004792:	61bb      	str	r3, [r7, #24]
 8004794:	e007      	b.n	80047a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	781a      	ldrb	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	3301      	adds	r3, #1
 80047a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	3b01      	subs	r3, #1
 80047ae:	b29a      	uxth	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1cb      	bne.n	8004756 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2200      	movs	r2, #0
 80047c6:	2140      	movs	r1, #64	@ 0x40
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 fb03 	bl	8004dd4 <UART_WaitOnFlagUntilTimeout>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d005      	beq.n	80047e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2220      	movs	r2, #32
 80047d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e006      	b.n	80047ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	e000      	b.n	80047ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80047ec:	2302      	movs	r3, #2
  }
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3720      	adds	r7, #32
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	b084      	sub	sp, #16
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	60f8      	str	r0, [r7, #12]
 80047fe:	60b9      	str	r1, [r7, #8]
 8004800:	4613      	mov	r3, r2
 8004802:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b20      	cmp	r3, #32
 800480e:	d112      	bne.n	8004836 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <HAL_UART_Receive_IT+0x26>
 8004816:	88fb      	ldrh	r3, [r7, #6]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e00b      	b.n	8004838 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	461a      	mov	r2, r3
 800482a:	68b9      	ldr	r1, [r7, #8]
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 fb2a 	bl	8004e86 <UART_Start_Receive_IT>
 8004832:	4603      	mov	r3, r0
 8004834:	e000      	b.n	8004838 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004836:	2302      	movs	r3, #2
  }
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b0ba      	sub	sp, #232	@ 0xe8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004866:	2300      	movs	r3, #0
 8004868:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800486c:	2300      	movs	r3, #0
 800486e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004876:	f003 030f 	and.w	r3, r3, #15
 800487a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800487e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10f      	bne.n	80048a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	d009      	beq.n	80048a6 <HAL_UART_IRQHandler+0x66>
 8004892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004896:	f003 0320 	and.w	r3, r3, #32
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fc07 	bl	80050b2 <UART_Receive_IT>
      return;
 80048a4:	e273      	b.n	8004d8e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80de 	beq.w	8004a6c <HAL_UART_IRQHandler+0x22c>
 80048b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d106      	bne.n	80048ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 80d1 	beq.w	8004a6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00b      	beq.n	80048ee <HAL_UART_IRQHandler+0xae>
 80048d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d005      	beq.n	80048ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	f043 0201 	orr.w	r2, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00b      	beq.n	8004912 <HAL_UART_IRQHandler+0xd2>
 80048fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d005      	beq.n	8004912 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490a:	f043 0202 	orr.w	r2, r3, #2
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00b      	beq.n	8004936 <HAL_UART_IRQHandler+0xf6>
 800491e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d005      	beq.n	8004936 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	f043 0204 	orr.w	r2, r3, #4
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800493a:	f003 0308 	and.w	r3, r3, #8
 800493e:	2b00      	cmp	r3, #0
 8004940:	d011      	beq.n	8004966 <HAL_UART_IRQHandler+0x126>
 8004942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d105      	bne.n	800495a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800494e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d005      	beq.n	8004966 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	f043 0208 	orr.w	r2, r3, #8
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496a:	2b00      	cmp	r3, #0
 800496c:	f000 820a 	beq.w	8004d84 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004974:	f003 0320 	and.w	r3, r3, #32
 8004978:	2b00      	cmp	r3, #0
 800497a:	d008      	beq.n	800498e <HAL_UART_IRQHandler+0x14e>
 800497c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d002      	beq.n	800498e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 fb92 	bl	80050b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004998:	2b40      	cmp	r3, #64	@ 0x40
 800499a:	bf0c      	ite	eq
 800499c:	2301      	moveq	r3, #1
 800499e:	2300      	movne	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <HAL_UART_IRQHandler+0x17a>
 80049b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d04f      	beq.n	8004a5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 fa9d 	bl	8004efa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ca:	2b40      	cmp	r3, #64	@ 0x40
 80049cc:	d141      	bne.n	8004a52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3314      	adds	r3, #20
 80049d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049dc:	e853 3f00 	ldrex	r3, [r3]
 80049e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	3314      	adds	r3, #20
 80049f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a0a:	e841 2300 	strex	r3, r2, [r1]
 8004a0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1d9      	bne.n	80049ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d013      	beq.n	8004a4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a26:	4a8a      	ldr	r2, [pc, #552]	@ (8004c50 <HAL_UART_IRQHandler+0x410>)
 8004a28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7fd ffe3 	bl	80029fa <HAL_DMA_Abort_IT>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d016      	beq.n	8004a68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a44:	4610      	mov	r0, r2
 8004a46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a48:	e00e      	b.n	8004a68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f9ac 	bl	8004da8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a50:	e00a      	b.n	8004a68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f9a8 	bl	8004da8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a58:	e006      	b.n	8004a68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f9a4 	bl	8004da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a66:	e18d      	b.n	8004d84 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a68:	bf00      	nop
    return;
 8004a6a:	e18b      	b.n	8004d84 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	f040 8167 	bne.w	8004d44 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a7a:	f003 0310 	and.w	r3, r3, #16
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 8160 	beq.w	8004d44 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 8159 	beq.w	8004d44 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a92:	2300      	movs	r3, #0
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	60bb      	str	r3, [r7, #8]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	60bb      	str	r3, [r7, #8]
 8004aa6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab2:	2b40      	cmp	r3, #64	@ 0x40
 8004ab4:	f040 80ce 	bne.w	8004c54 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ac4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 80a9 	beq.w	8004c20 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ad2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	f080 80a2 	bcs.w	8004c20 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ae2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aee:	f000 8088 	beq.w	8004c02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	330c      	adds	r3, #12
 8004af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	330c      	adds	r3, #12
 8004b1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b2e:	e841 2300 	strex	r3, r2, [r1]
 8004b32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1d9      	bne.n	8004af2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	3314      	adds	r3, #20
 8004b44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b48:	e853 3f00 	ldrex	r3, [r3]
 8004b4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b50:	f023 0301 	bic.w	r3, r3, #1
 8004b54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	3314      	adds	r3, #20
 8004b5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b6e:	e841 2300 	strex	r3, r2, [r1]
 8004b72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1e1      	bne.n	8004b3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3314      	adds	r3, #20
 8004b80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b84:	e853 3f00 	ldrex	r3, [r3]
 8004b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3314      	adds	r3, #20
 8004b9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ba6:	e841 2300 	strex	r3, r2, [r1]
 8004baa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1e3      	bne.n	8004b7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2220      	movs	r2, #32
 8004bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	330c      	adds	r3, #12
 8004bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bd2:	f023 0310 	bic.w	r3, r3, #16
 8004bd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	330c      	adds	r3, #12
 8004be0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004be4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004be6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004bec:	e841 2300 	strex	r3, r2, [r1]
 8004bf0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1e3      	bne.n	8004bc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7fd fe8c 	bl	800291a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2202      	movs	r2, #2
 8004c06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	4619      	mov	r1, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f8cf 	bl	8004dbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c1e:	e0b3      	b.n	8004d88 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	f040 80ad 	bne.w	8004d88 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c38:	f040 80a6 	bne.w	8004d88 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c46:	4619      	mov	r1, r3
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f8b7 	bl	8004dbc <HAL_UARTEx_RxEventCallback>
      return;
 8004c4e:	e09b      	b.n	8004d88 <HAL_UART_IRQHandler+0x548>
 8004c50:	08004fc1 	.word	0x08004fc1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 808e 	beq.w	8004d8c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 8089 	beq.w	8004d8c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	330c      	adds	r3, #12
 8004c80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c84:	e853 3f00 	ldrex	r3, [r3]
 8004c88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	330c      	adds	r3, #12
 8004c9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ca0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ca6:	e841 2300 	strex	r3, r2, [r1]
 8004caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1e3      	bne.n	8004c7a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3314      	adds	r3, #20
 8004cb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc2:	6a3b      	ldr	r3, [r7, #32]
 8004cc4:	f023 0301 	bic.w	r3, r3, #1
 8004cc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3314      	adds	r3, #20
 8004cd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004cd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e3      	bne.n	8004cb2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	330c      	adds	r3, #12
 8004cfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	e853 3f00 	ldrex	r3, [r3]
 8004d06:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 0310 	bic.w	r3, r3, #16
 8004d0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	330c      	adds	r3, #12
 8004d18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d1c:	61fa      	str	r2, [r7, #28]
 8004d1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d20:	69b9      	ldr	r1, [r7, #24]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	e841 2300 	strex	r3, r2, [r1]
 8004d28:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1e3      	bne.n	8004cf8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f83d 	bl	8004dbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d42:	e023      	b.n	8004d8c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d009      	beq.n	8004d64 <HAL_UART_IRQHandler+0x524>
 8004d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f940 	bl	8004fe2 <UART_Transmit_IT>
    return;
 8004d62:	e014      	b.n	8004d8e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00e      	beq.n	8004d8e <HAL_UART_IRQHandler+0x54e>
 8004d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d008      	beq.n	8004d8e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f980 	bl	8005082 <UART_EndTransmit_IT>
    return;
 8004d82:	e004      	b.n	8004d8e <HAL_UART_IRQHandler+0x54e>
    return;
 8004d84:	bf00      	nop
 8004d86:	e002      	b.n	8004d8e <HAL_UART_IRQHandler+0x54e>
      return;
 8004d88:	bf00      	nop
 8004d8a:	e000      	b.n	8004d8e <HAL_UART_IRQHandler+0x54e>
      return;
 8004d8c:	bf00      	nop
  }
}
 8004d8e:	37e8      	adds	r7, #232	@ 0xe8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	4613      	mov	r3, r2
 8004de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004de4:	e03b      	b.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d037      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dee:	f7fd f871 	bl	8001ed4 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	6a3a      	ldr	r2, [r7, #32]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d302      	bcc.n	8004e04 <UART_WaitOnFlagUntilTimeout+0x30>
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e03a      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f003 0304 	and.w	r3, r3, #4
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d023      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	2b80      	cmp	r3, #128	@ 0x80
 8004e1a:	d020      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2b40      	cmp	r3, #64	@ 0x40
 8004e20:	d01d      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d116      	bne.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e30:	2300      	movs	r3, #0
 8004e32:	617b      	str	r3, [r7, #20]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	617b      	str	r3, [r7, #20]
 8004e44:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f000 f857 	bl	8004efa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2208      	movs	r2, #8
 8004e50:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e00f      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	bf0c      	ite	eq
 8004e6e:	2301      	moveq	r3, #1
 8004e70:	2300      	movne	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	461a      	mov	r2, r3
 8004e76:	79fb      	ldrb	r3, [r7, #7]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d0b4      	beq.n	8004de6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b085      	sub	sp, #20
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	4613      	mov	r3, r2
 8004e92:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	88fa      	ldrh	r2, [r7, #6]
 8004e9e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	88fa      	ldrh	r2, [r7, #6]
 8004ea4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2222      	movs	r2, #34	@ 0x22
 8004eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d007      	beq.n	8004ecc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68da      	ldr	r2, [r3, #12]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	695a      	ldr	r2, [r3, #20]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0220 	orr.w	r2, r2, #32
 8004eea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3714      	adds	r7, #20
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b095      	sub	sp, #84	@ 0x54
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	330c      	adds	r3, #12
 8004f08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f0c:	e853 3f00 	ldrex	r3, [r3]
 8004f10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	330c      	adds	r3, #12
 8004f20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f22:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f2a:	e841 2300 	strex	r3, r2, [r1]
 8004f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1e5      	bne.n	8004f02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	3314      	adds	r3, #20
 8004f3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f023 0301 	bic.w	r3, r3, #1
 8004f4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3314      	adds	r3, #20
 8004f54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f5e:	e841 2300 	strex	r3, r2, [r1]
 8004f62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e5      	bne.n	8004f36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d119      	bne.n	8004fa6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	330c      	adds	r3, #12
 8004f78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	e853 3f00 	ldrex	r3, [r3]
 8004f80:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	f023 0310 	bic.w	r3, r3, #16
 8004f88:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	330c      	adds	r3, #12
 8004f90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f92:	61ba      	str	r2, [r7, #24]
 8004f94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f96:	6979      	ldr	r1, [r7, #20]
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	e841 2300 	strex	r3, r2, [r1]
 8004f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1e5      	bne.n	8004f72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fb4:	bf00      	nop
 8004fb6:	3754      	adds	r7, #84	@ 0x54
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f7ff fee7 	bl	8004da8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b085      	sub	sp, #20
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b21      	cmp	r3, #33	@ 0x21
 8004ff4:	d13e      	bne.n	8005074 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ffe:	d114      	bne.n	800502a <UART_Transmit_IT+0x48>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d110      	bne.n	800502a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800501c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	1c9a      	adds	r2, r3, #2
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	621a      	str	r2, [r3, #32]
 8005028:	e008      	b.n	800503c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	1c59      	adds	r1, r3, #1
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6211      	str	r1, [r2, #32]
 8005034:	781a      	ldrb	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29b      	uxth	r3, r3
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	4619      	mov	r1, r3
 800504a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10f      	bne.n	8005070 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800505e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800506e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005070:	2300      	movs	r3, #0
 8005072:	e000      	b.n	8005076 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005074:	2302      	movs	r3, #2
  }
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005098:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2220      	movs	r2, #32
 800509e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fe76 	bl	8004d94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b08c      	sub	sp, #48	@ 0x30
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80050ba:	2300      	movs	r3, #0
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b22      	cmp	r3, #34	@ 0x22
 80050cc:	f040 80aa 	bne.w	8005224 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d8:	d115      	bne.n	8005106 <UART_Receive_IT+0x54>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d111      	bne.n	8005106 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fe:	1c9a      	adds	r2, r3, #2
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	629a      	str	r2, [r3, #40]	@ 0x28
 8005104:	e024      	b.n	8005150 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800510a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005114:	d007      	beq.n	8005126 <UART_Receive_IT+0x74>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10a      	bne.n	8005134 <UART_Receive_IT+0x82>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d106      	bne.n	8005134 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	b2da      	uxtb	r2, r3
 800512e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	e008      	b.n	8005146 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	b2db      	uxtb	r3, r3
 800513c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005140:	b2da      	uxtb	r2, r3
 8005142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005144:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005154:	b29b      	uxth	r3, r3
 8005156:	3b01      	subs	r3, #1
 8005158:	b29b      	uxth	r3, r3
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	4619      	mov	r1, r3
 800515e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005160:	2b00      	cmp	r3, #0
 8005162:	d15d      	bne.n	8005220 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0220 	bic.w	r2, r2, #32
 8005172:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005182:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 0201 	bic.w	r2, r2, #1
 8005192:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2220      	movs	r2, #32
 8005198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d135      	bne.n	8005216 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	330c      	adds	r3, #12
 80051b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	e853 3f00 	ldrex	r3, [r3]
 80051be:	613b      	str	r3, [r7, #16]
   return(result);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f023 0310 	bic.w	r3, r3, #16
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	330c      	adds	r3, #12
 80051ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d0:	623a      	str	r2, [r7, #32]
 80051d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	69f9      	ldr	r1, [r7, #28]
 80051d6:	6a3a      	ldr	r2, [r7, #32]
 80051d8:	e841 2300 	strex	r3, r2, [r1]
 80051dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e5      	bne.n	80051b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0310 	and.w	r3, r3, #16
 80051ee:	2b10      	cmp	r3, #16
 80051f0:	d10a      	bne.n	8005208 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051f2:	2300      	movs	r3, #0
 80051f4:	60fb      	str	r3, [r7, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60fb      	str	r3, [r7, #12]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	60fb      	str	r3, [r7, #12]
 8005206:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800520c:	4619      	mov	r1, r3
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f7ff fdd4 	bl	8004dbc <HAL_UARTEx_RxEventCallback>
 8005214:	e002      	b.n	800521c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fc fb88 	bl	800192c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800521c:	2300      	movs	r3, #0
 800521e:	e002      	b.n	8005226 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005220:	2300      	movs	r3, #0
 8005222:	e000      	b.n	8005226 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005224:	2302      	movs	r3, #2
  }
}
 8005226:	4618      	mov	r0, r3
 8005228:	3730      	adds	r7, #48	@ 0x30
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005234:	b0c0      	sub	sp, #256	@ 0x100
 8005236:	af00      	add	r7, sp, #0
 8005238:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800523c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800524c:	68d9      	ldr	r1, [r3, #12]
 800524e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	ea40 0301 	orr.w	r3, r0, r1
 8005258:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800525a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	431a      	orrs	r2, r3
 8005268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	431a      	orrs	r2, r3
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800527c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005288:	f021 010c 	bic.w	r1, r1, #12
 800528c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005296:	430b      	orrs	r3, r1
 8005298:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800529a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80052a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052aa:	6999      	ldr	r1, [r3, #24]
 80052ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	ea40 0301 	orr.w	r3, r0, r1
 80052b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	4b8f      	ldr	r3, [pc, #572]	@ (80054fc <UART_SetConfig+0x2cc>)
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d005      	beq.n	80052d0 <UART_SetConfig+0xa0>
 80052c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	4b8d      	ldr	r3, [pc, #564]	@ (8005500 <UART_SetConfig+0x2d0>)
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d104      	bne.n	80052da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052d0:	f7fe f9f0 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 80052d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80052d8:	e003      	b.n	80052e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052da:	f7fe f9d7 	bl	800368c <HAL_RCC_GetPCLK1Freq>
 80052de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ec:	f040 810c 	bne.w	8005508 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052f4:	2200      	movs	r2, #0
 80052f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80052fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005302:	4622      	mov	r2, r4
 8005304:	462b      	mov	r3, r5
 8005306:	1891      	adds	r1, r2, r2
 8005308:	65b9      	str	r1, [r7, #88]	@ 0x58
 800530a:	415b      	adcs	r3, r3
 800530c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800530e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005312:	4621      	mov	r1, r4
 8005314:	eb12 0801 	adds.w	r8, r2, r1
 8005318:	4629      	mov	r1, r5
 800531a:	eb43 0901 	adc.w	r9, r3, r1
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	f04f 0300 	mov.w	r3, #0
 8005326:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800532a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800532e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005332:	4690      	mov	r8, r2
 8005334:	4699      	mov	r9, r3
 8005336:	4623      	mov	r3, r4
 8005338:	eb18 0303 	adds.w	r3, r8, r3
 800533c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005340:	462b      	mov	r3, r5
 8005342:	eb49 0303 	adc.w	r3, r9, r3
 8005346:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800534a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005356:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800535a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800535e:	460b      	mov	r3, r1
 8005360:	18db      	adds	r3, r3, r3
 8005362:	653b      	str	r3, [r7, #80]	@ 0x50
 8005364:	4613      	mov	r3, r2
 8005366:	eb42 0303 	adc.w	r3, r2, r3
 800536a:	657b      	str	r3, [r7, #84]	@ 0x54
 800536c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005370:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005374:	f7fa ff8c 	bl	8000290 <__aeabi_uldivmod>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4b61      	ldr	r3, [pc, #388]	@ (8005504 <UART_SetConfig+0x2d4>)
 800537e:	fba3 2302 	umull	r2, r3, r3, r2
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	011c      	lsls	r4, r3, #4
 8005386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800538a:	2200      	movs	r2, #0
 800538c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005390:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005394:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005398:	4642      	mov	r2, r8
 800539a:	464b      	mov	r3, r9
 800539c:	1891      	adds	r1, r2, r2
 800539e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80053a0:	415b      	adcs	r3, r3
 80053a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053a8:	4641      	mov	r1, r8
 80053aa:	eb12 0a01 	adds.w	sl, r2, r1
 80053ae:	4649      	mov	r1, r9
 80053b0:	eb43 0b01 	adc.w	fp, r3, r1
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053c8:	4692      	mov	sl, r2
 80053ca:	469b      	mov	fp, r3
 80053cc:	4643      	mov	r3, r8
 80053ce:	eb1a 0303 	adds.w	r3, sl, r3
 80053d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053d6:	464b      	mov	r3, r9
 80053d8:	eb4b 0303 	adc.w	r3, fp, r3
 80053dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80053e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80053f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053f4:	460b      	mov	r3, r1
 80053f6:	18db      	adds	r3, r3, r3
 80053f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80053fa:	4613      	mov	r3, r2
 80053fc:	eb42 0303 	adc.w	r3, r2, r3
 8005400:	647b      	str	r3, [r7, #68]	@ 0x44
 8005402:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005406:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800540a:	f7fa ff41 	bl	8000290 <__aeabi_uldivmod>
 800540e:	4602      	mov	r2, r0
 8005410:	460b      	mov	r3, r1
 8005412:	4611      	mov	r1, r2
 8005414:	4b3b      	ldr	r3, [pc, #236]	@ (8005504 <UART_SetConfig+0x2d4>)
 8005416:	fba3 2301 	umull	r2, r3, r3, r1
 800541a:	095b      	lsrs	r3, r3, #5
 800541c:	2264      	movs	r2, #100	@ 0x64
 800541e:	fb02 f303 	mul.w	r3, r2, r3
 8005422:	1acb      	subs	r3, r1, r3
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800542a:	4b36      	ldr	r3, [pc, #216]	@ (8005504 <UART_SetConfig+0x2d4>)
 800542c:	fba3 2302 	umull	r2, r3, r3, r2
 8005430:	095b      	lsrs	r3, r3, #5
 8005432:	005b      	lsls	r3, r3, #1
 8005434:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005438:	441c      	add	r4, r3
 800543a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543e:	2200      	movs	r2, #0
 8005440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005444:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005448:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800544c:	4642      	mov	r2, r8
 800544e:	464b      	mov	r3, r9
 8005450:	1891      	adds	r1, r2, r2
 8005452:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005454:	415b      	adcs	r3, r3
 8005456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005458:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800545c:	4641      	mov	r1, r8
 800545e:	1851      	adds	r1, r2, r1
 8005460:	6339      	str	r1, [r7, #48]	@ 0x30
 8005462:	4649      	mov	r1, r9
 8005464:	414b      	adcs	r3, r1
 8005466:	637b      	str	r3, [r7, #52]	@ 0x34
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005474:	4659      	mov	r1, fp
 8005476:	00cb      	lsls	r3, r1, #3
 8005478:	4651      	mov	r1, sl
 800547a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547e:	4651      	mov	r1, sl
 8005480:	00ca      	lsls	r2, r1, #3
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	4603      	mov	r3, r0
 8005488:	4642      	mov	r2, r8
 800548a:	189b      	adds	r3, r3, r2
 800548c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005490:	464b      	mov	r3, r9
 8005492:	460a      	mov	r2, r1
 8005494:	eb42 0303 	adc.w	r3, r2, r3
 8005498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80054ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054b0:	460b      	mov	r3, r1
 80054b2:	18db      	adds	r3, r3, r3
 80054b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054b6:	4613      	mov	r3, r2
 80054b8:	eb42 0303 	adc.w	r3, r2, r3
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80054c6:	f7fa fee3 	bl	8000290 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005504 <UART_SetConfig+0x2d4>)
 80054d0:	fba3 1302 	umull	r1, r3, r3, r2
 80054d4:	095b      	lsrs	r3, r3, #5
 80054d6:	2164      	movs	r1, #100	@ 0x64
 80054d8:	fb01 f303 	mul.w	r3, r1, r3
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	3332      	adds	r3, #50	@ 0x32
 80054e2:	4a08      	ldr	r2, [pc, #32]	@ (8005504 <UART_SetConfig+0x2d4>)
 80054e4:	fba2 2303 	umull	r2, r3, r2, r3
 80054e8:	095b      	lsrs	r3, r3, #5
 80054ea:	f003 0207 	and.w	r2, r3, #7
 80054ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4422      	add	r2, r4
 80054f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054f8:	e106      	b.n	8005708 <UART_SetConfig+0x4d8>
 80054fa:	bf00      	nop
 80054fc:	40011000 	.word	0x40011000
 8005500:	40011400 	.word	0x40011400
 8005504:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005508:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800550c:	2200      	movs	r2, #0
 800550e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005512:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005516:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800551a:	4642      	mov	r2, r8
 800551c:	464b      	mov	r3, r9
 800551e:	1891      	adds	r1, r2, r2
 8005520:	6239      	str	r1, [r7, #32]
 8005522:	415b      	adcs	r3, r3
 8005524:	627b      	str	r3, [r7, #36]	@ 0x24
 8005526:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800552a:	4641      	mov	r1, r8
 800552c:	1854      	adds	r4, r2, r1
 800552e:	4649      	mov	r1, r9
 8005530:	eb43 0501 	adc.w	r5, r3, r1
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	00eb      	lsls	r3, r5, #3
 800553e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005542:	00e2      	lsls	r2, r4, #3
 8005544:	4614      	mov	r4, r2
 8005546:	461d      	mov	r5, r3
 8005548:	4643      	mov	r3, r8
 800554a:	18e3      	adds	r3, r4, r3
 800554c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005550:	464b      	mov	r3, r9
 8005552:	eb45 0303 	adc.w	r3, r5, r3
 8005556:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800555a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005566:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800556a:	f04f 0200 	mov.w	r2, #0
 800556e:	f04f 0300 	mov.w	r3, #0
 8005572:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005576:	4629      	mov	r1, r5
 8005578:	008b      	lsls	r3, r1, #2
 800557a:	4621      	mov	r1, r4
 800557c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005580:	4621      	mov	r1, r4
 8005582:	008a      	lsls	r2, r1, #2
 8005584:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005588:	f7fa fe82 	bl	8000290 <__aeabi_uldivmod>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4b60      	ldr	r3, [pc, #384]	@ (8005714 <UART_SetConfig+0x4e4>)
 8005592:	fba3 2302 	umull	r2, r3, r3, r2
 8005596:	095b      	lsrs	r3, r3, #5
 8005598:	011c      	lsls	r4, r3, #4
 800559a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800559e:	2200      	movs	r2, #0
 80055a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80055a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80055ac:	4642      	mov	r2, r8
 80055ae:	464b      	mov	r3, r9
 80055b0:	1891      	adds	r1, r2, r2
 80055b2:	61b9      	str	r1, [r7, #24]
 80055b4:	415b      	adcs	r3, r3
 80055b6:	61fb      	str	r3, [r7, #28]
 80055b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055bc:	4641      	mov	r1, r8
 80055be:	1851      	adds	r1, r2, r1
 80055c0:	6139      	str	r1, [r7, #16]
 80055c2:	4649      	mov	r1, r9
 80055c4:	414b      	adcs	r3, r1
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	f04f 0200 	mov.w	r2, #0
 80055cc:	f04f 0300 	mov.w	r3, #0
 80055d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055d4:	4659      	mov	r1, fp
 80055d6:	00cb      	lsls	r3, r1, #3
 80055d8:	4651      	mov	r1, sl
 80055da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055de:	4651      	mov	r1, sl
 80055e0:	00ca      	lsls	r2, r1, #3
 80055e2:	4610      	mov	r0, r2
 80055e4:	4619      	mov	r1, r3
 80055e6:	4603      	mov	r3, r0
 80055e8:	4642      	mov	r2, r8
 80055ea:	189b      	adds	r3, r3, r2
 80055ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055f0:	464b      	mov	r3, r9
 80055f2:	460a      	mov	r2, r1
 80055f4:	eb42 0303 	adc.w	r3, r2, r3
 80055f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005606:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005608:	f04f 0200 	mov.w	r2, #0
 800560c:	f04f 0300 	mov.w	r3, #0
 8005610:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005614:	4649      	mov	r1, r9
 8005616:	008b      	lsls	r3, r1, #2
 8005618:	4641      	mov	r1, r8
 800561a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800561e:	4641      	mov	r1, r8
 8005620:	008a      	lsls	r2, r1, #2
 8005622:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005626:	f7fa fe33 	bl	8000290 <__aeabi_uldivmod>
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4611      	mov	r1, r2
 8005630:	4b38      	ldr	r3, [pc, #224]	@ (8005714 <UART_SetConfig+0x4e4>)
 8005632:	fba3 2301 	umull	r2, r3, r3, r1
 8005636:	095b      	lsrs	r3, r3, #5
 8005638:	2264      	movs	r2, #100	@ 0x64
 800563a:	fb02 f303 	mul.w	r3, r2, r3
 800563e:	1acb      	subs	r3, r1, r3
 8005640:	011b      	lsls	r3, r3, #4
 8005642:	3332      	adds	r3, #50	@ 0x32
 8005644:	4a33      	ldr	r2, [pc, #204]	@ (8005714 <UART_SetConfig+0x4e4>)
 8005646:	fba2 2303 	umull	r2, r3, r2, r3
 800564a:	095b      	lsrs	r3, r3, #5
 800564c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005650:	441c      	add	r4, r3
 8005652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005656:	2200      	movs	r2, #0
 8005658:	673b      	str	r3, [r7, #112]	@ 0x70
 800565a:	677a      	str	r2, [r7, #116]	@ 0x74
 800565c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005660:	4642      	mov	r2, r8
 8005662:	464b      	mov	r3, r9
 8005664:	1891      	adds	r1, r2, r2
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	415b      	adcs	r3, r3
 800566a:	60fb      	str	r3, [r7, #12]
 800566c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005670:	4641      	mov	r1, r8
 8005672:	1851      	adds	r1, r2, r1
 8005674:	6039      	str	r1, [r7, #0]
 8005676:	4649      	mov	r1, r9
 8005678:	414b      	adcs	r3, r1
 800567a:	607b      	str	r3, [r7, #4]
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	f04f 0300 	mov.w	r3, #0
 8005684:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005688:	4659      	mov	r1, fp
 800568a:	00cb      	lsls	r3, r1, #3
 800568c:	4651      	mov	r1, sl
 800568e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005692:	4651      	mov	r1, sl
 8005694:	00ca      	lsls	r2, r1, #3
 8005696:	4610      	mov	r0, r2
 8005698:	4619      	mov	r1, r3
 800569a:	4603      	mov	r3, r0
 800569c:	4642      	mov	r2, r8
 800569e:	189b      	adds	r3, r3, r2
 80056a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056a2:	464b      	mov	r3, r9
 80056a4:	460a      	mov	r2, r1
 80056a6:	eb42 0303 	adc.w	r3, r2, r3
 80056aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80056b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80056b8:	f04f 0200 	mov.w	r2, #0
 80056bc:	f04f 0300 	mov.w	r3, #0
 80056c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80056c4:	4649      	mov	r1, r9
 80056c6:	008b      	lsls	r3, r1, #2
 80056c8:	4641      	mov	r1, r8
 80056ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056ce:	4641      	mov	r1, r8
 80056d0:	008a      	lsls	r2, r1, #2
 80056d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80056d6:	f7fa fddb 	bl	8000290 <__aeabi_uldivmod>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	4b0d      	ldr	r3, [pc, #52]	@ (8005714 <UART_SetConfig+0x4e4>)
 80056e0:	fba3 1302 	umull	r1, r3, r3, r2
 80056e4:	095b      	lsrs	r3, r3, #5
 80056e6:	2164      	movs	r1, #100	@ 0x64
 80056e8:	fb01 f303 	mul.w	r3, r1, r3
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	3332      	adds	r3, #50	@ 0x32
 80056f2:	4a08      	ldr	r2, [pc, #32]	@ (8005714 <UART_SetConfig+0x4e4>)
 80056f4:	fba2 2303 	umull	r2, r3, r2, r3
 80056f8:	095b      	lsrs	r3, r3, #5
 80056fa:	f003 020f 	and.w	r2, r3, #15
 80056fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4422      	add	r2, r4
 8005706:	609a      	str	r2, [r3, #8]
}
 8005708:	bf00      	nop
 800570a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800570e:	46bd      	mov	sp, r7
 8005710:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005714:	51eb851f 	.word	0x51eb851f

08005718 <siprintf>:
 8005718:	b40e      	push	{r1, r2, r3}
 800571a:	b510      	push	{r4, lr}
 800571c:	b09d      	sub	sp, #116	@ 0x74
 800571e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005720:	9002      	str	r0, [sp, #8]
 8005722:	9006      	str	r0, [sp, #24]
 8005724:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005728:	480a      	ldr	r0, [pc, #40]	@ (8005754 <siprintf+0x3c>)
 800572a:	9107      	str	r1, [sp, #28]
 800572c:	9104      	str	r1, [sp, #16]
 800572e:	490a      	ldr	r1, [pc, #40]	@ (8005758 <siprintf+0x40>)
 8005730:	f853 2b04 	ldr.w	r2, [r3], #4
 8005734:	9105      	str	r1, [sp, #20]
 8005736:	2400      	movs	r4, #0
 8005738:	a902      	add	r1, sp, #8
 800573a:	6800      	ldr	r0, [r0, #0]
 800573c:	9301      	str	r3, [sp, #4]
 800573e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005740:	f000 f9a2 	bl	8005a88 <_svfiprintf_r>
 8005744:	9b02      	ldr	r3, [sp, #8]
 8005746:	701c      	strb	r4, [r3, #0]
 8005748:	b01d      	add	sp, #116	@ 0x74
 800574a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800574e:	b003      	add	sp, #12
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	2000001c 	.word	0x2000001c
 8005758:	ffff0208 	.word	0xffff0208

0800575c <memset>:
 800575c:	4402      	add	r2, r0
 800575e:	4603      	mov	r3, r0
 8005760:	4293      	cmp	r3, r2
 8005762:	d100      	bne.n	8005766 <memset+0xa>
 8005764:	4770      	bx	lr
 8005766:	f803 1b01 	strb.w	r1, [r3], #1
 800576a:	e7f9      	b.n	8005760 <memset+0x4>

0800576c <__errno>:
 800576c:	4b01      	ldr	r3, [pc, #4]	@ (8005774 <__errno+0x8>)
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	2000001c 	.word	0x2000001c

08005778 <__libc_init_array>:
 8005778:	b570      	push	{r4, r5, r6, lr}
 800577a:	4d0d      	ldr	r5, [pc, #52]	@ (80057b0 <__libc_init_array+0x38>)
 800577c:	4c0d      	ldr	r4, [pc, #52]	@ (80057b4 <__libc_init_array+0x3c>)
 800577e:	1b64      	subs	r4, r4, r5
 8005780:	10a4      	asrs	r4, r4, #2
 8005782:	2600      	movs	r6, #0
 8005784:	42a6      	cmp	r6, r4
 8005786:	d109      	bne.n	800579c <__libc_init_array+0x24>
 8005788:	4d0b      	ldr	r5, [pc, #44]	@ (80057b8 <__libc_init_array+0x40>)
 800578a:	4c0c      	ldr	r4, [pc, #48]	@ (80057bc <__libc_init_array+0x44>)
 800578c:	f000 fc64 	bl	8006058 <_init>
 8005790:	1b64      	subs	r4, r4, r5
 8005792:	10a4      	asrs	r4, r4, #2
 8005794:	2600      	movs	r6, #0
 8005796:	42a6      	cmp	r6, r4
 8005798:	d105      	bne.n	80057a6 <__libc_init_array+0x2e>
 800579a:	bd70      	pop	{r4, r5, r6, pc}
 800579c:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a0:	4798      	blx	r3
 80057a2:	3601      	adds	r6, #1
 80057a4:	e7ee      	b.n	8005784 <__libc_init_array+0xc>
 80057a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80057aa:	4798      	blx	r3
 80057ac:	3601      	adds	r6, #1
 80057ae:	e7f2      	b.n	8005796 <__libc_init_array+0x1e>
 80057b0:	08006388 	.word	0x08006388
 80057b4:	08006388 	.word	0x08006388
 80057b8:	08006388 	.word	0x08006388
 80057bc:	0800638c 	.word	0x0800638c

080057c0 <__retarget_lock_acquire_recursive>:
 80057c0:	4770      	bx	lr

080057c2 <__retarget_lock_release_recursive>:
 80057c2:	4770      	bx	lr

080057c4 <memcpy>:
 80057c4:	440a      	add	r2, r1
 80057c6:	4291      	cmp	r1, r2
 80057c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80057cc:	d100      	bne.n	80057d0 <memcpy+0xc>
 80057ce:	4770      	bx	lr
 80057d0:	b510      	push	{r4, lr}
 80057d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057da:	4291      	cmp	r1, r2
 80057dc:	d1f9      	bne.n	80057d2 <memcpy+0xe>
 80057de:	bd10      	pop	{r4, pc}

080057e0 <_free_r>:
 80057e0:	b538      	push	{r3, r4, r5, lr}
 80057e2:	4605      	mov	r5, r0
 80057e4:	2900      	cmp	r1, #0
 80057e6:	d041      	beq.n	800586c <_free_r+0x8c>
 80057e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ec:	1f0c      	subs	r4, r1, #4
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	bfb8      	it	lt
 80057f2:	18e4      	addlt	r4, r4, r3
 80057f4:	f000 f8e0 	bl	80059b8 <__malloc_lock>
 80057f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005870 <_free_r+0x90>)
 80057fa:	6813      	ldr	r3, [r2, #0]
 80057fc:	b933      	cbnz	r3, 800580c <_free_r+0x2c>
 80057fe:	6063      	str	r3, [r4, #4]
 8005800:	6014      	str	r4, [r2, #0]
 8005802:	4628      	mov	r0, r5
 8005804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005808:	f000 b8dc 	b.w	80059c4 <__malloc_unlock>
 800580c:	42a3      	cmp	r3, r4
 800580e:	d908      	bls.n	8005822 <_free_r+0x42>
 8005810:	6820      	ldr	r0, [r4, #0]
 8005812:	1821      	adds	r1, r4, r0
 8005814:	428b      	cmp	r3, r1
 8005816:	bf01      	itttt	eq
 8005818:	6819      	ldreq	r1, [r3, #0]
 800581a:	685b      	ldreq	r3, [r3, #4]
 800581c:	1809      	addeq	r1, r1, r0
 800581e:	6021      	streq	r1, [r4, #0]
 8005820:	e7ed      	b.n	80057fe <_free_r+0x1e>
 8005822:	461a      	mov	r2, r3
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	b10b      	cbz	r3, 800582c <_free_r+0x4c>
 8005828:	42a3      	cmp	r3, r4
 800582a:	d9fa      	bls.n	8005822 <_free_r+0x42>
 800582c:	6811      	ldr	r1, [r2, #0]
 800582e:	1850      	adds	r0, r2, r1
 8005830:	42a0      	cmp	r0, r4
 8005832:	d10b      	bne.n	800584c <_free_r+0x6c>
 8005834:	6820      	ldr	r0, [r4, #0]
 8005836:	4401      	add	r1, r0
 8005838:	1850      	adds	r0, r2, r1
 800583a:	4283      	cmp	r3, r0
 800583c:	6011      	str	r1, [r2, #0]
 800583e:	d1e0      	bne.n	8005802 <_free_r+0x22>
 8005840:	6818      	ldr	r0, [r3, #0]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	6053      	str	r3, [r2, #4]
 8005846:	4408      	add	r0, r1
 8005848:	6010      	str	r0, [r2, #0]
 800584a:	e7da      	b.n	8005802 <_free_r+0x22>
 800584c:	d902      	bls.n	8005854 <_free_r+0x74>
 800584e:	230c      	movs	r3, #12
 8005850:	602b      	str	r3, [r5, #0]
 8005852:	e7d6      	b.n	8005802 <_free_r+0x22>
 8005854:	6820      	ldr	r0, [r4, #0]
 8005856:	1821      	adds	r1, r4, r0
 8005858:	428b      	cmp	r3, r1
 800585a:	bf04      	itt	eq
 800585c:	6819      	ldreq	r1, [r3, #0]
 800585e:	685b      	ldreq	r3, [r3, #4]
 8005860:	6063      	str	r3, [r4, #4]
 8005862:	bf04      	itt	eq
 8005864:	1809      	addeq	r1, r1, r0
 8005866:	6021      	streq	r1, [r4, #0]
 8005868:	6054      	str	r4, [r2, #4]
 800586a:	e7ca      	b.n	8005802 <_free_r+0x22>
 800586c:	bd38      	pop	{r3, r4, r5, pc}
 800586e:	bf00      	nop
 8005870:	20000350 	.word	0x20000350

08005874 <sbrk_aligned>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	4e0f      	ldr	r6, [pc, #60]	@ (80058b4 <sbrk_aligned+0x40>)
 8005878:	460c      	mov	r4, r1
 800587a:	6831      	ldr	r1, [r6, #0]
 800587c:	4605      	mov	r5, r0
 800587e:	b911      	cbnz	r1, 8005886 <sbrk_aligned+0x12>
 8005880:	f000 fba4 	bl	8005fcc <_sbrk_r>
 8005884:	6030      	str	r0, [r6, #0]
 8005886:	4621      	mov	r1, r4
 8005888:	4628      	mov	r0, r5
 800588a:	f000 fb9f 	bl	8005fcc <_sbrk_r>
 800588e:	1c43      	adds	r3, r0, #1
 8005890:	d103      	bne.n	800589a <sbrk_aligned+0x26>
 8005892:	f04f 34ff 	mov.w	r4, #4294967295
 8005896:	4620      	mov	r0, r4
 8005898:	bd70      	pop	{r4, r5, r6, pc}
 800589a:	1cc4      	adds	r4, r0, #3
 800589c:	f024 0403 	bic.w	r4, r4, #3
 80058a0:	42a0      	cmp	r0, r4
 80058a2:	d0f8      	beq.n	8005896 <sbrk_aligned+0x22>
 80058a4:	1a21      	subs	r1, r4, r0
 80058a6:	4628      	mov	r0, r5
 80058a8:	f000 fb90 	bl	8005fcc <_sbrk_r>
 80058ac:	3001      	adds	r0, #1
 80058ae:	d1f2      	bne.n	8005896 <sbrk_aligned+0x22>
 80058b0:	e7ef      	b.n	8005892 <sbrk_aligned+0x1e>
 80058b2:	bf00      	nop
 80058b4:	2000034c 	.word	0x2000034c

080058b8 <_malloc_r>:
 80058b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058bc:	1ccd      	adds	r5, r1, #3
 80058be:	f025 0503 	bic.w	r5, r5, #3
 80058c2:	3508      	adds	r5, #8
 80058c4:	2d0c      	cmp	r5, #12
 80058c6:	bf38      	it	cc
 80058c8:	250c      	movcc	r5, #12
 80058ca:	2d00      	cmp	r5, #0
 80058cc:	4606      	mov	r6, r0
 80058ce:	db01      	blt.n	80058d4 <_malloc_r+0x1c>
 80058d0:	42a9      	cmp	r1, r5
 80058d2:	d904      	bls.n	80058de <_malloc_r+0x26>
 80058d4:	230c      	movs	r3, #12
 80058d6:	6033      	str	r3, [r6, #0]
 80058d8:	2000      	movs	r0, #0
 80058da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059b4 <_malloc_r+0xfc>
 80058e2:	f000 f869 	bl	80059b8 <__malloc_lock>
 80058e6:	f8d8 3000 	ldr.w	r3, [r8]
 80058ea:	461c      	mov	r4, r3
 80058ec:	bb44      	cbnz	r4, 8005940 <_malloc_r+0x88>
 80058ee:	4629      	mov	r1, r5
 80058f0:	4630      	mov	r0, r6
 80058f2:	f7ff ffbf 	bl	8005874 <sbrk_aligned>
 80058f6:	1c43      	adds	r3, r0, #1
 80058f8:	4604      	mov	r4, r0
 80058fa:	d158      	bne.n	80059ae <_malloc_r+0xf6>
 80058fc:	f8d8 4000 	ldr.w	r4, [r8]
 8005900:	4627      	mov	r7, r4
 8005902:	2f00      	cmp	r7, #0
 8005904:	d143      	bne.n	800598e <_malloc_r+0xd6>
 8005906:	2c00      	cmp	r4, #0
 8005908:	d04b      	beq.n	80059a2 <_malloc_r+0xea>
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	4639      	mov	r1, r7
 800590e:	4630      	mov	r0, r6
 8005910:	eb04 0903 	add.w	r9, r4, r3
 8005914:	f000 fb5a 	bl	8005fcc <_sbrk_r>
 8005918:	4581      	cmp	r9, r0
 800591a:	d142      	bne.n	80059a2 <_malloc_r+0xea>
 800591c:	6821      	ldr	r1, [r4, #0]
 800591e:	1a6d      	subs	r5, r5, r1
 8005920:	4629      	mov	r1, r5
 8005922:	4630      	mov	r0, r6
 8005924:	f7ff ffa6 	bl	8005874 <sbrk_aligned>
 8005928:	3001      	adds	r0, #1
 800592a:	d03a      	beq.n	80059a2 <_malloc_r+0xea>
 800592c:	6823      	ldr	r3, [r4, #0]
 800592e:	442b      	add	r3, r5
 8005930:	6023      	str	r3, [r4, #0]
 8005932:	f8d8 3000 	ldr.w	r3, [r8]
 8005936:	685a      	ldr	r2, [r3, #4]
 8005938:	bb62      	cbnz	r2, 8005994 <_malloc_r+0xdc>
 800593a:	f8c8 7000 	str.w	r7, [r8]
 800593e:	e00f      	b.n	8005960 <_malloc_r+0xa8>
 8005940:	6822      	ldr	r2, [r4, #0]
 8005942:	1b52      	subs	r2, r2, r5
 8005944:	d420      	bmi.n	8005988 <_malloc_r+0xd0>
 8005946:	2a0b      	cmp	r2, #11
 8005948:	d917      	bls.n	800597a <_malloc_r+0xc2>
 800594a:	1961      	adds	r1, r4, r5
 800594c:	42a3      	cmp	r3, r4
 800594e:	6025      	str	r5, [r4, #0]
 8005950:	bf18      	it	ne
 8005952:	6059      	strne	r1, [r3, #4]
 8005954:	6863      	ldr	r3, [r4, #4]
 8005956:	bf08      	it	eq
 8005958:	f8c8 1000 	streq.w	r1, [r8]
 800595c:	5162      	str	r2, [r4, r5]
 800595e:	604b      	str	r3, [r1, #4]
 8005960:	4630      	mov	r0, r6
 8005962:	f000 f82f 	bl	80059c4 <__malloc_unlock>
 8005966:	f104 000b 	add.w	r0, r4, #11
 800596a:	1d23      	adds	r3, r4, #4
 800596c:	f020 0007 	bic.w	r0, r0, #7
 8005970:	1ac2      	subs	r2, r0, r3
 8005972:	bf1c      	itt	ne
 8005974:	1a1b      	subne	r3, r3, r0
 8005976:	50a3      	strne	r3, [r4, r2]
 8005978:	e7af      	b.n	80058da <_malloc_r+0x22>
 800597a:	6862      	ldr	r2, [r4, #4]
 800597c:	42a3      	cmp	r3, r4
 800597e:	bf0c      	ite	eq
 8005980:	f8c8 2000 	streq.w	r2, [r8]
 8005984:	605a      	strne	r2, [r3, #4]
 8005986:	e7eb      	b.n	8005960 <_malloc_r+0xa8>
 8005988:	4623      	mov	r3, r4
 800598a:	6864      	ldr	r4, [r4, #4]
 800598c:	e7ae      	b.n	80058ec <_malloc_r+0x34>
 800598e:	463c      	mov	r4, r7
 8005990:	687f      	ldr	r7, [r7, #4]
 8005992:	e7b6      	b.n	8005902 <_malloc_r+0x4a>
 8005994:	461a      	mov	r2, r3
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	42a3      	cmp	r3, r4
 800599a:	d1fb      	bne.n	8005994 <_malloc_r+0xdc>
 800599c:	2300      	movs	r3, #0
 800599e:	6053      	str	r3, [r2, #4]
 80059a0:	e7de      	b.n	8005960 <_malloc_r+0xa8>
 80059a2:	230c      	movs	r3, #12
 80059a4:	6033      	str	r3, [r6, #0]
 80059a6:	4630      	mov	r0, r6
 80059a8:	f000 f80c 	bl	80059c4 <__malloc_unlock>
 80059ac:	e794      	b.n	80058d8 <_malloc_r+0x20>
 80059ae:	6005      	str	r5, [r0, #0]
 80059b0:	e7d6      	b.n	8005960 <_malloc_r+0xa8>
 80059b2:	bf00      	nop
 80059b4:	20000350 	.word	0x20000350

080059b8 <__malloc_lock>:
 80059b8:	4801      	ldr	r0, [pc, #4]	@ (80059c0 <__malloc_lock+0x8>)
 80059ba:	f7ff bf01 	b.w	80057c0 <__retarget_lock_acquire_recursive>
 80059be:	bf00      	nop
 80059c0:	20000348 	.word	0x20000348

080059c4 <__malloc_unlock>:
 80059c4:	4801      	ldr	r0, [pc, #4]	@ (80059cc <__malloc_unlock+0x8>)
 80059c6:	f7ff befc 	b.w	80057c2 <__retarget_lock_release_recursive>
 80059ca:	bf00      	nop
 80059cc:	20000348 	.word	0x20000348

080059d0 <__ssputs_r>:
 80059d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059d4:	688e      	ldr	r6, [r1, #8]
 80059d6:	461f      	mov	r7, r3
 80059d8:	42be      	cmp	r6, r7
 80059da:	680b      	ldr	r3, [r1, #0]
 80059dc:	4682      	mov	sl, r0
 80059de:	460c      	mov	r4, r1
 80059e0:	4690      	mov	r8, r2
 80059e2:	d82d      	bhi.n	8005a40 <__ssputs_r+0x70>
 80059e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80059ec:	d026      	beq.n	8005a3c <__ssputs_r+0x6c>
 80059ee:	6965      	ldr	r5, [r4, #20]
 80059f0:	6909      	ldr	r1, [r1, #16]
 80059f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059f6:	eba3 0901 	sub.w	r9, r3, r1
 80059fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059fe:	1c7b      	adds	r3, r7, #1
 8005a00:	444b      	add	r3, r9
 8005a02:	106d      	asrs	r5, r5, #1
 8005a04:	429d      	cmp	r5, r3
 8005a06:	bf38      	it	cc
 8005a08:	461d      	movcc	r5, r3
 8005a0a:	0553      	lsls	r3, r2, #21
 8005a0c:	d527      	bpl.n	8005a5e <__ssputs_r+0x8e>
 8005a0e:	4629      	mov	r1, r5
 8005a10:	f7ff ff52 	bl	80058b8 <_malloc_r>
 8005a14:	4606      	mov	r6, r0
 8005a16:	b360      	cbz	r0, 8005a72 <__ssputs_r+0xa2>
 8005a18:	6921      	ldr	r1, [r4, #16]
 8005a1a:	464a      	mov	r2, r9
 8005a1c:	f7ff fed2 	bl	80057c4 <memcpy>
 8005a20:	89a3      	ldrh	r3, [r4, #12]
 8005a22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a2a:	81a3      	strh	r3, [r4, #12]
 8005a2c:	6126      	str	r6, [r4, #16]
 8005a2e:	6165      	str	r5, [r4, #20]
 8005a30:	444e      	add	r6, r9
 8005a32:	eba5 0509 	sub.w	r5, r5, r9
 8005a36:	6026      	str	r6, [r4, #0]
 8005a38:	60a5      	str	r5, [r4, #8]
 8005a3a:	463e      	mov	r6, r7
 8005a3c:	42be      	cmp	r6, r7
 8005a3e:	d900      	bls.n	8005a42 <__ssputs_r+0x72>
 8005a40:	463e      	mov	r6, r7
 8005a42:	6820      	ldr	r0, [r4, #0]
 8005a44:	4632      	mov	r2, r6
 8005a46:	4641      	mov	r1, r8
 8005a48:	f000 faa6 	bl	8005f98 <memmove>
 8005a4c:	68a3      	ldr	r3, [r4, #8]
 8005a4e:	1b9b      	subs	r3, r3, r6
 8005a50:	60a3      	str	r3, [r4, #8]
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	4433      	add	r3, r6
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	2000      	movs	r0, #0
 8005a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a5e:	462a      	mov	r2, r5
 8005a60:	f000 fac4 	bl	8005fec <_realloc_r>
 8005a64:	4606      	mov	r6, r0
 8005a66:	2800      	cmp	r0, #0
 8005a68:	d1e0      	bne.n	8005a2c <__ssputs_r+0x5c>
 8005a6a:	6921      	ldr	r1, [r4, #16]
 8005a6c:	4650      	mov	r0, sl
 8005a6e:	f7ff feb7 	bl	80057e0 <_free_r>
 8005a72:	230c      	movs	r3, #12
 8005a74:	f8ca 3000 	str.w	r3, [sl]
 8005a78:	89a3      	ldrh	r3, [r4, #12]
 8005a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a7e:	81a3      	strh	r3, [r4, #12]
 8005a80:	f04f 30ff 	mov.w	r0, #4294967295
 8005a84:	e7e9      	b.n	8005a5a <__ssputs_r+0x8a>
	...

08005a88 <_svfiprintf_r>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	4698      	mov	r8, r3
 8005a8e:	898b      	ldrh	r3, [r1, #12]
 8005a90:	061b      	lsls	r3, r3, #24
 8005a92:	b09d      	sub	sp, #116	@ 0x74
 8005a94:	4607      	mov	r7, r0
 8005a96:	460d      	mov	r5, r1
 8005a98:	4614      	mov	r4, r2
 8005a9a:	d510      	bpl.n	8005abe <_svfiprintf_r+0x36>
 8005a9c:	690b      	ldr	r3, [r1, #16]
 8005a9e:	b973      	cbnz	r3, 8005abe <_svfiprintf_r+0x36>
 8005aa0:	2140      	movs	r1, #64	@ 0x40
 8005aa2:	f7ff ff09 	bl	80058b8 <_malloc_r>
 8005aa6:	6028      	str	r0, [r5, #0]
 8005aa8:	6128      	str	r0, [r5, #16]
 8005aaa:	b930      	cbnz	r0, 8005aba <_svfiprintf_r+0x32>
 8005aac:	230c      	movs	r3, #12
 8005aae:	603b      	str	r3, [r7, #0]
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	b01d      	add	sp, #116	@ 0x74
 8005ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aba:	2340      	movs	r3, #64	@ 0x40
 8005abc:	616b      	str	r3, [r5, #20]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ac2:	2320      	movs	r3, #32
 8005ac4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ac8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005acc:	2330      	movs	r3, #48	@ 0x30
 8005ace:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005c6c <_svfiprintf_r+0x1e4>
 8005ad2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ad6:	f04f 0901 	mov.w	r9, #1
 8005ada:	4623      	mov	r3, r4
 8005adc:	469a      	mov	sl, r3
 8005ade:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ae2:	b10a      	cbz	r2, 8005ae8 <_svfiprintf_r+0x60>
 8005ae4:	2a25      	cmp	r2, #37	@ 0x25
 8005ae6:	d1f9      	bne.n	8005adc <_svfiprintf_r+0x54>
 8005ae8:	ebba 0b04 	subs.w	fp, sl, r4
 8005aec:	d00b      	beq.n	8005b06 <_svfiprintf_r+0x7e>
 8005aee:	465b      	mov	r3, fp
 8005af0:	4622      	mov	r2, r4
 8005af2:	4629      	mov	r1, r5
 8005af4:	4638      	mov	r0, r7
 8005af6:	f7ff ff6b 	bl	80059d0 <__ssputs_r>
 8005afa:	3001      	adds	r0, #1
 8005afc:	f000 80a7 	beq.w	8005c4e <_svfiprintf_r+0x1c6>
 8005b00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b02:	445a      	add	r2, fp
 8005b04:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b06:	f89a 3000 	ldrb.w	r3, [sl]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f000 809f 	beq.w	8005c4e <_svfiprintf_r+0x1c6>
 8005b10:	2300      	movs	r3, #0
 8005b12:	f04f 32ff 	mov.w	r2, #4294967295
 8005b16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b1a:	f10a 0a01 	add.w	sl, sl, #1
 8005b1e:	9304      	str	r3, [sp, #16]
 8005b20:	9307      	str	r3, [sp, #28]
 8005b22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b26:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b28:	4654      	mov	r4, sl
 8005b2a:	2205      	movs	r2, #5
 8005b2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b30:	484e      	ldr	r0, [pc, #312]	@ (8005c6c <_svfiprintf_r+0x1e4>)
 8005b32:	f7fa fb5d 	bl	80001f0 <memchr>
 8005b36:	9a04      	ldr	r2, [sp, #16]
 8005b38:	b9d8      	cbnz	r0, 8005b72 <_svfiprintf_r+0xea>
 8005b3a:	06d0      	lsls	r0, r2, #27
 8005b3c:	bf44      	itt	mi
 8005b3e:	2320      	movmi	r3, #32
 8005b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b44:	0711      	lsls	r1, r2, #28
 8005b46:	bf44      	itt	mi
 8005b48:	232b      	movmi	r3, #43	@ 0x2b
 8005b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b4e:	f89a 3000 	ldrb.w	r3, [sl]
 8005b52:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b54:	d015      	beq.n	8005b82 <_svfiprintf_r+0xfa>
 8005b56:	9a07      	ldr	r2, [sp, #28]
 8005b58:	4654      	mov	r4, sl
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f04f 0c0a 	mov.w	ip, #10
 8005b60:	4621      	mov	r1, r4
 8005b62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b66:	3b30      	subs	r3, #48	@ 0x30
 8005b68:	2b09      	cmp	r3, #9
 8005b6a:	d94b      	bls.n	8005c04 <_svfiprintf_r+0x17c>
 8005b6c:	b1b0      	cbz	r0, 8005b9c <_svfiprintf_r+0x114>
 8005b6e:	9207      	str	r2, [sp, #28]
 8005b70:	e014      	b.n	8005b9c <_svfiprintf_r+0x114>
 8005b72:	eba0 0308 	sub.w	r3, r0, r8
 8005b76:	fa09 f303 	lsl.w	r3, r9, r3
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	9304      	str	r3, [sp, #16]
 8005b7e:	46a2      	mov	sl, r4
 8005b80:	e7d2      	b.n	8005b28 <_svfiprintf_r+0xa0>
 8005b82:	9b03      	ldr	r3, [sp, #12]
 8005b84:	1d19      	adds	r1, r3, #4
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	9103      	str	r1, [sp, #12]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	bfbb      	ittet	lt
 8005b8e:	425b      	neglt	r3, r3
 8005b90:	f042 0202 	orrlt.w	r2, r2, #2
 8005b94:	9307      	strge	r3, [sp, #28]
 8005b96:	9307      	strlt	r3, [sp, #28]
 8005b98:	bfb8      	it	lt
 8005b9a:	9204      	strlt	r2, [sp, #16]
 8005b9c:	7823      	ldrb	r3, [r4, #0]
 8005b9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ba0:	d10a      	bne.n	8005bb8 <_svfiprintf_r+0x130>
 8005ba2:	7863      	ldrb	r3, [r4, #1]
 8005ba4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ba6:	d132      	bne.n	8005c0e <_svfiprintf_r+0x186>
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	1d1a      	adds	r2, r3, #4
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	9203      	str	r2, [sp, #12]
 8005bb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bb4:	3402      	adds	r4, #2
 8005bb6:	9305      	str	r3, [sp, #20]
 8005bb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005c7c <_svfiprintf_r+0x1f4>
 8005bbc:	7821      	ldrb	r1, [r4, #0]
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	4650      	mov	r0, sl
 8005bc2:	f7fa fb15 	bl	80001f0 <memchr>
 8005bc6:	b138      	cbz	r0, 8005bd8 <_svfiprintf_r+0x150>
 8005bc8:	9b04      	ldr	r3, [sp, #16]
 8005bca:	eba0 000a 	sub.w	r0, r0, sl
 8005bce:	2240      	movs	r2, #64	@ 0x40
 8005bd0:	4082      	lsls	r2, r0
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	3401      	adds	r4, #1
 8005bd6:	9304      	str	r3, [sp, #16]
 8005bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bdc:	4824      	ldr	r0, [pc, #144]	@ (8005c70 <_svfiprintf_r+0x1e8>)
 8005bde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005be2:	2206      	movs	r2, #6
 8005be4:	f7fa fb04 	bl	80001f0 <memchr>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d036      	beq.n	8005c5a <_svfiprintf_r+0x1d2>
 8005bec:	4b21      	ldr	r3, [pc, #132]	@ (8005c74 <_svfiprintf_r+0x1ec>)
 8005bee:	bb1b      	cbnz	r3, 8005c38 <_svfiprintf_r+0x1b0>
 8005bf0:	9b03      	ldr	r3, [sp, #12]
 8005bf2:	3307      	adds	r3, #7
 8005bf4:	f023 0307 	bic.w	r3, r3, #7
 8005bf8:	3308      	adds	r3, #8
 8005bfa:	9303      	str	r3, [sp, #12]
 8005bfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bfe:	4433      	add	r3, r6
 8005c00:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c02:	e76a      	b.n	8005ada <_svfiprintf_r+0x52>
 8005c04:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c08:	460c      	mov	r4, r1
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	e7a8      	b.n	8005b60 <_svfiprintf_r+0xd8>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	3401      	adds	r4, #1
 8005c12:	9305      	str	r3, [sp, #20]
 8005c14:	4619      	mov	r1, r3
 8005c16:	f04f 0c0a 	mov.w	ip, #10
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c20:	3a30      	subs	r2, #48	@ 0x30
 8005c22:	2a09      	cmp	r2, #9
 8005c24:	d903      	bls.n	8005c2e <_svfiprintf_r+0x1a6>
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0c6      	beq.n	8005bb8 <_svfiprintf_r+0x130>
 8005c2a:	9105      	str	r1, [sp, #20]
 8005c2c:	e7c4      	b.n	8005bb8 <_svfiprintf_r+0x130>
 8005c2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c32:	4604      	mov	r4, r0
 8005c34:	2301      	movs	r3, #1
 8005c36:	e7f0      	b.n	8005c1a <_svfiprintf_r+0x192>
 8005c38:	ab03      	add	r3, sp, #12
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005c78 <_svfiprintf_r+0x1f0>)
 8005c40:	a904      	add	r1, sp, #16
 8005c42:	4638      	mov	r0, r7
 8005c44:	f3af 8000 	nop.w
 8005c48:	1c42      	adds	r2, r0, #1
 8005c4a:	4606      	mov	r6, r0
 8005c4c:	d1d6      	bne.n	8005bfc <_svfiprintf_r+0x174>
 8005c4e:	89ab      	ldrh	r3, [r5, #12]
 8005c50:	065b      	lsls	r3, r3, #25
 8005c52:	f53f af2d 	bmi.w	8005ab0 <_svfiprintf_r+0x28>
 8005c56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c58:	e72c      	b.n	8005ab4 <_svfiprintf_r+0x2c>
 8005c5a:	ab03      	add	r3, sp, #12
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	462a      	mov	r2, r5
 8005c60:	4b05      	ldr	r3, [pc, #20]	@ (8005c78 <_svfiprintf_r+0x1f0>)
 8005c62:	a904      	add	r1, sp, #16
 8005c64:	4638      	mov	r0, r7
 8005c66:	f000 f879 	bl	8005d5c <_printf_i>
 8005c6a:	e7ed      	b.n	8005c48 <_svfiprintf_r+0x1c0>
 8005c6c:	0800634c 	.word	0x0800634c
 8005c70:	08006356 	.word	0x08006356
 8005c74:	00000000 	.word	0x00000000
 8005c78:	080059d1 	.word	0x080059d1
 8005c7c:	08006352 	.word	0x08006352

08005c80 <_printf_common>:
 8005c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	4616      	mov	r6, r2
 8005c86:	4698      	mov	r8, r3
 8005c88:	688a      	ldr	r2, [r1, #8]
 8005c8a:	690b      	ldr	r3, [r1, #16]
 8005c8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c90:	4293      	cmp	r3, r2
 8005c92:	bfb8      	it	lt
 8005c94:	4613      	movlt	r3, r2
 8005c96:	6033      	str	r3, [r6, #0]
 8005c98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c9c:	4607      	mov	r7, r0
 8005c9e:	460c      	mov	r4, r1
 8005ca0:	b10a      	cbz	r2, 8005ca6 <_printf_common+0x26>
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	6033      	str	r3, [r6, #0]
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	0699      	lsls	r1, r3, #26
 8005caa:	bf42      	ittt	mi
 8005cac:	6833      	ldrmi	r3, [r6, #0]
 8005cae:	3302      	addmi	r3, #2
 8005cb0:	6033      	strmi	r3, [r6, #0]
 8005cb2:	6825      	ldr	r5, [r4, #0]
 8005cb4:	f015 0506 	ands.w	r5, r5, #6
 8005cb8:	d106      	bne.n	8005cc8 <_printf_common+0x48>
 8005cba:	f104 0a19 	add.w	sl, r4, #25
 8005cbe:	68e3      	ldr	r3, [r4, #12]
 8005cc0:	6832      	ldr	r2, [r6, #0]
 8005cc2:	1a9b      	subs	r3, r3, r2
 8005cc4:	42ab      	cmp	r3, r5
 8005cc6:	dc26      	bgt.n	8005d16 <_printf_common+0x96>
 8005cc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ccc:	6822      	ldr	r2, [r4, #0]
 8005cce:	3b00      	subs	r3, #0
 8005cd0:	bf18      	it	ne
 8005cd2:	2301      	movne	r3, #1
 8005cd4:	0692      	lsls	r2, r2, #26
 8005cd6:	d42b      	bmi.n	8005d30 <_printf_common+0xb0>
 8005cd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cdc:	4641      	mov	r1, r8
 8005cde:	4638      	mov	r0, r7
 8005ce0:	47c8      	blx	r9
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	d01e      	beq.n	8005d24 <_printf_common+0xa4>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	6922      	ldr	r2, [r4, #16]
 8005cea:	f003 0306 	and.w	r3, r3, #6
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	bf02      	ittt	eq
 8005cf2:	68e5      	ldreq	r5, [r4, #12]
 8005cf4:	6833      	ldreq	r3, [r6, #0]
 8005cf6:	1aed      	subeq	r5, r5, r3
 8005cf8:	68a3      	ldr	r3, [r4, #8]
 8005cfa:	bf0c      	ite	eq
 8005cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d00:	2500      	movne	r5, #0
 8005d02:	4293      	cmp	r3, r2
 8005d04:	bfc4      	itt	gt
 8005d06:	1a9b      	subgt	r3, r3, r2
 8005d08:	18ed      	addgt	r5, r5, r3
 8005d0a:	2600      	movs	r6, #0
 8005d0c:	341a      	adds	r4, #26
 8005d0e:	42b5      	cmp	r5, r6
 8005d10:	d11a      	bne.n	8005d48 <_printf_common+0xc8>
 8005d12:	2000      	movs	r0, #0
 8005d14:	e008      	b.n	8005d28 <_printf_common+0xa8>
 8005d16:	2301      	movs	r3, #1
 8005d18:	4652      	mov	r2, sl
 8005d1a:	4641      	mov	r1, r8
 8005d1c:	4638      	mov	r0, r7
 8005d1e:	47c8      	blx	r9
 8005d20:	3001      	adds	r0, #1
 8005d22:	d103      	bne.n	8005d2c <_printf_common+0xac>
 8005d24:	f04f 30ff 	mov.w	r0, #4294967295
 8005d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d2c:	3501      	adds	r5, #1
 8005d2e:	e7c6      	b.n	8005cbe <_printf_common+0x3e>
 8005d30:	18e1      	adds	r1, r4, r3
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	2030      	movs	r0, #48	@ 0x30
 8005d36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d3a:	4422      	add	r2, r4
 8005d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d44:	3302      	adds	r3, #2
 8005d46:	e7c7      	b.n	8005cd8 <_printf_common+0x58>
 8005d48:	2301      	movs	r3, #1
 8005d4a:	4622      	mov	r2, r4
 8005d4c:	4641      	mov	r1, r8
 8005d4e:	4638      	mov	r0, r7
 8005d50:	47c8      	blx	r9
 8005d52:	3001      	adds	r0, #1
 8005d54:	d0e6      	beq.n	8005d24 <_printf_common+0xa4>
 8005d56:	3601      	adds	r6, #1
 8005d58:	e7d9      	b.n	8005d0e <_printf_common+0x8e>
	...

08005d5c <_printf_i>:
 8005d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d60:	7e0f      	ldrb	r7, [r1, #24]
 8005d62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d64:	2f78      	cmp	r7, #120	@ 0x78
 8005d66:	4691      	mov	r9, r2
 8005d68:	4680      	mov	r8, r0
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	469a      	mov	sl, r3
 8005d6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d72:	d807      	bhi.n	8005d84 <_printf_i+0x28>
 8005d74:	2f62      	cmp	r7, #98	@ 0x62
 8005d76:	d80a      	bhi.n	8005d8e <_printf_i+0x32>
 8005d78:	2f00      	cmp	r7, #0
 8005d7a:	f000 80d1 	beq.w	8005f20 <_printf_i+0x1c4>
 8005d7e:	2f58      	cmp	r7, #88	@ 0x58
 8005d80:	f000 80b8 	beq.w	8005ef4 <_printf_i+0x198>
 8005d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d8c:	e03a      	b.n	8005e04 <_printf_i+0xa8>
 8005d8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d92:	2b15      	cmp	r3, #21
 8005d94:	d8f6      	bhi.n	8005d84 <_printf_i+0x28>
 8005d96:	a101      	add	r1, pc, #4	@ (adr r1, 8005d9c <_printf_i+0x40>)
 8005d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d9c:	08005df5 	.word	0x08005df5
 8005da0:	08005e09 	.word	0x08005e09
 8005da4:	08005d85 	.word	0x08005d85
 8005da8:	08005d85 	.word	0x08005d85
 8005dac:	08005d85 	.word	0x08005d85
 8005db0:	08005d85 	.word	0x08005d85
 8005db4:	08005e09 	.word	0x08005e09
 8005db8:	08005d85 	.word	0x08005d85
 8005dbc:	08005d85 	.word	0x08005d85
 8005dc0:	08005d85 	.word	0x08005d85
 8005dc4:	08005d85 	.word	0x08005d85
 8005dc8:	08005f07 	.word	0x08005f07
 8005dcc:	08005e33 	.word	0x08005e33
 8005dd0:	08005ec1 	.word	0x08005ec1
 8005dd4:	08005d85 	.word	0x08005d85
 8005dd8:	08005d85 	.word	0x08005d85
 8005ddc:	08005f29 	.word	0x08005f29
 8005de0:	08005d85 	.word	0x08005d85
 8005de4:	08005e33 	.word	0x08005e33
 8005de8:	08005d85 	.word	0x08005d85
 8005dec:	08005d85 	.word	0x08005d85
 8005df0:	08005ec9 	.word	0x08005ec9
 8005df4:	6833      	ldr	r3, [r6, #0]
 8005df6:	1d1a      	adds	r2, r3, #4
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6032      	str	r2, [r6, #0]
 8005dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e04:	2301      	movs	r3, #1
 8005e06:	e09c      	b.n	8005f42 <_printf_i+0x1e6>
 8005e08:	6833      	ldr	r3, [r6, #0]
 8005e0a:	6820      	ldr	r0, [r4, #0]
 8005e0c:	1d19      	adds	r1, r3, #4
 8005e0e:	6031      	str	r1, [r6, #0]
 8005e10:	0606      	lsls	r6, r0, #24
 8005e12:	d501      	bpl.n	8005e18 <_printf_i+0xbc>
 8005e14:	681d      	ldr	r5, [r3, #0]
 8005e16:	e003      	b.n	8005e20 <_printf_i+0xc4>
 8005e18:	0645      	lsls	r5, r0, #25
 8005e1a:	d5fb      	bpl.n	8005e14 <_printf_i+0xb8>
 8005e1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e20:	2d00      	cmp	r5, #0
 8005e22:	da03      	bge.n	8005e2c <_printf_i+0xd0>
 8005e24:	232d      	movs	r3, #45	@ 0x2d
 8005e26:	426d      	negs	r5, r5
 8005e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e2c:	4858      	ldr	r0, [pc, #352]	@ (8005f90 <_printf_i+0x234>)
 8005e2e:	230a      	movs	r3, #10
 8005e30:	e011      	b.n	8005e56 <_printf_i+0xfa>
 8005e32:	6821      	ldr	r1, [r4, #0]
 8005e34:	6833      	ldr	r3, [r6, #0]
 8005e36:	0608      	lsls	r0, r1, #24
 8005e38:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e3c:	d402      	bmi.n	8005e44 <_printf_i+0xe8>
 8005e3e:	0649      	lsls	r1, r1, #25
 8005e40:	bf48      	it	mi
 8005e42:	b2ad      	uxthmi	r5, r5
 8005e44:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e46:	4852      	ldr	r0, [pc, #328]	@ (8005f90 <_printf_i+0x234>)
 8005e48:	6033      	str	r3, [r6, #0]
 8005e4a:	bf14      	ite	ne
 8005e4c:	230a      	movne	r3, #10
 8005e4e:	2308      	moveq	r3, #8
 8005e50:	2100      	movs	r1, #0
 8005e52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e56:	6866      	ldr	r6, [r4, #4]
 8005e58:	60a6      	str	r6, [r4, #8]
 8005e5a:	2e00      	cmp	r6, #0
 8005e5c:	db05      	blt.n	8005e6a <_printf_i+0x10e>
 8005e5e:	6821      	ldr	r1, [r4, #0]
 8005e60:	432e      	orrs	r6, r5
 8005e62:	f021 0104 	bic.w	r1, r1, #4
 8005e66:	6021      	str	r1, [r4, #0]
 8005e68:	d04b      	beq.n	8005f02 <_printf_i+0x1a6>
 8005e6a:	4616      	mov	r6, r2
 8005e6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e70:	fb03 5711 	mls	r7, r3, r1, r5
 8005e74:	5dc7      	ldrb	r7, [r0, r7]
 8005e76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e7a:	462f      	mov	r7, r5
 8005e7c:	42bb      	cmp	r3, r7
 8005e7e:	460d      	mov	r5, r1
 8005e80:	d9f4      	bls.n	8005e6c <_printf_i+0x110>
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d10b      	bne.n	8005e9e <_printf_i+0x142>
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	07df      	lsls	r7, r3, #31
 8005e8a:	d508      	bpl.n	8005e9e <_printf_i+0x142>
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	6861      	ldr	r1, [r4, #4]
 8005e90:	4299      	cmp	r1, r3
 8005e92:	bfde      	ittt	le
 8005e94:	2330      	movle	r3, #48	@ 0x30
 8005e96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e9e:	1b92      	subs	r2, r2, r6
 8005ea0:	6122      	str	r2, [r4, #16]
 8005ea2:	f8cd a000 	str.w	sl, [sp]
 8005ea6:	464b      	mov	r3, r9
 8005ea8:	aa03      	add	r2, sp, #12
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4640      	mov	r0, r8
 8005eae:	f7ff fee7 	bl	8005c80 <_printf_common>
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	d14a      	bne.n	8005f4c <_printf_i+0x1f0>
 8005eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eba:	b004      	add	sp, #16
 8005ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	f043 0320 	orr.w	r3, r3, #32
 8005ec6:	6023      	str	r3, [r4, #0]
 8005ec8:	4832      	ldr	r0, [pc, #200]	@ (8005f94 <_printf_i+0x238>)
 8005eca:	2778      	movs	r7, #120	@ 0x78
 8005ecc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	6831      	ldr	r1, [r6, #0]
 8005ed4:	061f      	lsls	r7, r3, #24
 8005ed6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005eda:	d402      	bmi.n	8005ee2 <_printf_i+0x186>
 8005edc:	065f      	lsls	r7, r3, #25
 8005ede:	bf48      	it	mi
 8005ee0:	b2ad      	uxthmi	r5, r5
 8005ee2:	6031      	str	r1, [r6, #0]
 8005ee4:	07d9      	lsls	r1, r3, #31
 8005ee6:	bf44      	itt	mi
 8005ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8005eec:	6023      	strmi	r3, [r4, #0]
 8005eee:	b11d      	cbz	r5, 8005ef8 <_printf_i+0x19c>
 8005ef0:	2310      	movs	r3, #16
 8005ef2:	e7ad      	b.n	8005e50 <_printf_i+0xf4>
 8005ef4:	4826      	ldr	r0, [pc, #152]	@ (8005f90 <_printf_i+0x234>)
 8005ef6:	e7e9      	b.n	8005ecc <_printf_i+0x170>
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	f023 0320 	bic.w	r3, r3, #32
 8005efe:	6023      	str	r3, [r4, #0]
 8005f00:	e7f6      	b.n	8005ef0 <_printf_i+0x194>
 8005f02:	4616      	mov	r6, r2
 8005f04:	e7bd      	b.n	8005e82 <_printf_i+0x126>
 8005f06:	6833      	ldr	r3, [r6, #0]
 8005f08:	6825      	ldr	r5, [r4, #0]
 8005f0a:	6961      	ldr	r1, [r4, #20]
 8005f0c:	1d18      	adds	r0, r3, #4
 8005f0e:	6030      	str	r0, [r6, #0]
 8005f10:	062e      	lsls	r6, r5, #24
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	d501      	bpl.n	8005f1a <_printf_i+0x1be>
 8005f16:	6019      	str	r1, [r3, #0]
 8005f18:	e002      	b.n	8005f20 <_printf_i+0x1c4>
 8005f1a:	0668      	lsls	r0, r5, #25
 8005f1c:	d5fb      	bpl.n	8005f16 <_printf_i+0x1ba>
 8005f1e:	8019      	strh	r1, [r3, #0]
 8005f20:	2300      	movs	r3, #0
 8005f22:	6123      	str	r3, [r4, #16]
 8005f24:	4616      	mov	r6, r2
 8005f26:	e7bc      	b.n	8005ea2 <_printf_i+0x146>
 8005f28:	6833      	ldr	r3, [r6, #0]
 8005f2a:	1d1a      	adds	r2, r3, #4
 8005f2c:	6032      	str	r2, [r6, #0]
 8005f2e:	681e      	ldr	r6, [r3, #0]
 8005f30:	6862      	ldr	r2, [r4, #4]
 8005f32:	2100      	movs	r1, #0
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7fa f95b 	bl	80001f0 <memchr>
 8005f3a:	b108      	cbz	r0, 8005f40 <_printf_i+0x1e4>
 8005f3c:	1b80      	subs	r0, r0, r6
 8005f3e:	6060      	str	r0, [r4, #4]
 8005f40:	6863      	ldr	r3, [r4, #4]
 8005f42:	6123      	str	r3, [r4, #16]
 8005f44:	2300      	movs	r3, #0
 8005f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f4a:	e7aa      	b.n	8005ea2 <_printf_i+0x146>
 8005f4c:	6923      	ldr	r3, [r4, #16]
 8005f4e:	4632      	mov	r2, r6
 8005f50:	4649      	mov	r1, r9
 8005f52:	4640      	mov	r0, r8
 8005f54:	47d0      	blx	sl
 8005f56:	3001      	adds	r0, #1
 8005f58:	d0ad      	beq.n	8005eb6 <_printf_i+0x15a>
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	079b      	lsls	r3, r3, #30
 8005f5e:	d413      	bmi.n	8005f88 <_printf_i+0x22c>
 8005f60:	68e0      	ldr	r0, [r4, #12]
 8005f62:	9b03      	ldr	r3, [sp, #12]
 8005f64:	4298      	cmp	r0, r3
 8005f66:	bfb8      	it	lt
 8005f68:	4618      	movlt	r0, r3
 8005f6a:	e7a6      	b.n	8005eba <_printf_i+0x15e>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4632      	mov	r2, r6
 8005f70:	4649      	mov	r1, r9
 8005f72:	4640      	mov	r0, r8
 8005f74:	47d0      	blx	sl
 8005f76:	3001      	adds	r0, #1
 8005f78:	d09d      	beq.n	8005eb6 <_printf_i+0x15a>
 8005f7a:	3501      	adds	r5, #1
 8005f7c:	68e3      	ldr	r3, [r4, #12]
 8005f7e:	9903      	ldr	r1, [sp, #12]
 8005f80:	1a5b      	subs	r3, r3, r1
 8005f82:	42ab      	cmp	r3, r5
 8005f84:	dcf2      	bgt.n	8005f6c <_printf_i+0x210>
 8005f86:	e7eb      	b.n	8005f60 <_printf_i+0x204>
 8005f88:	2500      	movs	r5, #0
 8005f8a:	f104 0619 	add.w	r6, r4, #25
 8005f8e:	e7f5      	b.n	8005f7c <_printf_i+0x220>
 8005f90:	0800635d 	.word	0x0800635d
 8005f94:	0800636e 	.word	0x0800636e

08005f98 <memmove>:
 8005f98:	4288      	cmp	r0, r1
 8005f9a:	b510      	push	{r4, lr}
 8005f9c:	eb01 0402 	add.w	r4, r1, r2
 8005fa0:	d902      	bls.n	8005fa8 <memmove+0x10>
 8005fa2:	4284      	cmp	r4, r0
 8005fa4:	4623      	mov	r3, r4
 8005fa6:	d807      	bhi.n	8005fb8 <memmove+0x20>
 8005fa8:	1e43      	subs	r3, r0, #1
 8005faa:	42a1      	cmp	r1, r4
 8005fac:	d008      	beq.n	8005fc0 <memmove+0x28>
 8005fae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fb6:	e7f8      	b.n	8005faa <memmove+0x12>
 8005fb8:	4402      	add	r2, r0
 8005fba:	4601      	mov	r1, r0
 8005fbc:	428a      	cmp	r2, r1
 8005fbe:	d100      	bne.n	8005fc2 <memmove+0x2a>
 8005fc0:	bd10      	pop	{r4, pc}
 8005fc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fca:	e7f7      	b.n	8005fbc <memmove+0x24>

08005fcc <_sbrk_r>:
 8005fcc:	b538      	push	{r3, r4, r5, lr}
 8005fce:	4d06      	ldr	r5, [pc, #24]	@ (8005fe8 <_sbrk_r+0x1c>)
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	4608      	mov	r0, r1
 8005fd6:	602b      	str	r3, [r5, #0]
 8005fd8:	f7fb fea4 	bl	8001d24 <_sbrk>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	d102      	bne.n	8005fe6 <_sbrk_r+0x1a>
 8005fe0:	682b      	ldr	r3, [r5, #0]
 8005fe2:	b103      	cbz	r3, 8005fe6 <_sbrk_r+0x1a>
 8005fe4:	6023      	str	r3, [r4, #0]
 8005fe6:	bd38      	pop	{r3, r4, r5, pc}
 8005fe8:	20000344 	.word	0x20000344

08005fec <_realloc_r>:
 8005fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff0:	4607      	mov	r7, r0
 8005ff2:	4614      	mov	r4, r2
 8005ff4:	460d      	mov	r5, r1
 8005ff6:	b921      	cbnz	r1, 8006002 <_realloc_r+0x16>
 8005ff8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ffc:	4611      	mov	r1, r2
 8005ffe:	f7ff bc5b 	b.w	80058b8 <_malloc_r>
 8006002:	b92a      	cbnz	r2, 8006010 <_realloc_r+0x24>
 8006004:	f7ff fbec 	bl	80057e0 <_free_r>
 8006008:	4625      	mov	r5, r4
 800600a:	4628      	mov	r0, r5
 800600c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006010:	f000 f81a 	bl	8006048 <_malloc_usable_size_r>
 8006014:	4284      	cmp	r4, r0
 8006016:	4606      	mov	r6, r0
 8006018:	d802      	bhi.n	8006020 <_realloc_r+0x34>
 800601a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800601e:	d8f4      	bhi.n	800600a <_realloc_r+0x1e>
 8006020:	4621      	mov	r1, r4
 8006022:	4638      	mov	r0, r7
 8006024:	f7ff fc48 	bl	80058b8 <_malloc_r>
 8006028:	4680      	mov	r8, r0
 800602a:	b908      	cbnz	r0, 8006030 <_realloc_r+0x44>
 800602c:	4645      	mov	r5, r8
 800602e:	e7ec      	b.n	800600a <_realloc_r+0x1e>
 8006030:	42b4      	cmp	r4, r6
 8006032:	4622      	mov	r2, r4
 8006034:	4629      	mov	r1, r5
 8006036:	bf28      	it	cs
 8006038:	4632      	movcs	r2, r6
 800603a:	f7ff fbc3 	bl	80057c4 <memcpy>
 800603e:	4629      	mov	r1, r5
 8006040:	4638      	mov	r0, r7
 8006042:	f7ff fbcd 	bl	80057e0 <_free_r>
 8006046:	e7f1      	b.n	800602c <_realloc_r+0x40>

08006048 <_malloc_usable_size_r>:
 8006048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800604c:	1f18      	subs	r0, r3, #4
 800604e:	2b00      	cmp	r3, #0
 8006050:	bfbc      	itt	lt
 8006052:	580b      	ldrlt	r3, [r1, r0]
 8006054:	18c0      	addlt	r0, r0, r3
 8006056:	4770      	bx	lr

08006058 <_init>:
 8006058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605a:	bf00      	nop
 800605c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605e:	bc08      	pop	{r3}
 8006060:	469e      	mov	lr, r3
 8006062:	4770      	bx	lr

08006064 <_fini>:
 8006064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006066:	bf00      	nop
 8006068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800606a:	bc08      	pop	{r3}
 800606c:	469e      	mov	lr, r3
 800606e:	4770      	bx	lr
