{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700518296324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700518296325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 19:11:36 2023 " "Processing started: Mon Nov 20 19:11:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700518296325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700518296325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letter-fpga -c letter " "Command: quartus_map --read_settings_files=on --write_settings_files=off letter-fpga -c letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700518296325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700518296669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_counter-SYN " "Found design unit 1: clock_counter-SYN" {  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297058 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Found entity 1: clock_counter" {  } { { "src/clock_counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/clock_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/letter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/letter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 letter-letter_arc " "Found design unit 1: letter-letter_arc" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297066 ""} { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297066 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/mux.vhd " "Entity \"mux\" obtained from \"src/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1700518297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/mux.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "src/counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifier-decodifier_arch " "Found design unit 1: decodifier-decodifier_arch" {  } { { "src/decodifier.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/decodifier.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifier " "Found entity 1: decodifier" {  } { { "src/decodifier.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/decodifier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arch " "Found design unit 1: adder-adder_arch" {  } { { "src/adder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/adder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-fliflop_arch " "Found design unit 1: flipflop-fliflop_arch" {  } { { "src/flipflop.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297076 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "src/flipflop.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder_behav " "Found design unit 1: fulladder-fulladder_behav" {  } { { "src/fulladder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297078 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "src/fulladder.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700518297078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700518297078 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CLOCK_1HZ letter.vhd(69) " "VHDL error at letter.vhd(69): object \"CLOCK_1HZ\" is used but not declared" {  } { { "src/letter.vhd" "" { Text "C:/dev/digital-circuits/letter-fpga/src/letter.vhd" 69 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1700518297078 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700518297183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 19:11:37 2023 " "Processing ended: Mon Nov 20 19:11:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700518297183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700518297183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700518297183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700518297183 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700518297769 ""}
