vhdtdtfi -lang verilog -prj CA_Project_Phase1 -o "D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory.tfi" -lib work "D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1//DataMemory.v" -module DataMemory -template E:/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work {D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory.v} -lang verilog -prj CA_Project_Phase1 -o DataMemory.spl -module DataMemory -template E:/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 DataMemory.spl {D:/electrical engineering/computer Architecture/project/phase1/verilog code/CA_Project_Phase1/DataMemory.sym} 
