
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011971                       # Number of seconds simulated
sim_ticks                                 11970838182                       # Number of ticks simulated
final_tick                               577269270009                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196711                       # Simulator instruction rate (inst/s)
host_op_rate                                   256629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280665                       # Simulator tick rate (ticks/s)
host_mem_usage                               67353812                       # Number of bytes of host memory used
host_seconds                                 42651.74                       # Real time elapsed on the host
sim_insts                                  8390073118                       # Number of instructions simulated
sim_ops                                   10945666979                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       198528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       199680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       143872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       197120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       313216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       314112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       143360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1742208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       369536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            369536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1560                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1120                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13611                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2887                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2887                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       331472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16488069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       331472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16584302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       310087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16680536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       427706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12018540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       331472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16466683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       384935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26164918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       384935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26239767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       417013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11975770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145537679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       331472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       331472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       310087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       427706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       331472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       384935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       384935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       417013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2919094                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30869685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30869685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30869685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       331472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16488069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       331472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16584302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       310087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16680536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       427706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12018540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       331472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16466683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       384935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26164918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       384935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26239767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       417013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11975770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176407363                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182270                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952225                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175164                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459457                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1433922                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128167                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5254                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23127788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12406093                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182270                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         576033                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        318384                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400020                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26612653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.762026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23846102     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425724      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210508      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420051      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131391      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389546      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60565      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96605      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032161      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26612653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076019                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432162                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22851911                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       599939                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2760931                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2178                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397690                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202998                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13852188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5102                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397690                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22883562                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         351718                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       154391                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2732279                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        93009                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13832152                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10341                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        74387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18102525                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62648640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62648640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3456077                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           202244                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2517874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3259                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90111                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13760160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12871289                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8439                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5160997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26612653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20966542     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1764384      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904149      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105167      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560928      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140034      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164215      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3938      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3296      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26612653                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21177     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8521     23.11%     80.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7179     19.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10079960     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99406      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295963     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395059      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12871289                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448367                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36877                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52400546                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16268983                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12908166                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9576                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       514916                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10297                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397690                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         230011                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11587                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13762010                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2517874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398604                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185487                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708646                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263828                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162642                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658848                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933427                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395020                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442701                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544640                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541854                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7597071                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448172                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436891                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461879                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2526041                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173891                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26214963                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428627                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299623                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22039875     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633102      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056693      4.03%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330996      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555968      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105732      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67539      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61259      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363799      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26214963                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363799                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39613613                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27923020                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2094394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.870704                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.870704                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348347                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348347                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59103201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319649                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745566                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2181861                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1951897                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       175521                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1457859                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1433214                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          128223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5292                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23125373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12403974                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2181861                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1561437                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2766369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         577239                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        315992                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1400114                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       171915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26608514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.762144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23842145     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          426157      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          210347      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          420074      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          131190      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          389389      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           60260      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96337      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1032615      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26608514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076004                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432088                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22855753                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       591332                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2760645                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2238                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        398542                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       202888                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2208                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13850654                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         5094                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        398542                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22886721                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         345659                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       153546                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2732600                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        91442                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13830370                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         10368                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18100552                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62640234                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62640234                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14636762                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3463710                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1827                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          928                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           200076                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2517405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       398367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3260                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        90380                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13757979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12866036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8490                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2511490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      5172150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26608514                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.483531                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094630                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20966050     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1761064      6.62%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1904358      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1104596      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       561343      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       139978      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       163981      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3832      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3312      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26608514                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          21236     57.38%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8549     23.10%     80.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7223     19.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10076244     78.32%     78.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        99277      0.77%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2294882     17.84%     96.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       394733      3.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12866036                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448184                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              37008                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002876                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52386082                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16271341                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12536643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12903044                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9811                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       515204                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10403                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        398542                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         227173                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11348                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13759829                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2517405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       398367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          927                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        68234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       185756                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12703281                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2263159                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       162753                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2657854                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1932604                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            394695                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.442514                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12539486                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12536643                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7593932                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16440359                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436710                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.461908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9994159                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11229525                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2530727                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       174250                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26209972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.428445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     22038025     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1631673      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1055709      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330890      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       555749      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       105380      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67661      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        61178      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363707      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26209972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9994159                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11229525                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2390145                       # Number of memory references committed
system.switch_cpus1.commit.loads              2002181                       # Number of loads committed
system.switch_cpus1.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1724964                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9806503                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       138067                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363707                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39606478                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27919434                       # The number of ROB writes
system.switch_cpus1.timesIdled                 515941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2098533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9994159                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11229525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9994159                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.872382                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.872382                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348143                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348143                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59080075                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16312809                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14742755                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1810                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2181976                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1952106                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175451                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1459322                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1433900                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128313                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5298                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23119746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12402619                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2181976                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1562213                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2766047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         576868                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        319856                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1400026                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       171884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26606130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.521417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.761907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23840083     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          425393      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211152      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          420031      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          130916      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          389853      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60432      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96577      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1031693      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26606130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076008                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432041                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22849531                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       595715                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2760394                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2250                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398236                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       202880                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13848131                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5152                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398236                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22880476                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         347089                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       156171                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2732272                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        91882                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13828122                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10502                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        73171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18098615                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62630543                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62630543                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14636548                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3462047                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1826                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          927                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           200538                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2517133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       398218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3447                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90997                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13756181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12867048                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8501                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2510466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5163008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26606130                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.483612                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.094731                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20962832     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1761609      6.62%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1905101      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1104812      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       560069      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       140160      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164359      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3933      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3255      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26606130                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21149     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8515     23.12%     80.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7164     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10076470     78.31%     78.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99236      0.77%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2295775     17.84%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       394667      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12867048                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.448219                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              36828                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52385555                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16268520                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12537189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12903876                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9922                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       515002                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10254                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398236                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         228013                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11341                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13758029                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2517133                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       398218                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          926                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       117887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        67934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       185821                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12703643                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2263002                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       163405                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2657626                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1932621                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            394624                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.442527                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12539965                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12537189                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7594723                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16445481                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436729                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461812                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9993979                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11229345                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2529179                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174172                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26207894                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22036169     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1631747      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1056007      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330291      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       555550      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       105350      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67637      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61205      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363938      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26207894                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9993979                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11229345                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2390091                       # Number of memory references committed
system.switch_cpus2.commit.loads              2002127                       # Number of loads committed
system.switch_cpus2.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1724936                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9806351                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363938                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39602441                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27915632                       # The number of ROB writes
system.switch_cpus2.timesIdled                 516055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2100917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9993979                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11229345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9993979                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.872434                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.872434                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348137                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348137                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59081767                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16314834                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14741380                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1810                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2378756                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1946680                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       234312                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       977763                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          934162                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          244576                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10603                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22874540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13299433                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2378756                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1178738                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2775641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         641324                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        479568                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1401787                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       234465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26533758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23758117     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          129624      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          205695      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          277859      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          285857      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          242280      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134737      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          200455      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1299134      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26533758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082863                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463281                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22644428                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       711983                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2770445                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3178                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        403723                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       391118                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16319312                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        403723                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22706756                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         146119                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       424301                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2711912                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       140944                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16312560                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18915                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        61587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22761930                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75884992                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75884992                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19685424                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3076475                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3985                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2050                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           422939                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1529157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       826036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9742                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241788                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16289898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3999                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15453533                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2216                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1831858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4397721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26533758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582410                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271150                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19960438     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2729149     10.29%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1375993      5.19%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1015260      3.83%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       799514      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       327249      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       205083      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       106757      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14315      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26533758                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3032     11.61%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9935     38.05%     49.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13146     50.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12997464     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       230902      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1934      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1399926      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       823307      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15453533                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538318                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26113                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001690                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57469153                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18125829                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15218487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15479646                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        31518                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       250535                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12714                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        403723                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         114897                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13367                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16293925                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1529157                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       826036                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2051                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       135647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       132559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       268206                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15237928                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1316922                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       215605                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2140163                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2165557                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            823241                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530808                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15218608                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15218487                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8738821                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23549960                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530131                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371076                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11475398                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14119976                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2173940                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       237022                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26130035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540373                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.384472                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20306845     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2901698     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1082207      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       515493      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       454028      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       250232      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       208496      0.80%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        99151      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       311885      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26130035                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11475398                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14119976                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2091938                       # Number of memory references committed
system.switch_cpus3.commit.loads              1278620                       # Number of loads committed
system.switch_cpus3.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2036197                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12721776                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       290723                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       311885                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42111988                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32991597                       # The number of ROB writes
system.switch_cpus3.timesIdled                 348717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2173289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11475398                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14119976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11475398                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.501617                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.501617                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399741                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399741                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68572974                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21202160                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15124622                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3896                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2184202                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1953744                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       175312                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1459506                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1434706                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          128128                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23128444                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12412509                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2184202                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1562834                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2768192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576346                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        315398                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1400351                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       171717                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26612132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.521689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.762346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23843940     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          425874      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          211162      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          420534      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          131164      0.49%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          389883      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           60324      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96559      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1032692      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26612132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076086                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432385                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22856220                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       593280                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2762525                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2249                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        397854                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       203360                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2214                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13858398                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         5142                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        397854                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22887413                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         346892                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       153555                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2734193                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        92221                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13838456                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         10553                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        73408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18114256                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     62672824                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     62672824                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     14652782                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3461460                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1830                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          928                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           201037                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2517162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       398848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3353                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        90843                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13765511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12875614                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8478                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2507975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      5160075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26612132                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.483825                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.094868                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20964006     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1764279      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1906375      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1105333      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       560426      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       139875      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       164646      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3905      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3287      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26612132                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          21284     57.53%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8514     23.01%     80.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7197     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10083991     78.32%     78.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        99484      0.77%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2295938     17.83%     96.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       395299      3.07%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12875614                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.448518                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              36995                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52408833                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16275363                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12546423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12912609                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9931                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       513777                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10269                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        397854                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         226932                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11388                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13767362                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2517162                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       398848                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          926                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       117757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        68125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       185882                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12712795                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2263935                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       162819                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2659200                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1934580                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            395265                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.442846                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12549300                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12546423                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7599677                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16451654                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.437050                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.461940                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10003713                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11241065                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2526771                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       174032                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26214278                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428815                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.299945                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22037164     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1634546      6.24%     90.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1057155      4.03%     94.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       330647      1.26%     95.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       556193      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       105489      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        67673      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        61275      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       364136      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26214278                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10003713                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11241065                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2391961                       # Number of memory references committed
system.switch_cpus4.commit.loads              2003382                       # Number of loads committed
system.switch_cpus4.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1726640                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9816829                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       138277                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       364136                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            39617939                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27933875                       # The number of ROB writes
system.switch_cpus4.timesIdled                 515854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2094915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10003713                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11241065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10003713                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.869639                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.869639                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.348476                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.348476                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59120891                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16327251                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14752679                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2336592                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1910642                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       230258                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       987393                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          922376                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          240017                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10222                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22694686                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13251732                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2336592                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1162393                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2777394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         666025                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        385014                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1396868                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       232070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26287812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23510418     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          150123      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          238346      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          376981      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          157387      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          177474      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          186798      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          122712      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1367573      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26287812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081394                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461619                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22492979                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       588713                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2768595                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7109                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        430414                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       383189                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16182781                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1688                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        430414                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22525730                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         190627                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       302916                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2743249                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        94874                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16173180                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2313                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         27708                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3392                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22449458                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     75230267                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     75230267                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     19170656                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3278792                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4024                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2169                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           290733                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1544183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       829717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24779                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       188360                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16150321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4034                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15289292                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19206                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2045246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4540777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26287812                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581611                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273340                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19840627     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2587459      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1415766      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       964505      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       901305      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       260496      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       201653      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        68840      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        47161      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26287812                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3561     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10981     38.58%     51.09% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13921     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12807223     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       241245      1.58%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1853      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1414343      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       824628      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15289292                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532597                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28463                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56914065                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18199799                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15041852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15317755                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        46585                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       278932                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        25534                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          991                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        430414                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         131177                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13463                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16154386                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1544183                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       829717                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2168                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          202                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       134245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       131372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       265617                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15071253                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1330925                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       218039                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   31                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2155085                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2120577                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            824160                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525002                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15042147                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15041852                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8795854                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22974122                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.523978                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382859                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11260574                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13802496                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2351904                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       234908                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25857398                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533793                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386985                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20251098     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2716082     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1057771      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       568809      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       426688      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       237883      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       146643      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       130972      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321452      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25857398                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11260574                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13802496                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2069427                       # Number of memory references committed
system.switch_cpus5.commit.loads              1265246                       # Number of loads committed
system.switch_cpus5.commit.membars               1866                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1981191                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12437154                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       280377                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321452                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41690268                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32739262                       # The number of ROB writes
system.switch_cpus5.timesIdled                 367040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2419235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11260574                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13802496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11260574                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549341                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549341                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392258                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392258                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        67967158                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20851806                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15094503                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3732                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2335587                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1909989                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       230279                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       988217                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          923295                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239782                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10226                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22684483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13244026                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2335587                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1163077                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2776750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         664893                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        391840                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1396296                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26282645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23505895     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          149884      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          238835      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          377259      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          158330      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          177428      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          186242      0.71%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          122369      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1366403      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26282645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081359                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461351                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22483914                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       594501                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2767853                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7103                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        429272                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       382759                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16172149                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1646                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        429272                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22516415                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         189787                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       310465                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2742827                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        93877                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16161991                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2143                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27359                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35577                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3177                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22434143                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75179412                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75179412                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19165463                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3268680                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4149                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2296                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           288899                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1542566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       828996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24876                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       188211                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16139418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15281407                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18742                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2036843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4521482                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26282645                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581426                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272961                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19838046     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2586237      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1415066      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       964995      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       901097      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       260080      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       201555      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        68617      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46952      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26282645                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3574     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10872     38.37%     50.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13892     49.02%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12801284     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       241196      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1852      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1413082      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       823993      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15281407                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532322                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28338                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001854                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56892539                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18180619                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15036208                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15309745                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        46734                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       277677                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        25054                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          983                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        429272                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         130587                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13425                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16143605                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1542566                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       828996                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2293                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130975                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265698                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15065215                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1330481                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       216192                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2154073                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2120199                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            823592                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524792                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15036501                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15036208                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8791914                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22962582                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523781                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382880                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11257372                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13798691                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2344944                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       234925                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25853373                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533729                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386795                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20248174     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2715407     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1057397      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       569680      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       426220      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       237724      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       146588      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       131042      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       321141      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25853373                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11257372                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13798691                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2068831                       # Number of memory references committed
system.switch_cpus6.commit.loads              1264889                       # Number of loads committed
system.switch_cpus6.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1980675                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12433696                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       280303                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       321141                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41675789                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32716576                       # The number of ROB writes
system.switch_cpus6.timesIdled                 367020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2424402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11257372                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13798691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11257372                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.550066                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.550066                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392147                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392147                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67940094                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20843135                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15086222                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3732                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28707047                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2377843                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1946027                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       234299                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       976496                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          933759                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          244958                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10617                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22878998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13296973                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2377843                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1178717                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2775042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         641362                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        478051                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1401977                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       234446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26536151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23761109     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          129969      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          205393      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          277658      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          285897      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          241376      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          134675      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          201421      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1298653      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26536151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082831                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463195                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22649365                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       709985                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2769881                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         3146                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        403773                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       390889                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16316676                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1532                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        403773                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22711509                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         145961                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       422904                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2711515                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       140486                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16309959                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18888                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        61364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22760723                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75875157                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75875157                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19687046                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3073677                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3972                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           421623                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1528886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       826157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         9681                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       194377                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16287131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15452950                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2249                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1829484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4391152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26536151                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582336                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273282                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20000056     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2684108     10.11%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1362168      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      1029936      3.88%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       806673      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       326731      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       205395      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       106691      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        14393      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26536151                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3041     11.63%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9952     38.05%     49.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13162     50.32%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12996058     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       230927      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1934      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1400638      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       823393      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15452950                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538298                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26155                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57470455                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18120676                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15217055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15479105                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30829                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       250156                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12776                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        403773                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         114722                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13404                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16291145                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1528886                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       826157                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2038                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       135705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       132355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       268060                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15236423                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1316968                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       216527                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2140287                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2165011                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            823319                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530755                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15217171                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15217055                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8738764                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23547159                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530081                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371118                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11476335                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14121134                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2170026                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       237008                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26132378                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540369                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389238                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20339752     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2871576     10.99%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1085429      4.15%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       515267      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       435199      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       249642      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       220538      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        99135      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       315840      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26132378                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11476335                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14121134                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2092111                       # Number of memory references committed
system.switch_cpus7.commit.loads              1278730                       # Number of loads committed
system.switch_cpus7.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2036350                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12722830                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       290748                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       315840                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42107620                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32986112                       # The number of ROB writes
system.switch_cpus7.timesIdled                 348536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2170896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11476335                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14121134                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11476335                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.501412                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.501412                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399774                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399774                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68567119                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       21201429                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15122344                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3896                       # number of misc regfile writes
system.l2.replacements                          13617                       # number of replacements
system.l2.tagsinuse                      32764.974599                       # Cycle average of tags in use
system.l2.total_refs                          1398999                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46379                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.164493                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           283.970661                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     25.514549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    802.024549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.901613                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    806.034960                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.250380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    811.447511                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.368102                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    557.089464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.234433                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    803.279894                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.453986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1209.736779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.995919                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1214.634902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.657991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    562.077106                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3581.598007                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3538.263727                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3489.425767                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2388.156399                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3493.482141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3335.715416                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3283.525449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2384.134893                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008666                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000779                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024598                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.024763                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000927                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.017001                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000801                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.024514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000899                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.036918                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000885                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.037068                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.017153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.109302                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.107979                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.106489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.072881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.106613                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.101798                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.100205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.072758                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999908                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4497                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4473                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4484                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3396                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5707                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5687                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3401                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   36145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7937                       # number of Writeback hits
system.l2.Writeback_hits::total                  7937                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   108                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4482                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4493                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3414                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5705                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3419                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36253                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4506                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4482                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4493                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3414                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4498                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5725                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5705                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3419                       # number of overall hits
system.l2.overall_hits::total                   36253                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1542                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1551                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1560                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1540                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2447                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2454                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1120                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13611                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1542                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1551                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2447                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1120                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13611                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1542                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1551                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1560                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1124                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1540                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2447                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2454                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1120                       # number of overall misses
system.l2.overall_misses::total                 13611                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5025562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    256196778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4964744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    257739048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4422596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    260328867                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6308433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    187831377                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5249410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    254970015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5630079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    411260774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5985074                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    412003710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6312356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    186115103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2270343926                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5025562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    256196778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4964744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    257739048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4422596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    260328867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6308433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    187831377                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5249410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    254970015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5630079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    411260774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5985074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    412003710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6312356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    186115103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2270343926                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5025562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    256196778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4964744                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    257739048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4422596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    260328867                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6308433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    187831377                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5249410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    254970015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5630079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    411260774                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5985074                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    412003710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6312356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    186115103                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2270343926                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6039                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6024                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         8154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49756                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7937                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7937                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         8172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49864                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         8172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49864                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.257470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.258107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.248673                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.255432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.300098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.301437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.247733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273555                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.254960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257086                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.257723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.247686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.255051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.299437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.300772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.246750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272962                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.254960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257086                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.257723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.247686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.255051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.299437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.300772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.246750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272962                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162114.903226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166145.770428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160153.032258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166176.046422                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152503.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 166877.478846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157710.825000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 167109.766014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 169335.806452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165564.944805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156391.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168067.337148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 166252.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 167890.672372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 161855.282051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 166174.199107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166802.139887                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162114.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166145.770428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160153.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166176.046422                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152503.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 166877.478846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157710.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 167109.766014                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 169335.806452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165564.944805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156391.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168067.337148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 166252.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 167890.672372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 161855.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 166174.199107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166802.139887                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162114.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166145.770428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160153.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166176.046422                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152503.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 166877.478846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157710.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 167109.766014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 169335.806452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165564.944805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156391.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168067.337148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 166252.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 167890.672372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 161855.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 166174.199107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166802.139887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2887                       # number of writebacks
system.l2.writebacks::total                      2887                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1560                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13611                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13611                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3223778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    166364287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3165457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    167370037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2735952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    169441052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3982179                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    122372381                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3444699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    165258685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3532716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    268746928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3889178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    269071642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4039344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    120886403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1477524718                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3223778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    166364287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3165457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    167370037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2735952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    169441052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3982179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    122372381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3444699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    165258685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3532716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    268746928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3889178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    269071642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4039344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    120886403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1477524718                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3223778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    166364287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3165457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    167370037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2735952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    169441052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3982179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    122372381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3444699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    165258685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3532716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    268746928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3889178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    269071642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4039344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    120886403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1477524718                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.258107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.255432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.300098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.301437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.247733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273555                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.254960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.247686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.255051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.299437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.300772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.246750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.254960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.247686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.255051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.299437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.300772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.246750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272962                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103992.838710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107888.642672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102111.516129                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107911.049001                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94343.172414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108616.058974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99554.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 108872.225089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 111119.322581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107310.834416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        98131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109827.105844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 108032.722222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109646.145884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 103572.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107934.288393                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108553.722577                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 103992.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107888.642672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 102111.516129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107911.049001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94343.172414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108616.058974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99554.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108872.225089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 111119.322581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107310.834416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        98131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109827.105844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 108032.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 109646.145884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 103572.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 107934.288393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108553.722577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 103992.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107888.642672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 102111.516129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107911.049001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94343.172414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108616.058974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99554.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108872.225089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 111119.322581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107310.834416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        98131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109827.105844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 108032.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 109646.145884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 103572.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 107934.288393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108553.722577                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.604586                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432249                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1791470.928444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.435246                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169340                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042364                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843220                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885584                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399980                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399980                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399980                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399980                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399980                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399980                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.cpu0.icache.overall_misses::total           40                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6513384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6513384                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6513384                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6513384                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6513384                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6513384                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400020                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400020                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400020                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400020                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162834.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162834.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162834.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162834.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162834.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162834.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5474469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5474469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5474469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5474469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5474469                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5474469                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171077.156250                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 171077.156250                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 171077.156250                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 171077.156250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 171077.156250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 171077.156250                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205579                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35089.717481                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.861787                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.138213                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.722116                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.277884                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073320                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          914                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459746                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459746                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20109                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20154                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20154                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20154                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20154                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2124268595                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2124268595                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3894867                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3894867                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2128163462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2128163462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2128163462                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2128163462                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009606                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009606                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105637.704262                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105637.704262                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86552.600000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86552.600000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105595.090900                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105595.090900                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105595.090900                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105595.090900                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          832                       # number of writebacks
system.cpu0.dcache.writebacks::total              832                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14070                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14106                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14106                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6039                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    568771321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    568771321                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       612852                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       612852                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    569384173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    569384173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    569384173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    569384173                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94183.030469                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94183.030469                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68094.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68094.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94144.208499                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94144.208499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94144.208499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94144.208499                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               552.602995                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001432345                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1791471.100179                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    26.433685                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.169310                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.042362                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843220                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.885582                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1400076                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1400076                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1400076                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1400076                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1400076                       # number of overall hits
system.cpu1.icache.overall_hits::total        1400076                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.cpu1.icache.overall_misses::total           38                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6318989                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6318989                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6318989                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6318989                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6318989                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6318989                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1400114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1400114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1400114                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1400114                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1400114                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1400114                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166289.184211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166289.184211                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166289.184211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166289.184211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166289.184211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166289.184211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5524111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5524111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5524111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5524111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5524111                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5524111                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172628.468750                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172628.468750                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172628.468750                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172628.468750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172628.468750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172628.468750                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6032                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               221204436                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6288                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35178.822519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.429568                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.570432                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.720428                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.279572                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2072520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2072520                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       386086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        386086                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          913                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          913                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          905                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          905                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2458606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2458606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2458606                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2458606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20104                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20149                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20149                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20149                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2126911664                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2126911664                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3964887                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3964887                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2130876551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2130876551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2130876551                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2130876551                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2092624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2092624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       386131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       386131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2478755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2478755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2478755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2478755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009607                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105795.446876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105795.446876                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88108.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88108.600000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105755.945754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105755.945754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105755.945754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105755.945754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          828                       # number of writebacks
system.cpu1.dcache.writebacks::total              828                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14080                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14116                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14116                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6024                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6024                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6033                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6033                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6033                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6033                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    568469974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    568469974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       629753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       629753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    569099727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    569099727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    569099727                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    569099727                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002434                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002434                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94367.525564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94367.525564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69972.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69972.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94331.133267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94331.133267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94331.133267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94331.133267                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               551.536233                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001432259                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1797903.517056                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.482454                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.053779                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.040837                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843035                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883872                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1399990                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1399990                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1399990                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1399990                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1399990                       # number of overall hits
system.cpu2.icache.overall_hits::total        1399990                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5530150                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5530150                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5530150                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5530150                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5530150                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5530150                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1400026                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1400026                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1400026                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1400026                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1400026                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1400026                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153615.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153615.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153615.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153615.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153615.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153615.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4777811                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4777811                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4777811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4777811                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4777811                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4777811                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159260.366667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159260.366667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159260.366667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159260.366667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159260.366667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159260.366667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6053                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221204182                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6309                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35061.686797                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.831516                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.168484                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.721998                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.278002                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2072267                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2072267                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386086                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          912                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          912                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          905                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          905                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2458353                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2458353                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2458353                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2458353                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20181                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20181                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20226                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20226                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20226                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20226                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2138069214                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2138069214                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4006606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4006606                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2142075820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2142075820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2142075820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2142075820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2092448                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2092448                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          905                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2478579                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2478579                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2478579                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2478579                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009645                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009645                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008160                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008160                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008160                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008160                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105944.661513                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105944.661513                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89035.688889                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89035.688889                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105907.041432                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105907.041432                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105907.041432                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105907.041432                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu2.dcache.writebacks::total              847                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14137                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14137                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14173                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14173                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6044                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6044                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6053                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6053                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6053                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6053                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    571220002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    571220002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       606990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       606990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    571826992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    571826992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    571826992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    571826992                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002888                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002888                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002442                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002442                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002442                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002442                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94510.258438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94510.258438                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67443.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67443.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94470.013547                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94470.013547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94470.013547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94470.013547                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.849566                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074537273                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2078408.651838                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.849566                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052644                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813861                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1401736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1401736                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1401736                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1401736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1401736                       # number of overall hits
system.cpu3.icache.overall_hits::total        1401736                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8274623                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8274623                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8274623                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8274623                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8274623                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8274623                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1401787                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1401787                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1401787                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1401787                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1401787                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1401787                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162247.509804                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162247.509804                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162247.509804                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162247.509804                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162247.509804                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162247.509804                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6891866                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6891866                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6891866                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6891866                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6891866                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6891866                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164092.047619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164092.047619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164092.047619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164092.047619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164092.047619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164092.047619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4538                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163967965                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4794                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34202.746141                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.533155                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.466845                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.865364                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.134636                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       963637                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         963637                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       809486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        809486                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2025                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2025                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1948                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1948                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1773123                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1773123                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1773123                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1773123                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          103                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14665                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14665                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14665                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14665                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1669426720                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1669426720                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8858973                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8858973                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1678285693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1678285693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1678285693                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1678285693                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       978199                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       978199                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       809589                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       809589                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1787788                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1787788                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1787788                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1787788                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014887                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014887                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008203                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114642.680950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114642.680950                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86009.446602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86009.446602                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114441.574702                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114441.574702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114441.574702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114441.574702                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu3.dcache.writebacks::total              946                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10042                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10042                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10127                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10127                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10127                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10127                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4520                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4538                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4538                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4538                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4538                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    422764881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    422764881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1225956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1225956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    423990837                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    423990837                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    423990837                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    423990837                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002538                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002538                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93532.053319                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93532.053319                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68108.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68108.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93431.211327                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93431.211327                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93431.211327                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93431.211327                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               553.202301                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001432579                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1791471.518784                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.149766                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.052535                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043509                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843033                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.886542                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1400310                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1400310                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1400310                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1400310                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1400310                       # number of overall hits
system.cpu4.icache.overall_hits::total        1400310                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6771599                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6771599                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6771599                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6771599                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6771599                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6771599                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1400351                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1400351                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1400351                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1400351                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1400351                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1400351                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165160.951220                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165160.951220                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165160.951220                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165160.951220                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165160.951220                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165160.951220                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5671423                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5671423                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5671423                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5671423                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5671423                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5671423                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 177231.968750                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 177231.968750                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 177231.968750                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 177231.968750                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 177231.968750                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 177231.968750                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6038                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               221205413                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6294                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35145.442167                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.226598                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.773402                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.719635                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.280365                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      2072883                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2072883                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       386699                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        386699                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          912                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          912                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          907                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2459582                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2459582                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2459582                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2459582                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20132                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20132                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           43                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20175                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20175                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20175                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20175                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2115789860                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2115789860                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3623939                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3623939                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2119413799                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2119413799                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2119413799                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2119413799                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      2093015                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2093015                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       386742                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       386742                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2479757                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2479757                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2479757                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2479757                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009619                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009619                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000111                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000111                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008136                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008136                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008136                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008136                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105095.860322                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105095.860322                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84277.651163                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84277.651163                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105051.489418                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105051.489418                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105051.489418                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105051.489418                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu4.dcache.writebacks::total              843                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14103                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14103                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           34                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14137                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14137                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14137                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14137                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6029                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6029                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6038                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6038                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6038                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6038                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    567875028                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    567875028                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       584837                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       584837                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    568459865                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    568459865                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    568459865                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    568459865                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002435                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002435                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94190.583513                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94190.583513                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64981.888889                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64981.888889                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94147.046207                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94147.046207                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94147.046207                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94147.046207                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.373022                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080583296                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2050442.686907                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.373022                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.048675                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.833931                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1396819                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1396819                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1396819                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1396819                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1396819                       # number of overall hits
system.cpu5.icache.overall_hits::total        1396819                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7854619                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7854619                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7854619                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7854619                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7854619                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7854619                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1396868                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1396868                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1396868                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1396868                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1396868                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1396868                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160298.346939                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160298.346939                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160298.346939                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160298.346939                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160298.346939                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160298.346939                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6059879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6059879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6059879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6059879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6059879                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6059879                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 163780.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 163780.513514                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 163780.513514                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 163780.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 163780.513514                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 163780.513514                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8172                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178891877                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8428                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21225.899027                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.845764                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.154236                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893929                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106071                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       967928                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         967928                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       800300                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        800300                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2117                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2117                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1866                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1866                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1768228                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1768228                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1768228                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1768228                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20962                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20962                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          107                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        21069                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         21069                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        21069                       # number of overall misses
system.cpu5.dcache.overall_misses::total        21069                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2395305778                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2395305778                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8918287                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8918287                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2404224065                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2404224065                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2404224065                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2404224065                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       988890                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       988890                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       800407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       800407                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1866                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1866                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1789297                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1789297                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1789297                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1789297                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021198                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021198                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011775                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011775                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011775                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011775                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114268.952295                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114268.952295                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83348.476636                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83348.476636                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114111.921069                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114111.921069                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114111.921069                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114111.921069                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1356                       # number of writebacks
system.cpu5.dcache.writebacks::total             1356                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12808                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12808                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12897                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12897                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12897                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12897                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8154                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8154                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8172                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8172                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8172                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8172                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    812299003                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    812299003                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1205791                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1205791                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    813504794                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    813504794                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    813504794                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    813504794                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008246                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008246                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004567                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004567                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004567                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004567                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99619.696223                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99619.696223                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66988.388889                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66988.388889                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99547.821096                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99547.821096                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99547.821096                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99547.821096                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.205420                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080582722                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2050441.597723                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.205420                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048406                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833663                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1396245                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1396245                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1396245                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1396245                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1396245                       # number of overall hits
system.cpu6.icache.overall_hits::total        1396245                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8793275                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8793275                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8793275                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8793275                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8793275                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8793275                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1396296                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1396296                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1396296                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1396296                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1396296                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1396296                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 172417.156863                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 172417.156863                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 172417.156863                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 172417.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 172417.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 172417.156863                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6514739                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6514739                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6514739                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6514739                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6514739                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6514739                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 176074.027027                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 176074.027027                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 176074.027027                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 176074.027027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 176074.027027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 176074.027027                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8159                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178891153                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8415                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21258.604040                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.819116                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.180884                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893825                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106175                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       967333                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         967333                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       800061                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        800061                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2227                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2227                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1866                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1866                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1767394                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1767394                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1767394                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1767394                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20909                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20909                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          108                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21017                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21017                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21017                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21017                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2389427522                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2389427522                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8726259                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8726259                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2398153781                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2398153781                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2398153781                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2398153781                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       988242                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       988242                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       800169                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       800169                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1866                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1866                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1788411                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1788411                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1788411                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1788411                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021158                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021158                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000135                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000135                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011752                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011752                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011752                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011752                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114277.465302                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114277.465302                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80798.694444                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80798.694444                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114105.428034                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114105.428034                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114105.428034                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114105.428034                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1339                       # number of writebacks
system.cpu6.dcache.writebacks::total             1339                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12768                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12768                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           90                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12858                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12858                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12858                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12858                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8141                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8141                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8159                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8159                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8159                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8159                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    812087293                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    812087293                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1173249                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1173249                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    813260542                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    813260542                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    813260542                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    813260542                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008238                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008238                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004562                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004562                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004562                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004562                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99752.769070                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99752.769070                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65180.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65180.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99676.497365                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99676.497365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99676.497365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99676.497365                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               508.346443                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1074537464                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2078409.021277                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.346443                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053440                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.814658                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1401927                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1401927                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1401927                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1401927                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1401927                       # number of overall hits
system.cpu7.icache.overall_hits::total        1401927                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8220270                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8220270                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8220270                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8220270                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8220270                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8220270                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1401977                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1401977                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1401977                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1401977                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1401977                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1401977                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 164405.400000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 164405.400000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 164405.400000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 164405.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 164405.400000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 164405.400000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6957304                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6957304                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6957304                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6957304                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6957304                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6957304                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 165650.095238                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165650.095238                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 165650.095238                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165650.095238                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 165650.095238                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165650.095238                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4539                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163968756                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4795                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34195.778102                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.531345                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.468655                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.865357                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.134643                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       964379                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         964379                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       809548                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        809548                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2012                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2012                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1948                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1948                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1773927                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1773927                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1773927                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1773927                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        14559                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        14559                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          104                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        14663                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         14663                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        14663                       # number of overall misses
system.cpu7.dcache.overall_misses::total        14663                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1665929572                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1665929572                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8906721                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8906721                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1674836293                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1674836293                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1674836293                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1674836293                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       978938                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       978938                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       809652                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       809652                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1788590                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1788590                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1788590                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1788590                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014872                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014872                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008198                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008198                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008198                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008198                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114426.098771                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114426.098771                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85641.548077                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85641.548077                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114221.939098                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114221.939098                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114221.939098                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114221.939098                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu7.dcache.writebacks::total              946                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10038                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10038                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10124                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10124                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10124                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10124                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4521                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4521                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4539                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4539                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4539                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4539                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    421241791                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    421241791                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1201793                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1201793                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    422443584                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    422443584                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    422443584                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    422443584                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004618                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004618                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002538                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002538                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93174.472683                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93174.472683                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66766.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66766.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93069.747521                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93069.747521                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93069.747521                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93069.747521                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
