<?xml version="1.0" encoding="UTF-8"?>
<module id="QM_2_CFG" HW_revision="" XML_version="1" description="">
  <!-- csl_gccp2_cfgregs -->
  <register id="REVISION_REG" offset="0x00000" width="32" description="">
    <bitfield id="scheme" width="2" begin="31" end="30" description="Scheme that this register is compliant with" rwaccess="R" />
    <bitfield id="function" width="12" begin="27" end="16" description="Function" rwaccess="R" />
    <bitfield id="revrtl" width="5" begin="15" end="11" description="RTL revision" rwaccess="R" />
    <bitfield id="revmaj" width="3" begin="10" end="8" description="Major revision" rwaccess="R" />
    <bitfield id="revcustom" width="2" begin="7" end="6" description="Custom revision" rwaccess="R" />
    <bitfield id="revmin" width="6" begin="5" end="0" description="Minor revision" rwaccess="R" />
  </register>
  <register id="QUEUE_DIVERSION_REG" offset="0x00008" width="32" description="">
    <bitfield id="head_tail" width="1" begin="31" end="31" description="Indicates whether queue contents should be merged on to head or tail of destination queue. Clear this field for head and set for tail." rwaccess="W" />
    <bitfield id="dest_qnum" width="14" begin="29" end="16" description="Destination queue number" rwaccess="W" />
    <bitfield id="source_qnum" width="14" begin="13" end="0" description="Source queue number" rwaccess="W" />
  </register>
  <register id="LINKING_RAM_REGION_0_BASE_ADDRESS_REG" offset="0x0000c" width="32" description="">
    <bitfield id="region0_base" width="32" begin="31" end="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory." rwaccess="RW" />
  </register>
  <register id="LINKING_RAM_REGION_0_SIZE_REG" offset="0x00010" width="32" description="">
    <bitfield id="region0_size" width="19" begin="18" end="0" description="This field indicates the number of entries that are contained in the linking RAM region 0" rwaccess="RW" />
  </register>
  <register id="LINKING_RAM_REGION_1_BASE_ADDRESS_REG" offset="0x00014" width="32" description="">
    <bitfield id="region1_base" width="32" begin="31" end="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory." rwaccess="RW" />
  </register>
  <register id="FREE_DESCRIPTOR_STARVE_COUNT_REG" offset="0x00020" width="32" description="(1 of 16, stride 4)">
    <bitfield id="fdbq3_starve_cnt" width="8" begin="31" end="24" description="This field increments each time the Free Descriptor/Buffer Queue \[N mod 4\]==3 is read while it is empty. This field is cleared when read." rwaccess="R" />
    <bitfield id="fdbq2_starve_cnt" width="8" begin="23" end="16" description="This field increments each time the Free Descriptor/Buffer Queue \[N mod 4\]==2 is read while it is empty. This field is cleared when read." rwaccess="R" />
    <bitfield id="fdbq1_starve_cnt" width="8" begin="15" end="8" description="This field increments each time the Free Descriptor/Buffer Queue \[N mod 4\]==1 is read while it is empty. This field is cleared when read." rwaccess="R" />
    <bitfield id="fdbq0_starve_cnt" width="8" begin="7" end="0" description="This field increments each time the Free Descriptor/Buffer Queue \[N mod 4\]==0 is read while it is empty. This field is cleared when read." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
