ModuleName LEA_ROR5
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b2
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 248 ,Y1: 104 ,X2: 768 ,Y2: 104
End
Branches
Branch Left: 304 ,Top: 104
BranchStrList
[4:0]
End
Branch Left: 504 ,Top: 104
BranchStrList
[31:5]
End
End
Wire Name: b1
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 256 ,Y1: 176 ,X2: 768 ,Y2: 176
End
Branches
Branch Left: 304 ,Top: 176
BranchStrList
[31:27]
End
Branch Left: 504 ,Top: 176
BranchStrList
[26:0]
End
End
Wire Name: b3
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 304 ,Y1: 104 ,X2: 304 ,Y2: 176
End
Branches
End
Wire Name: b4
LV: 26
RV: 0
Width: 27
Edges
Edge X1: 504 ,Y1: 104 ,X2: 504 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 248 Top: 104 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 768 Top: 176 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
End
Symbols
End
Texts
End
Links
End
