V 50
K _ DM74LS47
Y 1
D 0 0 110 200
Z 10
i 9
P 1 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 Ain
A 0 170 10 0 2 0 PINTYPE=IN
A 0 170 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 2 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 Bin
A 0 150 10 0 2 0 PINTYPE=IN
A 0 150 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 3 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 Cin
A 0 130 10 0 2 0 PINTYPE=IN
A 0 130 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 4 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 Din
A 0 110 10 0 2 0 PINTYPE=IN
A 0 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 5 110 160 90 160 0 3 0
L 80 160 10 0 2 0 1 0 a
A 90 170 10 0 2 0 PINTYPE=OUT
A 90 170 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 6 110 140 90 140 0 3 0
L 80 140 10 0 2 0 1 0 b
A 90 150 10 0 2 0 PINTYPE=OUT
A 90 150 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 7 110 120 90 120 0 3 0
L 80 120 10 0 2 0 1 0 c
A 90 130 10 0 2 0 PINTYPE=OUT
A 90 130 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 8 110 100 90 100 0 3 0
L 80 100 10 0 2 0 1 0 d
A 90 110 10 0 2 0 PINTYPE=OUT
A 90 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 9 110 80 90 80 0 3 0
L 80 80 10 0 2 0 1 0 e
A 90 90 10 0 2 0 PINTYPE=OUT
A 90 90 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 10 110 60 90 60 0 3 0
L 80 60 10 0 2 0 1 0 f
A 90 70 10 0 2 0 PINTYPE=OUT
A 90 70 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 11 110 40 90 40 0 3 0
L 80 40 10 0 2 0 1 0 g
A 90 50 10 0 2 0 PINTYPE=OUT
A 90 50 10 0 2 0 VHDL_TYPE=STD_LOGIC
U 20 10 10 0 2 3 DEVICE=DM74LS47
U 20 0 10 0 3 0 VHDLFILE=C:/Actel/Libero_v9.1/Designer/bin/7segdecoder/hdl/BCD_7Seg_Decoder.vhd
U 20 -10 10 0 3 0 VHDL=DM74LS47
U 20 -20 10 0 3 0 ACCEL=VANTAGE
U 20 -30 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_ARITH=PACKGE
U 20 -40 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_1164=PACKGE
U 20 -50 10 0 3 0 VHDL_IMPORT_IEEE=LIBRARY
U 20 -60 10 0 3 0 PINORDER=Ain Bin Cin Din a b c d e f g 
b 20 20 90 180
E
