# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:30:04 on Oct 09,2023
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/synthesis/Controller_Dual_SPI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPI_Master_0_8_32
# -- Compiling architecture DEF_ARCH of SPI_Master_0_8_32
# -- Compiling entity SPI_Master_CS_0_8_32_4
# -- Compiling architecture DEF_ARCH of SPI_Master_CS_0_8_32_4
# -- Loading entity SPI_Master_0_8_32
# -- Compiling entity SPI_Master_0_16_16
# -- Compiling architecture DEF_ARCH of SPI_Master_0_16_16
# -- Compiling entity SPI_Master_CS_0_16_16_16
# -- Compiling architecture DEF_ARCH of SPI_Master_CS_0_16_16_16
# -- Loading entity SPI_Master_0_16_16
# -- Compiling entity FIFO
# -- Compiling architecture DEF_ARCH of FIFO
# -- Compiling entity Controller_RHD64
# -- Compiling architecture DEF_ARCH of Controller_RHD64
# -- Loading entity SPI_Master_CS_0_16_16_16
# -- Loading entity FIFO
# -- Compiling entity Controller_Headstage
# -- Compiling architecture DEF_ARCH of Controller_Headstage
# -- Loading entity SPI_Master_CS_0_8_32_4
# -- Loading entity Controller_RHD64
# -- Compiling entity Controller_Dual_SPI
# -- Compiling architecture DEF_ARCH of Controller_Dual_SPI
# -- Loading entity Controller_Headstage
# End time: 10:30:04 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 10:30:04 on Oct 09,2023
# vcom -reportprogress 300 -2008 -explicit -work postsynth C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controller_Dual_SPI_tb
# -- Compiling architecture TB of Controller_Dual_SPI_tb
# -- Loading entity Controller_Dual_SPI
# End time: 10:30:04 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L igloo -L postsynth -t 1ps postsynth.Controller_Dual_SPI_tb 
# Start time: 10:30:04 on Oct 09,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postsynth.controller_dual_spi_tb(tb)
# Loading postsynth.controller_dual_spi(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading igloo.vtables
# Loading igloo.outbuf(vital_act)
# Loading postsynth.controller_headstage(def_arch)
# Loading igloo.dfn1e0(vital_act)
# Loading igloo.dfn1(vital_act)
# Loading igloo.or2(vital_act)
# Loading igloo.or3(vital_act)
# Loading igloo.dfn1e1(vital_act)
# Loading igloo.xor2(vital_act)
# Loading igloo.nor2b(vital_act)
# Loading igloo.dfn1e1c1(vital_act)
# Loading igloo.ax1c(vital_act)
# Loading igloo.nor2(vital_act)
# Loading igloo.nor3c(vital_act)
# Loading igloo.gnd(vital_act)
# Loading postsynth.spi_master_cs_0_8_32_4(def_arch)
# Loading igloo.or2b(vital_act)
# Loading igloo.nor3a(vital_act)
# Loading igloo.mx2b(vital_act)
# Loading igloo.vcc(vital_act)
# Loading igloo.oa1c(vital_act)
# Loading igloo.nor3b(vital_act)
# Loading igloo.ao1a(vital_act)
# Loading igloo.dfn1c1(vital_act)
# Loading igloo.dfn1e1p1(vital_act)
# Loading igloo.inv(vital_act)
# Loading igloo.oa1b(vital_act)
# Loading igloo.oa1a(vital_act)
# Loading igloo.nor3(vital_act)
# Loading igloo.or2a(vital_act)
# Loading igloo.ax1b(vital_act)
# Loading igloo.oa1(vital_act)
# Loading postsynth.spi_master_0_8_32(def_arch)
# Loading igloo.mx2(vital_act)
# Loading igloo.ao1(vital_act)
# Loading igloo.dfn1e0p1(vital_act)
# Loading igloo.mx2c(vital_act)
# Loading igloo.dfn1p1(vital_act)
# Loading igloo.nor2a(vital_act)
# Loading igloo.ax1a(vital_act)
# Loading igloo.ao1d(vital_act)
# Loading igloo.xai1(vital_act)
# Loading igloo.dfn1e0c1(vital_act)
# Loading igloo.xnor2(vital_act)
# Loading igloo.ax1d(vital_act)
# Loading igloo.xo1(vital_act)
# Loading igloo.aoi1(vital_act)
# Loading igloo.ax1(vital_act)
# Loading igloo.xo1a(vital_act)
# Loading igloo.or3a(vital_act)
# Loading igloo.or3c(vital_act)
# Loading postsynth.controller_rhd64(def_arch)
# Loading postsynth.spi_master_cs_0_16_16_16(def_arch)
# Loading igloo.xa1c(vital_act)
# Loading igloo.oai1(vital_act)
# Loading igloo.and2(vital_act)
# Loading igloo.mx2a(vital_act)
# Loading postsynth.spi_master_0_16_16(def_arch)
# Loading igloo.or3b(vital_act)
# Loading igloo.xa1a(vital_act)
# Loading postsynth.fifo(def_arch)
# Loading igloo.nand2a(vital_act)
# Loading igloo.fifo4k18(vital_act)
# Loading igloo.nand2(vital_act)
# Loading igloo.dfi1c1(vital_act)
# Loading igloo.clkbuf(vital_act)
# Loading igloo.inbuf(vital_act)
# Loading igloo.buff(vital_act)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: david  Hostname: DESKTOP-I7V5QPQ  ProcessID: 4532
#           Attempting to use alternate WLF file "./wlft6heyi5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6heyi5
# ** Warning: WEN signal is unknown.
#    Time: 99090 ps  Iteration: 1  Instance: /controller_dual_spi_tb/UUT/Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK[0]\
# ** Warning: WEN signal is unknown.
#    Time: 99090 ps  Iteration: 1  Instance: /controller_dual_spi_tb/UUT/Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK[1]\
# End time: 10:30:36 on Oct 09,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 4
