Timing Analyzer report for bus
Mon Feb 28 20:05:42 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; bus                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.8%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   2.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 153.52 MHz ; 153.52 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -5.514 ; -3102.589          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.328 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1065.695                        ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.514 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.432      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.422 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.340      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.409 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.116     ; 6.291      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.407 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.288      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.383 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; clock        ; clock       ; 1.000        ; -0.117     ; 6.264      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.366 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.365 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.283      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.271      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.343 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.080     ; 6.261      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
; -5.341 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.081     ; 6.258      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 1.096      ; 1.610      ;
; 0.343 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]                                                           ; clock        ; clock       ; 0.000        ; 1.094      ; 1.623      ;
; 0.375 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                           ; clock        ; clock       ; 0.000        ; 1.094      ; 1.655      ;
; 0.394 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                                                           ; clock        ; clock       ; 0.000        ; 1.094      ; 1.674      ;
; 0.401 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                                                    ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 166.53 MHz ; 166.53 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -5.005 ; -2772.008         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.321 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1065.695                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -5.005 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.933      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.929 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.857      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.106     ; 5.776      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.883 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.104     ; 5.778      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.861 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; clock        ; clock       ; 1.000        ; -0.105     ; 5.755      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.857 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.073     ; 5.783      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.852 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.071     ; 5.780      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.847 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.074     ; 5.772      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.843 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; clock        ; clock       ; 1.000        ; -0.072     ; 5.770      ;
; -4.842 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.072     ; 5.769      ;
; -4.842 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.072     ; 5.769      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 0.995      ; 1.487      ;
; 0.336 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]                                                           ; clock        ; clock       ; 0.000        ; 0.994      ; 1.501      ;
; 0.348 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                           ; clock        ; clock       ; 0.000        ; 0.994      ; 1.513      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                                                    ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_DATA_OUT                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                     ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -2.078 ; -1075.880         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.136 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -886.114                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.078 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.999      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.072 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.994      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[21] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[22] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[24] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[28] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[29] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.070 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.016      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[9]  ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.069 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count2[4] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; clock        ; clock       ; 1.000        ; -0.065     ; 2.991      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.068 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.013      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.008      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.062 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.007      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[4]  ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[6]  ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[7]  ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[8]  ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[11] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[12] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[13] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[14] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[15] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[16] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[18] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.059 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[19] ; clock        ; clock       ; 1.000        ; -0.043     ; 3.003      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[17] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[31] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[23] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[20] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[26] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[25] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[27] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.056 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[10] ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[30] ; clock        ; clock       ; 1.000        ; -0.041     ; 3.002      ;
; -2.055 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[3]  ; clock        ; clock       ; 1.000        ; -0.041     ; 3.001      ;
; -2.055 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[0]  ; clock        ; clock       ; 1.000        ; -0.041     ; 3.001      ;
; -2.055 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[1]  ; clock        ; clock       ; 1.000        ; -0.041     ; 3.001      ;
; -2.055 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[2]  ; clock        ; clock       ; 1.000        ; -0.041     ; 3.001      ;
; -2.055 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|count[5]  ; clock        ; clock       ; 1.000        ; -0.041     ; 3.001      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[7]                                                           ; clock        ; clock       ; 0.000        ; 0.523      ; 0.743      ;
; 0.145 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 0.522      ; 0.751      ;
; 0.146 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                           ; clock        ; clock       ; 0.000        ; 0.523      ; 0.753      ;
; 0.159 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_data_out[3]                                                           ; clock        ; clock       ; 0.000        ; 0.523      ; 0.766      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_state.1101                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_idle                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TRANSMIT           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0]                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3]                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_sel_done                                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|slave_addr_state.00                                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE                                 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1|arbiter_state.000                                                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_send_sig                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.U_WAIT                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; bridge_module:OUTPUT_BRIDGE|bridge:BRIDGE|u_state.UART_ACK_OUT                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[4]                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[1]                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0]                                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                   ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|m_instruction[1]                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6]                              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; increment_module:INCREMENT|increment:inc1|inc_state.DATA_SEND                                                     ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; increment_module:INCREMENT|increment:inc1|inc_state.DISPLAY_AND_INCREMENT                                         ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; increment_module:INCREMENT|increment:inc1|inc_state.00                                                            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; increment_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RECIEVE              ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[1]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; increment_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|addr_counter[2]                      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                 ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA      ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARBITOR             ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; bridge_module:INPUT_BRIDGE|bridge:BRIDGE|u_data_out[2]                                                            ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6]                                           ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7]                                           ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[3]                                           ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[2]                                           ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.514    ; 0.136 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -5.514    ; 0.136 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3102.589 ; 0.0   ; 0.0      ; 0.0     ; -1065.695           ;
;  clock           ; -3102.589 ; 0.000 ; N/A      ; N/A     ; -1065.695           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; scaled_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bi_uart_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bo_uart_tx      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1_pin[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2_pin[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_switch             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button1_raw             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch_array[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bi_uart_rx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bo_uart_rx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; scaled_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bi_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bo_uart_tx      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display1_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display1_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display1_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display2_pin[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display2_pin[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display2_pin[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80624    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 80624    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 916   ; 916  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; bi_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1_raw     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; bi_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scaled_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; bi_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1_raw     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switch_array[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; bi_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bo_uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2_pin[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scaled_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Feb 28 20:05:40 2022
Info: Command: quartus_sta bus -c bus
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.514           -3102.589 clock 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1065.695 clock 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.005           -2772.008 clock 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1065.695 clock 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.078           -1075.880 clock 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -886.114 clock 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Mon Feb 28 20:05:42 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


