// Seed: 2889110313
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  type_6 id_2 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_0),
      .id_3(1'b0),
      .id_4(1)
  );
  logic id_3;
  logic id_4;
  logic id_5 = id_4;
endmodule
