{"vcs1":{"timestamp_begin":1746701395.217638170, "rt":7.20, "ut":6.87, "st":0.26}}
{"vcselab":{"timestamp_begin":1746701402.500650276, "rt":0.31, "ut":0.19, "st":0.11}}
{"link":{"timestamp_begin":1746701402.870314280, "rt":0.29, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746701394.896121858}
{"VCS_COMP_START_TIME": 1746701394.896121858}
{"VCS_COMP_END_TIME": 1746701403.233184959}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379376}}
{"vcselab": {"peak_mem": 174916}}
