# Reading pref.tcl
# do subtractor_8bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/subtractor_8bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:41 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/subtractor_8bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity subtractor_8bits
# -- Compiling architecture subtractor_8bits of subtractor_8bits
# End time: 08:59:41 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/subtractor_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:42 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/subtractor_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity subtractor_1bit
# -- Compiling architecture subtractor_1bit of subtractor_1bit
# End time: 08:59:42 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/simulation/modelsim/subtractor_8bits.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:42 on Feb 12,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/subtractor_portMap/simulation/modelsim/subtractor_8bits.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity subtractor_8bits_vhd_tst
# -- Compiling architecture subtractor_8bits_arch of subtractor_8bits_vhd_tst
# End time: 08:59:42 on Feb 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  subtractor_8bits
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" subtractor_8bits 
# Start time: 08:59:42 on Feb 12,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.subtractor_8bits(subtractor_8bits)
# Loading work.subtractor_1bit(subtractor_1bit)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
run
force -freeze sim:/subtractor_8bits/input1 0000000 0
# Value length (7) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 0000000 0.
# 
force -freeze sim:/subtractor_8bits/input2 0000000 0
# Value length (7) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 0000000 0.
# 
force -freeze sim:/subtractor_8bits/carryIn 0000000 0
# Value length (7) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: 0000000 0.
# 
run
run
run
run
run
run
run
run
run
# End time: 09:06:29 on Feb 12,2021, Elapsed time: 0:06:47
# Errors: 0, Warnings: 0
