#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  2 10:35:30 2022
# Process ID: 10804
# Current directory: D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1
# Command line: vivado.exe -log design_1_axis_broadcaster_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_broadcaster_0_0.tcl
# Log file: D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/design_1_axis_broadcaster_0_0.vds
# Journal file: D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1\vivado.jou
# Running On: MagusReborn, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 17045 MB
#-----------------------------------------------------------
source design_1_axis_broadcaster_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/School/sysFPGAlab/radio_periph_lab/ip_repo/simpleFIFO_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/School/sysFPGAlab/ip_repo/simpleFIFO_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/School/sysFPGAlab/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Tonle:user:simpleFIFO:1.0'. The one found in IP location 'd:/School/sysFPGAlab/SimpleFifo/simpleFIFO_1.0' will take precedence over the same IP in location d:/School/sysFPGAlab/radio_periph_lab/ip_repo/simpleFIFO
Command: synth_design -top design_1_axis_broadcaster_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_broadcaster_0_0' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_axis_broadcaster_0_0' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_24_core' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/d3c7/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (1#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (2#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_24_core' (3#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/d3c7/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_axis_broadcaster_0_0' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_axis_broadcaster_0_0' (4#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_axis_broadcaster_0_0' [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_axis_broadcaster_0_0' (5#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_axis_broadcaster_0_0' (6#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_broadcaster_0_0' (7#1) [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tuser_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[63] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[62] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[61] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[60] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[59] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[58] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[57] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[56] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[55] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[54] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[53] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[52] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[51] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[50] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[49] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[48] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[47] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[46] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[45] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[44] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[43] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[42] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[41] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[40] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[39] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[38] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[37] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[36] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[35] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[34] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[33] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[32] in module tdata_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module axis_broadcaster_v1_1_24_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module axis_broadcaster_v1_1_24_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module top_design_1_axis_broadcaster_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1250.000 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce2bcaad
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1259.863 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/design_1_axis_broadcaster_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_broadcaster_0_0, cache-ID = a853deec5d12b1fc
INFO: [Common 17-1381] The checkpoint 'D:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/design_1_axis_broadcaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_broadcaster_0_0_utilization_synth.rpt -pb design_1_axis_broadcaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  2 10:36:09 2022...
