# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Documents/input_for_vivado/2022-12-29-15-36-52_loop4_2_ofuil/main_parcs.vhd" \

# Do not sort compile order
nosort
