

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Sat Feb  4 14:03:43 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ai_hls
* Solution:       solution_ai (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1949|     1949|  19.490 us|  19.490 us|  1950|  1950|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      102|      102|         4|          1|          1|   100|       yes|
        |- col             |     1728|     1728|        54|          -|          -|    32|        no|
        | + prod           |       51|       51|         3|          1|          1|    50|       yes|
        |- loop1           |       34|       34|         4|          1|          1|    32|       yes|
        |- col             |       22|       22|         8|          1|          1|    16|       yes|
        |- loop1           |       18|       18|         4|          1|          1|    16|       yes|
        |- col             |        5|        5|         4|          1|          1|     3|       yes|
        |- loop1           |        3|        3|         1|          1|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 8
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 7
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 8, States = { 33 34 35 36 37 38 39 40 }
  Pipeline-4 : II = 1, D = 4, States = { 42 43 44 45 }
  Pipeline-5 : II = 1, D = 4, States = { 55 56 57 58 }
  Pipeline-6 : II = 1, D = 1, States = { 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 12 
8 --> 9 
9 --> 11 10 
10 --> 8 
11 --> 7 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 41 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 
41 --> 42 
42 --> 46 43 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 59 56 
56 --> 57 
57 --> 58 
58 --> 55 
59 --> 60 
60 --> 61 60 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 63 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%fp_input_img_V = alloca i64 1" [matmul.cpp:130]   --->   Operation 66 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [matmul.cpp:133]   --->   Operation 67 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [matmul.cpp:134]   --->   Operation 68 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 69 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.35ns)   --->   "%store_ln586 = store i32 256, i7 %fp_input_img_V_addr"   --->   Operation 70 'store' 'store_ln586' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%br_ln5 = br void" [matmul.cpp:5]   --->   Operation 71 'br' 'br_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln5, void %.split41_ifconv, i7 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [matmul.cpp:5]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.89ns)   --->   "%add_ln5 = add i7 %i, i7 1" [matmul.cpp:5]   --->   Operation 73 'add' 'add_ln5' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.86ns)   --->   "%icmp_ln5 = icmp_eq  i7 %i, i7 100" [matmul.cpp:5]   --->   Operation 75 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split41_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [matmul.cpp:5]   --->   Operation 77 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [matmul.cpp:5]   --->   Operation 78 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [matmul.cpp:6]   --->   Operation 79 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:6]   --->   Operation 80 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 81 [1/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:6]   --->   Operation 81 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [matmul.cpp:6]   --->   Operation 82 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 83 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 84 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 84 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 85 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 86 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 87 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 88 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 89 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 90 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 91 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 92 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matmul.cpp:5]   --->   Operation 93 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 94 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_9"   --->   Operation 95 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 96 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_8)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 97 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 98 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 99 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 100 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 101 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 102 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 103 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 104 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 105 'partselect' 'tmp_21' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_21, i7 0"   --->   Operation 106 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 107 'zext' 'zext_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 108 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 109 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 110 'bitselect' 'tmp_72' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_72, i32 4294967295, i32 0"   --->   Operation 111 'select' 'select_ln588' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 112 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 113 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 114 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 115 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 116 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 117 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 118 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 119 'and' 'and_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 120 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 121 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 122 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 123 'select' 'select_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 124 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 125 'select' 'select_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 126 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 127 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 128 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 129 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%input_V_addr_2 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [matmul.cpp:6]   --->   Operation 130 'getelementptr' 'input_V_addr_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.35ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i7 %input_V_addr_2" [matmul.cpp:6]   --->   Operation 131 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 133 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i5 %temp_output_0_V_addr"   --->   Operation 134 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 135 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output2_0_V_addr"   --->   Operation 136 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 137 [1/1] (0.48ns)   --->   "%br_ln21 = br void" [matmul.cpp:21]   --->   Operation 137 'br' 'br_ln21' <Predicate = true> <Delay = 0.48>

State 7 <SV = 3> <Delay = 0.88>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln21, void, i6 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [matmul.cpp:21]   --->   Operation 138 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln21 = add i6 %j, i6 1" [matmul.cpp:21]   --->   Operation 139 'add' 'add_ln21' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.87ns)   --->   "%icmp_ln21 = icmp_eq  i6 %j, i6 32" [matmul.cpp:21]   --->   Operation 140 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 141 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split39, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader" [matmul.cpp:21]   --->   Operation 142 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %j" [matmul.cpp:21]   --->   Operation 143 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i6 %j" [matmul.cpp:21]   --->   Operation 144 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matmul.cpp:21]   --->   Operation 145 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [matmul.cpp:25]   --->   Operation 146 'br' 'br_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_7 : Operation 147 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit"   --->   Operation 147 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.48>

State 8 <SV = 4> <Delay = 1.35>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i7 0, void %.split39" [matmul.cpp:25]   --->   Operation 148 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.86ns)   --->   "%icmp_ln25 = icmp_ult  i7 %k, i7 100" [matmul.cpp:25]   --->   Operation 149 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [matmul.cpp:25]   --->   Operation 150 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.89ns)   --->   "%add_ln25 = add i7 %k, i7 2" [matmul.cpp:25]   --->   Operation 151 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%k_cast75 = zext i7 %k" [matmul.cpp:25]   --->   Operation 152 'zext' 'k_cast75' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %k, i32 1, i32 6"   --->   Operation 153 'partselect' 'tmp_20' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_20, i6 %j"   --->   Operation 154 'bitconcatenate' 'tmp_22' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %tmp_22"   --->   Operation 155 'zext' 'zext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i9 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 156 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_cast75"   --->   Operation 157 'getelementptr' 'input_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (1.35ns)   --->   "%r_V = load i7 %input_V_addr"   --->   Operation 158 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 159 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i12 %weights_layer1_weights_V_addr"   --->   Operation 159 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 3200> <ROM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln25 = or i7 %k, i7 1" [matmul.cpp:25]   --->   Operation 160 'or' 'or_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %or_ln25" [matmul.cpp:23]   --->   Operation 161 'zext' 'zext_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %zext_ln23"   --->   Operation 162 'getelementptr' 'input_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (1.35ns)   --->   "%r_V_1 = load i7 %input_V_addr_1"   --->   Operation 163 'load' 'r_V_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 5> <Delay = 5.23>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%sum_V_2 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 0, void %.split39"   --->   Operation 164 'phi' 'sum_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 166 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (1.35ns)   --->   "%r_V = load i7 %input_V_addr"   --->   Operation 167 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i32 %r_V"   --->   Operation 168 'sext' 'sext_ln1192_16' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i12 %weights_layer1_weights_V_addr"   --->   Operation 169 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 3200> <ROM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i9 %weights_layer1_weights_V_load"   --->   Operation 170 'sext' 'sext_ln1192_17' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_17, i40 %sext_ln1192_16"   --->   Operation 171 'mul' 'mul_ln1192' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %or_ln25, i5 0"   --->   Operation 172 'bitconcatenate' 'tmp_23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.96ns)   --->   "%add_ln1118 = add i12 %tmp_23, i12 %zext_ln21_1"   --->   Operation 173 'add' 'add_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i12 %add_ln1118"   --->   Operation 174 'zext' 'zext_ln1118_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i9 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 175 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 176 [1/2] (1.35ns)   --->   "%r_V_1 = load i7 %input_V_addr_1"   --->   Operation 176 'load' 'r_V_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 177 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i12 %weights_layer1_weights_V_addr_1"   --->   Operation 177 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 3200> <ROM>

State 10 <SV = 6> <Delay = 6.46>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matmul.cpp:23]   --->   Operation 178 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_2, i8 0"   --->   Operation 179 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_1, i40 %mul_ln1192"   --->   Operation 180 'add' 'ret_V' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i32 %r_V_1"   --->   Operation 181 'sext' 'sext_ln1192_18' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 182 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i12 %weights_layer1_weights_V_addr_1"   --->   Operation 182 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 3200> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i9 %weights_layer1_weights_V_load_1"   --->   Operation 183 'sext' 'sext_ln1192_19' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (3.88ns)   --->   "%mul_ln1192_1 = mul i40 %sext_ln1192_19, i40 %sext_ln1192_18"   --->   Operation 184 'mul' 'mul_ln1192_1' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 185 'partselect' 'tmp_24' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 186 'bitconcatenate' 'lhs_2' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (1.23ns)   --->   "%ret_V_1 = add i40 %lhs_2, i40 %mul_ln1192_1"   --->   Operation 187 'add' 'ret_V_1' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 188 'partselect' 'sum_V' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 189 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_33 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21" [matmul.cpp:29]   --->   Operation 190 'getelementptr' 'temp_output_0_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_2, i5 %temp_output_0_V_addr_33" [matmul.cpp:29]   --->   Operation 191 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.35>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln77, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i6 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader" [matmul.cpp:77]   --->   Operation 193 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %i_1, i6 1" [matmul.cpp:77]   --->   Operation 194 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 195 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %i_1, i6 32" [matmul.cpp:77]   --->   Operation 196 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 197 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split36, void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [matmul.cpp:77]   --->   Operation 198 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%i_1_cast = zext i6 %i_1" [matmul.cpp:77]   --->   Operation 199 'zext' 'i_1_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast"   --->   Operation 200 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 201 [2/2] (1.35ns)   --->   "%p_Val2_1 = load i5 %temp_output_0_V_addr_1"   --->   Operation 201 'load' 'p_Val2_1' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 7.27>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matmul.cpp:77]   --->   Operation 203 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/2] (1.35ns)   --->   "%p_Val2_1 = load i5 %temp_output_0_V_addr_1"   --->   Operation 204 'load' 'p_Val2_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 205 [1/1] (1.11ns)   --->   "%icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0"   --->   Operation 205 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 206 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 207 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_1"   --->   Operation 208 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.52ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i32 %tmp_V, i32 %p_Val2_1"   --->   Operation 209 'select' 'tmp_V_4' <Predicate = (!icmp_ln885)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0"   --->   Operation 210 'partselect' 'p_Result_11' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_11, i1 1"   --->   Operation 211 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 212 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 213 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 214 'partselect' 'tmp_74' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_74, i31 0"   --->   Operation 215 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 216 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 217 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 218 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 219 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 220 'shl' 'shl_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 221 'or' 'or_ln899_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_4, i32 %or_ln899_2"   --->   Operation 222 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 223 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 224 'bitselect' 'tmp_75' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_75, i1 1"   --->   Operation 225 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index"   --->   Operation 226 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 227 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_12"   --->   Operation 228 'select' 'select_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 229 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_1 = and i1 %p_Result_12, i1 %xor_ln899"   --->   Operation 230 'and' 'and_ln899_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 231 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1"   --->   Operation 232 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 233 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 6.60>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_4"   --->   Operation 234 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 235 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 236 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 237 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 238 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 239 'select' 'm_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 240 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln911"   --->   Operation 241 'add' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 242 'partselect' 'm_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_8"   --->   Operation 243 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 244 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 245 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 246 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 247 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 247 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln915"   --->   Operation 248 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_s, i32 52, i32 63"   --->   Operation 249 'partset' 'p_Result_13' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_13"   --->   Operation 250 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52"   --->   Operation 251 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 252 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0"   --->   Operation 253 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [2/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 254 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.29>
ST_15 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 255 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 256 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp"   --->   Operation 257 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [matmul.cpp:79]   --->   Operation 258 'br' 'br_ln79' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (1.35ns)   --->   "%store_ln80 = store i32 0, i5 %temp_output_0_V_addr_1" [matmul.cpp:80]   --->   Operation 259 'store' 'store_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [matmul.cpp:80]   --->   Operation 260 'br' 'br_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.35>
ST_16 : Operation 261 [2/2] (1.35ns)   --->   "%temp_output_0_V_load = load i5 %temp_output_0_V_addr"   --->   Operation 261 'load' 'temp_output_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 1"   --->   Operation 262 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_1 = load i5 %temp_output_0_V_addr_2"   --->   Operation 263 'load' 'temp_output_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 1.35>
ST_17 : Operation 264 [1/2] (1.35ns)   --->   "%temp_output_0_V_load = load i5 %temp_output_0_V_addr"   --->   Operation 264 'load' 'temp_output_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 265 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_1 = load i5 %temp_output_0_V_addr_2"   --->   Operation 265 'load' 'temp_output_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 2"   --->   Operation 266 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_2 = load i5 %temp_output_0_V_addr_3"   --->   Operation 267 'load' 'temp_output_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_4 = getelementptr i32 %temp_output_0_V, i64 0, i64 3"   --->   Operation 268 'getelementptr' 'temp_output_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_3 = load i5 %temp_output_0_V_addr_4"   --->   Operation 269 'load' 'temp_output_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.35>
ST_18 : Operation 270 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_2 = load i5 %temp_output_0_V_addr_3"   --->   Operation 270 'load' 'temp_output_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 271 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_3 = load i5 %temp_output_0_V_addr_4"   --->   Operation 271 'load' 'temp_output_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_5 = getelementptr i32 %temp_output_0_V, i64 0, i64 4"   --->   Operation 272 'getelementptr' 'temp_output_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_4 = load i5 %temp_output_0_V_addr_5"   --->   Operation 273 'load' 'temp_output_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_6 = getelementptr i32 %temp_output_0_V, i64 0, i64 5"   --->   Operation 274 'getelementptr' 'temp_output_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_5 = load i5 %temp_output_0_V_addr_6"   --->   Operation 275 'load' 'temp_output_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 8> <Delay = 1.35>
ST_19 : Operation 276 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_4 = load i5 %temp_output_0_V_addr_5"   --->   Operation 276 'load' 'temp_output_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 277 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_5 = load i5 %temp_output_0_V_addr_6"   --->   Operation 277 'load' 'temp_output_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_7 = getelementptr i32 %temp_output_0_V, i64 0, i64 6"   --->   Operation 278 'getelementptr' 'temp_output_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_6 = load i5 %temp_output_0_V_addr_7"   --->   Operation 279 'load' 'temp_output_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_8 = getelementptr i32 %temp_output_0_V, i64 0, i64 7"   --->   Operation 280 'getelementptr' 'temp_output_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_7 = load i5 %temp_output_0_V_addr_8"   --->   Operation 281 'load' 'temp_output_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 9> <Delay = 1.35>
ST_20 : Operation 282 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_6 = load i5 %temp_output_0_V_addr_7"   --->   Operation 282 'load' 'temp_output_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 283 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_7 = load i5 %temp_output_0_V_addr_8"   --->   Operation 283 'load' 'temp_output_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_9 = getelementptr i32 %temp_output_0_V, i64 0, i64 8"   --->   Operation 284 'getelementptr' 'temp_output_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_8 = load i5 %temp_output_0_V_addr_9"   --->   Operation 285 'load' 'temp_output_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_10 = getelementptr i32 %temp_output_0_V, i64 0, i64 9"   --->   Operation 286 'getelementptr' 'temp_output_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_9 = load i5 %temp_output_0_V_addr_10"   --->   Operation 287 'load' 'temp_output_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 10> <Delay = 1.35>
ST_21 : Operation 288 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_8 = load i5 %temp_output_0_V_addr_9"   --->   Operation 288 'load' 'temp_output_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 289 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_9 = load i5 %temp_output_0_V_addr_10"   --->   Operation 289 'load' 'temp_output_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_11 = getelementptr i32 %temp_output_0_V, i64 0, i64 10"   --->   Operation 290 'getelementptr' 'temp_output_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_10 = load i5 %temp_output_0_V_addr_11"   --->   Operation 291 'load' 'temp_output_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_12 = getelementptr i32 %temp_output_0_V, i64 0, i64 11"   --->   Operation 292 'getelementptr' 'temp_output_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_11 = load i5 %temp_output_0_V_addr_12"   --->   Operation 293 'load' 'temp_output_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 11> <Delay = 1.35>
ST_22 : Operation 294 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_10 = load i5 %temp_output_0_V_addr_11"   --->   Operation 294 'load' 'temp_output_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 295 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_11 = load i5 %temp_output_0_V_addr_12"   --->   Operation 295 'load' 'temp_output_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_13 = getelementptr i32 %temp_output_0_V, i64 0, i64 12"   --->   Operation 296 'getelementptr' 'temp_output_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_12 = load i5 %temp_output_0_V_addr_13"   --->   Operation 297 'load' 'temp_output_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_14 = getelementptr i32 %temp_output_0_V, i64 0, i64 13"   --->   Operation 298 'getelementptr' 'temp_output_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_13 = load i5 %temp_output_0_V_addr_14"   --->   Operation 299 'load' 'temp_output_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 12> <Delay = 1.35>
ST_23 : Operation 300 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_12 = load i5 %temp_output_0_V_addr_13"   --->   Operation 300 'load' 'temp_output_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 301 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_13 = load i5 %temp_output_0_V_addr_14"   --->   Operation 301 'load' 'temp_output_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_15 = getelementptr i32 %temp_output_0_V, i64 0, i64 14"   --->   Operation 302 'getelementptr' 'temp_output_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_14 = load i5 %temp_output_0_V_addr_15"   --->   Operation 303 'load' 'temp_output_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_16 = getelementptr i32 %temp_output_0_V, i64 0, i64 15"   --->   Operation 304 'getelementptr' 'temp_output_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_15 = load i5 %temp_output_0_V_addr_16"   --->   Operation 305 'load' 'temp_output_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 13> <Delay = 1.35>
ST_24 : Operation 306 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_14 = load i5 %temp_output_0_V_addr_15"   --->   Operation 306 'load' 'temp_output_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 307 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_15 = load i5 %temp_output_0_V_addr_16"   --->   Operation 307 'load' 'temp_output_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_17 = getelementptr i32 %temp_output_0_V, i64 0, i64 16"   --->   Operation 308 'getelementptr' 'temp_output_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_16 = load i5 %temp_output_0_V_addr_17"   --->   Operation 309 'load' 'temp_output_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_18 = getelementptr i32 %temp_output_0_V, i64 0, i64 17"   --->   Operation 310 'getelementptr' 'temp_output_0_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_17 = load i5 %temp_output_0_V_addr_18"   --->   Operation 311 'load' 'temp_output_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 14> <Delay = 1.35>
ST_25 : Operation 312 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_16 = load i5 %temp_output_0_V_addr_17"   --->   Operation 312 'load' 'temp_output_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 313 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_17 = load i5 %temp_output_0_V_addr_18"   --->   Operation 313 'load' 'temp_output_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_19 = getelementptr i32 %temp_output_0_V, i64 0, i64 18"   --->   Operation 314 'getelementptr' 'temp_output_0_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_18 = load i5 %temp_output_0_V_addr_19"   --->   Operation 315 'load' 'temp_output_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_20 = getelementptr i32 %temp_output_0_V, i64 0, i64 19"   --->   Operation 316 'getelementptr' 'temp_output_0_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_19 = load i5 %temp_output_0_V_addr_20"   --->   Operation 317 'load' 'temp_output_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 15> <Delay = 1.35>
ST_26 : Operation 318 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_18 = load i5 %temp_output_0_V_addr_19"   --->   Operation 318 'load' 'temp_output_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 319 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_19 = load i5 %temp_output_0_V_addr_20"   --->   Operation 319 'load' 'temp_output_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_21 = getelementptr i32 %temp_output_0_V, i64 0, i64 20"   --->   Operation 320 'getelementptr' 'temp_output_0_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_20 = load i5 %temp_output_0_V_addr_21"   --->   Operation 321 'load' 'temp_output_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_22 = getelementptr i32 %temp_output_0_V, i64 0, i64 21"   --->   Operation 322 'getelementptr' 'temp_output_0_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_21 = load i5 %temp_output_0_V_addr_22"   --->   Operation 323 'load' 'temp_output_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 16> <Delay = 1.35>
ST_27 : Operation 324 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_20 = load i5 %temp_output_0_V_addr_21"   --->   Operation 324 'load' 'temp_output_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 325 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_21 = load i5 %temp_output_0_V_addr_22"   --->   Operation 325 'load' 'temp_output_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 326 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_23 = getelementptr i32 %temp_output_0_V, i64 0, i64 22"   --->   Operation 326 'getelementptr' 'temp_output_0_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 327 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_22 = load i5 %temp_output_0_V_addr_23"   --->   Operation 327 'load' 'temp_output_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_24 = getelementptr i32 %temp_output_0_V, i64 0, i64 23"   --->   Operation 328 'getelementptr' 'temp_output_0_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 329 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_23 = load i5 %temp_output_0_V_addr_24"   --->   Operation 329 'load' 'temp_output_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 17> <Delay = 1.35>
ST_28 : Operation 330 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_22 = load i5 %temp_output_0_V_addr_23"   --->   Operation 330 'load' 'temp_output_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 331 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_23 = load i5 %temp_output_0_V_addr_24"   --->   Operation 331 'load' 'temp_output_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_25 = getelementptr i32 %temp_output_0_V, i64 0, i64 24"   --->   Operation 332 'getelementptr' 'temp_output_0_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 333 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_24 = load i5 %temp_output_0_V_addr_25"   --->   Operation 333 'load' 'temp_output_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_26 = getelementptr i32 %temp_output_0_V, i64 0, i64 25"   --->   Operation 334 'getelementptr' 'temp_output_0_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 335 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_25 = load i5 %temp_output_0_V_addr_26"   --->   Operation 335 'load' 'temp_output_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 18> <Delay = 1.35>
ST_29 : Operation 336 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_24 = load i5 %temp_output_0_V_addr_25"   --->   Operation 336 'load' 'temp_output_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 337 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_25 = load i5 %temp_output_0_V_addr_26"   --->   Operation 337 'load' 'temp_output_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_27 = getelementptr i32 %temp_output_0_V, i64 0, i64 26"   --->   Operation 338 'getelementptr' 'temp_output_0_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 339 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_26 = load i5 %temp_output_0_V_addr_27"   --->   Operation 339 'load' 'temp_output_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_28 = getelementptr i32 %temp_output_0_V, i64 0, i64 27"   --->   Operation 340 'getelementptr' 'temp_output_0_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 341 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_27 = load i5 %temp_output_0_V_addr_28"   --->   Operation 341 'load' 'temp_output_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 19> <Delay = 1.35>
ST_30 : Operation 342 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_26 = load i5 %temp_output_0_V_addr_27"   --->   Operation 342 'load' 'temp_output_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 343 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_27 = load i5 %temp_output_0_V_addr_28"   --->   Operation 343 'load' 'temp_output_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_29 = getelementptr i32 %temp_output_0_V, i64 0, i64 28"   --->   Operation 344 'getelementptr' 'temp_output_0_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 345 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_28 = load i5 %temp_output_0_V_addr_29"   --->   Operation 345 'load' 'temp_output_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_30 = getelementptr i32 %temp_output_0_V, i64 0, i64 29"   --->   Operation 346 'getelementptr' 'temp_output_0_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 347 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_29 = load i5 %temp_output_0_V_addr_30"   --->   Operation 347 'load' 'temp_output_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 20> <Delay = 1.35>
ST_31 : Operation 348 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_28 = load i5 %temp_output_0_V_addr_29"   --->   Operation 348 'load' 'temp_output_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 349 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_29 = load i5 %temp_output_0_V_addr_30"   --->   Operation 349 'load' 'temp_output_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_31 = getelementptr i32 %temp_output_0_V, i64 0, i64 30"   --->   Operation 350 'getelementptr' 'temp_output_0_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 351 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_30 = load i5 %temp_output_0_V_addr_31"   --->   Operation 351 'load' 'temp_output_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_32 = getelementptr i32 %temp_output_0_V, i64 0, i64 31"   --->   Operation 352 'getelementptr' 'temp_output_0_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 353 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_31 = load i5 %temp_output_0_V_addr_32"   --->   Operation 353 'load' 'temp_output_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 21> <Delay = 1.35>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %temp_output_0_V_load"   --->   Operation 354 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %temp_output_0_V_load_1"   --->   Operation 355 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %temp_output_0_V_load_2"   --->   Operation 356 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %temp_output_0_V_load_3"   --->   Operation 357 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %temp_output_0_V_load_4"   --->   Operation 358 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %temp_output_0_V_load_5"   --->   Operation 359 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %temp_output_0_V_load_6"   --->   Operation 360 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %temp_output_0_V_load_7"   --->   Operation 361 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %temp_output_0_V_load_8"   --->   Operation 362 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %temp_output_0_V_load_9"   --->   Operation 363 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %temp_output_0_V_load_10"   --->   Operation 364 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %temp_output_0_V_load_11"   --->   Operation 365 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %temp_output_0_V_load_12"   --->   Operation 366 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i32 %temp_output_0_V_load_13"   --->   Operation 367 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %temp_output_0_V_load_14"   --->   Operation 368 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i32 %temp_output_0_V_load_15"   --->   Operation 369 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i32 %temp_output_0_V_load_16"   --->   Operation 370 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i32 %temp_output_0_V_load_17"   --->   Operation 371 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i32 %temp_output_0_V_load_18"   --->   Operation 372 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i32 %temp_output_0_V_load_19"   --->   Operation 373 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %temp_output_0_V_load_20"   --->   Operation 374 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %temp_output_0_V_load_21"   --->   Operation 375 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i32 %temp_output_0_V_load_22"   --->   Operation 376 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %temp_output_0_V_load_23"   --->   Operation 377 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %temp_output_0_V_load_24"   --->   Operation 378 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i32 %temp_output_0_V_load_25"   --->   Operation 379 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %temp_output_0_V_load_26"   --->   Operation 380 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %temp_output_0_V_load_27"   --->   Operation 381 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %temp_output_0_V_load_28"   --->   Operation 382 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i32 %temp_output_0_V_load_29"   --->   Operation 383 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_30 = load i5 %temp_output_0_V_addr_31"   --->   Operation 384 'load' 'temp_output_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %temp_output_0_V_load_30"   --->   Operation 385 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_31 = load i5 %temp_output_0_V_addr_32"   --->   Operation 386 'load' 'temp_output_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i32 %temp_output_0_V_load_31"   --->   Operation 387 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 388 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 33 <SV = 22> <Delay = 0.87>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %add_ln40, void %.split34, i5 0, void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [matmul.cpp:40]   --->   Operation 389 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 390 [1/1] (0.87ns)   --->   "%add_ln40 = add i5 %j_1, i5 1" [matmul.cpp:40]   --->   Operation 390 'add' 'add_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 391 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 391 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 392 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i5 %j_1, i5 16" [matmul.cpp:40]   --->   Operation 392 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 393 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 393 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split34, void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [matmul.cpp:40]   --->   Operation 394 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 395 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %j_1" [matmul.cpp:40]   --->   Operation 395 'zext' 'j_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 396 [1/1] (0.00ns)   --->   "%layer2_weights_V_0_addr = getelementptr i9 %layer2_weights_V_0, i64 0, i64 %j_1_cast"   --->   Operation 396 'getelementptr' 'layer2_weights_V_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 397 [2/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr"   --->   Operation 397 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_33 : Operation 398 [1/1] (0.00ns)   --->   "%layer2_weights_V_1_addr = getelementptr i8 %layer2_weights_V_1, i64 0, i64 %j_1_cast"   --->   Operation 398 'getelementptr' 'layer2_weights_V_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 399 [2/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr"   --->   Operation 399 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%layer2_weights_V_2_addr = getelementptr i10 %layer2_weights_V_2, i64 0, i64 %j_1_cast"   --->   Operation 400 'getelementptr' 'layer2_weights_V_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 401 [2/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr"   --->   Operation 401 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%layer2_weights_V_3_addr = getelementptr i8 %layer2_weights_V_3, i64 0, i64 %j_1_cast"   --->   Operation 402 'getelementptr' 'layer2_weights_V_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 403 [2/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr"   --->   Operation 403 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_33 : Operation 404 [1/1] (0.00ns)   --->   "%layer2_weights_V_4_addr = getelementptr i8 %layer2_weights_V_4, i64 0, i64 %j_1_cast"   --->   Operation 404 'getelementptr' 'layer2_weights_V_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 405 [2/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr"   --->   Operation 405 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%layer2_weights_V_5_addr = getelementptr i8 %layer2_weights_V_5, i64 0, i64 %j_1_cast"   --->   Operation 406 'getelementptr' 'layer2_weights_V_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 407 [2/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr"   --->   Operation 407 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 34 <SV = 23> <Delay = 7.13>
ST_34 : Operation 408 [1/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr"   --->   Operation 408 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_34 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i9 %layer2_weights_V_0_load"   --->   Operation 409 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 410 [1/1] (3.88ns)   --->   "%mul_ln708 = mul i40 %sext_ln708_1, i40 %sext_ln708"   --->   Operation 410 'mul' 'mul_ln708' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 411 [1/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr"   --->   Operation 411 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %layer2_weights_V_1_load"   --->   Operation 412 'sext' 'sext_ln1118' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (3.88ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1116"   --->   Operation 413 'mul' 'mul_ln703' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708, i32 8, i32 39"   --->   Operation 414 'partselect' 'tmp_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0"   --->   Operation 415 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (1.23ns)   --->   "%add_ln1192 = add i40 %shl_ln, i40 %mul_ln703"   --->   Operation 416 'add' 'add_ln1192' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 417 [1/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr"   --->   Operation 417 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i10 %layer2_weights_V_2_load"   --->   Operation 418 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 419 [1/1] (3.88ns)   --->   "%mul_ln1192_2 = mul i40 %sext_ln1192_20, i40 %sext_ln1192"   --->   Operation 419 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39"   --->   Operation 420 'partselect' 'tmp_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0"   --->   Operation 421 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 422 [1/1] (1.23ns)   --->   "%add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln1192_2"   --->   Operation 422 'add' 'add_ln1192_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 423 [1/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr"   --->   Operation 423 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %layer2_weights_V_3_load"   --->   Operation 424 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 425 [1/1] (3.88ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_1, i40 %sext_ln1116_1"   --->   Operation 425 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39"   --->   Operation 426 'partselect' 'tmp_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 427 [1/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr"   --->   Operation 427 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %layer2_weights_V_4_load"   --->   Operation 428 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (3.88ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_2, i40 %sext_ln1116_2"   --->   Operation 429 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 430 [1/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr"   --->   Operation 430 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %layer2_weights_V_5_load"   --->   Operation 431 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (3.88ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_3, i40 %sext_ln1116_3"   --->   Operation 432 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%layer2_weights_V_6_addr = getelementptr i8 %layer2_weights_V_6, i64 0, i64 %j_1_cast"   --->   Operation 433 'getelementptr' 'layer2_weights_V_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 434 [2/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr"   --->   Operation 434 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%layer2_weights_V_7_addr = getelementptr i10 %layer2_weights_V_7, i64 0, i64 %j_1_cast"   --->   Operation 435 'getelementptr' 'layer2_weights_V_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 436 [2/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr"   --->   Operation 436 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%layer2_weights_V_8_addr = getelementptr i9 %layer2_weights_V_8, i64 0, i64 %j_1_cast"   --->   Operation 437 'getelementptr' 'layer2_weights_V_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 438 [2/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr"   --->   Operation 438 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_34 : Operation 439 [1/1] (0.00ns)   --->   "%layer2_weights_V_9_addr = getelementptr i10 %layer2_weights_V_9, i64 0, i64 %j_1_cast"   --->   Operation 439 'getelementptr' 'layer2_weights_V_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 440 [2/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr"   --->   Operation 440 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%layer2_weights_V_10_addr = getelementptr i9 %layer2_weights_V_10, i64 0, i64 %j_1_cast"   --->   Operation 441 'getelementptr' 'layer2_weights_V_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 442 [2/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr"   --->   Operation 442 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 35 <SV = 24> <Delay = 7.13>
ST_35 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 443 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 444 [1/1] (1.23ns)   --->   "%add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_1"   --->   Operation 444 'add' 'add_ln1192_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39"   --->   Operation 445 'partselect' 'tmp_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0"   --->   Operation 446 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (1.23ns)   --->   "%add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln703_2"   --->   Operation 447 'add' 'add_ln1192_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39"   --->   Operation 448 'partselect' 'tmp_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0"   --->   Operation 449 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (1.23ns)   --->   "%add_ln1192_4 = add i40 %shl_ln728_4, i40 %mul_ln703_3"   --->   Operation 450 'add' 'add_ln1192_4' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [1/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr"   --->   Operation 451 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %layer2_weights_V_6_load"   --->   Operation 452 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 453 [1/1] (3.88ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_4, i40 %sext_ln1116_4"   --->   Operation 453 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39"   --->   Operation 454 'partselect' 'tmp_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 455 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 456 [1/1] (1.23ns)   --->   "%add_ln1192_5 = add i40 %shl_ln728_5, i40 %mul_ln703_4"   --->   Operation 456 'add' 'add_ln1192_5' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 457 [1/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr"   --->   Operation 457 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_35 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i10 %layer2_weights_V_7_load"   --->   Operation 458 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 459 [1/1] (3.88ns)   --->   "%mul_ln1192_3 = mul i40 %sext_ln1192_21, i40 %sext_ln1192_1"   --->   Operation 459 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39"   --->   Operation 460 'partselect' 'tmp_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0"   --->   Operation 461 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 462 [1/1] (1.23ns)   --->   "%add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln1192_3"   --->   Operation 462 'add' 'add_ln1192_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 463 [1/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr"   --->   Operation 463 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_35 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i9 %layer2_weights_V_8_load"   --->   Operation 464 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 465 [1/1] (3.88ns)   --->   "%mul_ln1192_4 = mul i40 %sext_ln1192_22, i40 %sext_ln1192_2"   --->   Operation 465 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39"   --->   Operation 466 'partselect' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 467 [1/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr"   --->   Operation 467 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_35 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i10 %layer2_weights_V_9_load"   --->   Operation 468 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 469 [1/1] (3.88ns)   --->   "%mul_ln1192_5 = mul i40 %sext_ln1192_23, i40 %sext_ln1192_3"   --->   Operation 469 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 470 [1/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr"   --->   Operation 470 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_35 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i9 %layer2_weights_V_10_load"   --->   Operation 471 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 472 [1/1] (3.88ns)   --->   "%mul_ln1192_6 = mul i40 %sext_ln1192_24, i40 %sext_ln1192_4"   --->   Operation 472 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 473 [1/1] (0.00ns)   --->   "%layer2_weights_V_11_addr = getelementptr i8 %layer2_weights_V_11, i64 0, i64 %j_1_cast"   --->   Operation 473 'getelementptr' 'layer2_weights_V_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 474 [2/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr"   --->   Operation 474 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 475 [1/1] (0.00ns)   --->   "%layer2_weights_V_12_addr = getelementptr i8 %layer2_weights_V_12, i64 0, i64 %j_1_cast"   --->   Operation 475 'getelementptr' 'layer2_weights_V_12_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 476 [2/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr"   --->   Operation 476 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 477 [1/1] (0.00ns)   --->   "%layer2_weights_V_13_addr = getelementptr i9 %layer2_weights_V_13, i64 0, i64 %j_1_cast"   --->   Operation 477 'getelementptr' 'layer2_weights_V_13_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 478 [2/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr"   --->   Operation 478 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_35 : Operation 479 [1/1] (0.00ns)   --->   "%layer2_weights_V_14_addr = getelementptr i8 %layer2_weights_V_14, i64 0, i64 %j_1_cast"   --->   Operation 479 'getelementptr' 'layer2_weights_V_14_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 480 [2/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr"   --->   Operation 480 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 481 [1/1] (0.00ns)   --->   "%layer2_weights_V_15_addr = getelementptr i9 %layer2_weights_V_15, i64 0, i64 %j_1_cast"   --->   Operation 481 'getelementptr' 'layer2_weights_V_15_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_35 : Operation 482 [2/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr"   --->   Operation 482 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 36 <SV = 25> <Delay = 7.13>
ST_36 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0"   --->   Operation 483 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 484 [1/1] (1.23ns)   --->   "%add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln1192_4"   --->   Operation 484 'add' 'add_ln1192_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39"   --->   Operation 485 'partselect' 'tmp_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 486 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 487 [1/1] (1.23ns)   --->   "%add_ln1192_8 = add i40 %shl_ln728_8, i40 %mul_ln1192_5"   --->   Operation 487 'add' 'add_ln1192_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39"   --->   Operation 488 'partselect' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0"   --->   Operation 489 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 490 [1/1] (1.23ns)   --->   "%add_ln1192_9 = add i40 %shl_ln728_9, i40 %mul_ln1192_6"   --->   Operation 490 'add' 'add_ln1192_9' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 491 [1/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr"   --->   Operation 491 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_36 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %layer2_weights_V_11_load"   --->   Operation 492 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 493 [1/1] (3.88ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_5"   --->   Operation 493 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39"   --->   Operation 494 'partselect' 'tmp_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 495 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0"   --->   Operation 495 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 496 [1/1] (1.23ns)   --->   "%add_ln1192_10 = add i40 %shl_ln728_s, i40 %mul_ln703_5"   --->   Operation 496 'add' 'add_ln1192_10' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 497 [1/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr"   --->   Operation 497 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_36 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %layer2_weights_V_12_load"   --->   Operation 498 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 499 [1/1] (3.88ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_6"   --->   Operation 499 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39"   --->   Operation 500 'partselect' 'tmp_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 501 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 501 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 502 [1/1] (1.23ns)   --->   "%add_ln1192_11 = add i40 %shl_ln728_10, i40 %mul_ln703_6"   --->   Operation 502 'add' 'add_ln1192_11' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 503 [1/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr"   --->   Operation 503 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i9 %layer2_weights_V_13_load"   --->   Operation 504 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 505 [1/1] (3.88ns)   --->   "%mul_ln1192_7 = mul i40 %sext_ln1192_25, i40 %sext_ln1192_5"   --->   Operation 505 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39"   --->   Operation 506 'partselect' 'tmp_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 507 [1/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr"   --->   Operation 507 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_36 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %layer2_weights_V_14_load"   --->   Operation 508 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 509 [1/1] (3.88ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_7"   --->   Operation 509 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 510 [1/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr"   --->   Operation 510 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i9 %layer2_weights_V_15_load"   --->   Operation 511 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 512 [1/1] (3.88ns)   --->   "%mul_ln1192_8 = mul i40 %sext_ln1192_26, i40 %sext_ln1192_6"   --->   Operation 512 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%layer2_weights_V_16_addr = getelementptr i9 %layer2_weights_V_16, i64 0, i64 %j_1_cast"   --->   Operation 513 'getelementptr' 'layer2_weights_V_16_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 514 [2/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr"   --->   Operation 514 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 515 [1/1] (0.00ns)   --->   "%layer2_weights_V_17_addr = getelementptr i9 %layer2_weights_V_17, i64 0, i64 %j_1_cast"   --->   Operation 515 'getelementptr' 'layer2_weights_V_17_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 516 [2/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr"   --->   Operation 516 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 517 [1/1] (0.00ns)   --->   "%layer2_weights_V_18_addr = getelementptr i9 %layer2_weights_V_18, i64 0, i64 %j_1_cast"   --->   Operation 517 'getelementptr' 'layer2_weights_V_18_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 518 [2/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr"   --->   Operation 518 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 519 [1/1] (0.00ns)   --->   "%layer2_weights_V_19_addr = getelementptr i9 %layer2_weights_V_19, i64 0, i64 %j_1_cast"   --->   Operation 519 'getelementptr' 'layer2_weights_V_19_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 520 [2/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr"   --->   Operation 520 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_36 : Operation 521 [1/1] (0.00ns)   --->   "%layer2_weights_V_20_addr = getelementptr i8 %layer2_weights_V_20, i64 0, i64 %j_1_cast"   --->   Operation 521 'getelementptr' 'layer2_weights_V_20_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_36 : Operation 522 [2/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr"   --->   Operation 522 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 37 <SV = 26> <Delay = 7.13>
ST_37 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0"   --->   Operation 523 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 524 [1/1] (1.23ns)   --->   "%add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln1192_7"   --->   Operation 524 'add' 'add_ln1192_12' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39"   --->   Operation 525 'partselect' 'tmp_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0"   --->   Operation 526 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 527 [1/1] (1.23ns)   --->   "%add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln703_7"   --->   Operation 527 'add' 'add_ln1192_13' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39"   --->   Operation 528 'partselect' 'tmp_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 529 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 530 [1/1] (1.23ns)   --->   "%add_ln1192_14 = add i40 %shl_ln728_13, i40 %mul_ln1192_8"   --->   Operation 530 'add' 'add_ln1192_14' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 531 [1/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr"   --->   Operation 531 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i9 %layer2_weights_V_16_load"   --->   Operation 532 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 533 [1/1] (3.88ns)   --->   "%mul_ln1192_9 = mul i40 %sext_ln1192_27, i40 %sext_ln1192_7"   --->   Operation 533 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39"   --->   Operation 534 'partselect' 'tmp_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0"   --->   Operation 535 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 536 [1/1] (1.23ns)   --->   "%add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln1192_9"   --->   Operation 536 'add' 'add_ln1192_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 537 [1/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr"   --->   Operation 537 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i9 %layer2_weights_V_17_load"   --->   Operation 538 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 539 [1/1] (3.88ns)   --->   "%mul_ln1192_10 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_8"   --->   Operation 539 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39"   --->   Operation 540 'partselect' 'tmp_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0"   --->   Operation 541 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 542 [1/1] (1.23ns)   --->   "%add_ln1192_16 = add i40 %shl_ln728_15, i40 %mul_ln1192_10"   --->   Operation 542 'add' 'add_ln1192_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 543 [1/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr"   --->   Operation 543 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i9 %layer2_weights_V_18_load"   --->   Operation 544 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 545 [1/1] (3.88ns)   --->   "%mul_ln1192_11 = mul i40 %sext_ln1192_29, i40 %sext_ln1192_9"   --->   Operation 545 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39"   --->   Operation 546 'partselect' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 547 [1/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr"   --->   Operation 547 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i9 %layer2_weights_V_19_load"   --->   Operation 548 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 549 [1/1] (3.88ns)   --->   "%mul_ln1192_12 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_10"   --->   Operation 549 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 550 [1/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr"   --->   Operation 550 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_37 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %layer2_weights_V_20_load"   --->   Operation 551 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 552 [1/1] (3.88ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_8"   --->   Operation 552 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 553 [1/1] (0.00ns)   --->   "%layer2_weights_V_21_addr = getelementptr i8 %layer2_weights_V_21, i64 0, i64 %j_1_cast"   --->   Operation 553 'getelementptr' 'layer2_weights_V_21_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 554 [2/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr"   --->   Operation 554 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_37 : Operation 555 [1/1] (0.00ns)   --->   "%layer2_weights_V_22_addr = getelementptr i9 %layer2_weights_V_22, i64 0, i64 %j_1_cast"   --->   Operation 555 'getelementptr' 'layer2_weights_V_22_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 556 [2/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr"   --->   Operation 556 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 557 [1/1] (0.00ns)   --->   "%layer2_weights_V_23_addr = getelementptr i8 %layer2_weights_V_23, i64 0, i64 %j_1_cast"   --->   Operation 557 'getelementptr' 'layer2_weights_V_23_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 558 [2/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr"   --->   Operation 558 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_37 : Operation 559 [1/1] (0.00ns)   --->   "%layer2_weights_V_24_addr = getelementptr i9 %layer2_weights_V_24, i64 0, i64 %j_1_cast"   --->   Operation 559 'getelementptr' 'layer2_weights_V_24_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 560 [2/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr"   --->   Operation 560 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_37 : Operation 561 [1/1] (0.00ns)   --->   "%layer2_weights_V_25_addr = getelementptr i9 %layer2_weights_V_25, i64 0, i64 %j_1_cast"   --->   Operation 561 'getelementptr' 'layer2_weights_V_25_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 562 [2/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr"   --->   Operation 562 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 38 <SV = 27> <Delay = 7.13>
ST_38 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 563 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 564 [1/1] (1.23ns)   --->   "%add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln1192_11"   --->   Operation 564 'add' 'add_ln1192_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39"   --->   Operation 565 'partselect' 'tmp_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0"   --->   Operation 566 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 567 [1/1] (1.23ns)   --->   "%add_ln1192_18 = add i40 %shl_ln728_17, i40 %mul_ln1192_12"   --->   Operation 567 'add' 'add_ln1192_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39"   --->   Operation 568 'partselect' 'tmp_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0"   --->   Operation 569 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 570 [1/1] (1.23ns)   --->   "%add_ln1192_19 = add i40 %shl_ln728_18, i40 %mul_ln703_8"   --->   Operation 570 'add' 'add_ln1192_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 571 [1/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr"   --->   Operation 571 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_38 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %layer2_weights_V_21_load"   --->   Operation 572 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 573 [1/1] (3.88ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_9, i40 %sext_ln1116_9"   --->   Operation 573 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39"   --->   Operation 574 'partselect' 'tmp_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 575 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 576 [1/1] (1.23ns)   --->   "%add_ln1192_20 = add i40 %shl_ln728_19, i40 %mul_ln703_9"   --->   Operation 576 'add' 'add_ln1192_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 577 [1/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr"   --->   Operation 577 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_38 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i9 %layer2_weights_V_22_load"   --->   Operation 578 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 579 [1/1] (3.88ns)   --->   "%mul_ln1192_13 = mul i40 %sext_ln1192_31, i40 %sext_ln1192_11"   --->   Operation 579 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39"   --->   Operation 580 'partselect' 'tmp_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0"   --->   Operation 581 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 582 [1/1] (1.23ns)   --->   "%add_ln1192_21 = add i40 %shl_ln728_20, i40 %mul_ln1192_13"   --->   Operation 582 'add' 'add_ln1192_21' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 583 [1/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr"   --->   Operation 583 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_38 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %layer2_weights_V_23_load"   --->   Operation 584 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 585 [1/1] (3.88ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_10"   --->   Operation 585 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39"   --->   Operation 586 'partselect' 'tmp_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 587 [1/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr"   --->   Operation 587 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i9 %layer2_weights_V_24_load"   --->   Operation 588 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (3.88ns)   --->   "%mul_ln1192_14 = mul i40 %sext_ln1192_32, i40 %sext_ln1192_12"   --->   Operation 589 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 590 [1/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr"   --->   Operation 590 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_38 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i9 %layer2_weights_V_25_load"   --->   Operation 591 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 592 [1/1] (3.88ns)   --->   "%mul_ln1192_15 = mul i40 %sext_ln1192_33, i40 %sext_ln1192_13"   --->   Operation 592 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 593 [1/1] (0.00ns)   --->   "%layer2_weights_V_26_addr = getelementptr i8 %layer2_weights_V_26, i64 0, i64 %j_1_cast"   --->   Operation 593 'getelementptr' 'layer2_weights_V_26_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 594 [2/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr"   --->   Operation 594 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "%layer2_weights_V_27_addr = getelementptr i8 %layer2_weights_V_27, i64 0, i64 %j_1_cast"   --->   Operation 595 'getelementptr' 'layer2_weights_V_27_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 596 [2/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr"   --->   Operation 596 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_38 : Operation 597 [1/1] (0.00ns)   --->   "%layer2_weights_V_28_addr = getelementptr i8 %layer2_weights_V_28, i64 0, i64 %j_1_cast"   --->   Operation 597 'getelementptr' 'layer2_weights_V_28_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 598 [2/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr"   --->   Operation 598 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_38 : Operation 599 [1/1] (0.00ns)   --->   "%layer2_weights_V_29_addr = getelementptr i9 %layer2_weights_V_29, i64 0, i64 %j_1_cast"   --->   Operation 599 'getelementptr' 'layer2_weights_V_29_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 600 [2/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr"   --->   Operation 600 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_38 : Operation 601 [1/1] (0.00ns)   --->   "%layer2_weights_V_30_addr = getelementptr i8 %layer2_weights_V_30, i64 0, i64 %j_1_cast"   --->   Operation 601 'getelementptr' 'layer2_weights_V_30_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_38 : Operation 602 [2/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr"   --->   Operation 602 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 39 <SV = 28> <Delay = 7.13>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0"   --->   Operation 603 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (1.23ns)   --->   "%add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_10"   --->   Operation 604 'add' 'add_ln1192_22' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39"   --->   Operation 605 'partselect' 'tmp_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 606 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 607 [1/1] (1.23ns)   --->   "%add_ln1192_23 = add i40 %shl_ln728_22, i40 %mul_ln1192_14"   --->   Operation 607 'add' 'add_ln1192_23' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39"   --->   Operation 608 'partselect' 'tmp_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0"   --->   Operation 609 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 610 [1/1] (1.23ns)   --->   "%add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln1192_15"   --->   Operation 610 'add' 'add_ln1192_24' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 611 [1/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr"   --->   Operation 611 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_39 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %layer2_weights_V_26_load"   --->   Operation 612 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 613 [1/1] (3.88ns)   --->   "%mul_ln703_11 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_11"   --->   Operation 613 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39"   --->   Operation 614 'partselect' 'tmp_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0"   --->   Operation 615 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 616 [1/1] (1.23ns)   --->   "%add_ln1192_25 = add i40 %shl_ln728_24, i40 %mul_ln703_11"   --->   Operation 616 'add' 'add_ln1192_25' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 617 [1/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr"   --->   Operation 617 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_39 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %layer2_weights_V_27_load"   --->   Operation 618 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 619 [1/1] (3.88ns)   --->   "%mul_ln703_12 = mul i40 %sext_ln1118_12, i40 %sext_ln1116_12"   --->   Operation 619 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39"   --->   Operation 620 'partselect' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 621 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 621 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 622 [1/1] (1.23ns)   --->   "%add_ln1192_26 = add i40 %shl_ln728_25, i40 %mul_ln703_12"   --->   Operation 622 'add' 'add_ln1192_26' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 623 [1/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr"   --->   Operation 623 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %layer2_weights_V_28_load"   --->   Operation 624 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 625 [1/1] (3.88ns)   --->   "%mul_ln703_13 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_13"   --->   Operation 625 'mul' 'mul_ln703_13' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39"   --->   Operation 626 'partselect' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 627 [1/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr"   --->   Operation 627 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_39 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i9 %layer2_weights_V_29_load"   --->   Operation 628 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 629 [1/1] (3.88ns)   --->   "%mul_ln1192_16 = mul i40 %sext_ln1192_34, i40 %sext_ln1192_14"   --->   Operation 629 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 630 [1/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr"   --->   Operation 630 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_39 : Operation 631 [1/1] (0.00ns)   --->   "%layer2_weights_V_31_addr = getelementptr i9 %layer2_weights_V_31, i64 0, i64 %j_1_cast"   --->   Operation 631 'getelementptr' 'layer2_weights_V_31_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_39 : Operation 632 [2/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr"   --->   Operation 632 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>

State 40 <SV = 29> <Delay = 7.13>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matmul.cpp:40]   --->   Operation 633 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0"   --->   Operation 634 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 635 [1/1] (1.23ns)   --->   "%add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln703_13"   --->   Operation 635 'add' 'add_ln1192_27' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39"   --->   Operation 636 'partselect' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0"   --->   Operation 637 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 638 [1/1] (1.23ns)   --->   "%add_ln1192_28 = add i40 %shl_ln728_27, i40 %mul_ln1192_16"   --->   Operation 638 'add' 'add_ln1192_28' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i8 %layer2_weights_V_30_load"   --->   Operation 639 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 640 [1/1] (3.88ns)   --->   "%mul_ln703_14 = mul i40 %sext_ln1118_14, i40 %sext_ln1116_14"   --->   Operation 640 'mul' 'mul_ln703_14' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39"   --->   Operation 641 'partselect' 'tmp_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 642 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 643 [1/1] (1.23ns)   --->   "%add_ln1192_29 = add i40 %shl_ln728_28, i40 %mul_ln703_14"   --->   Operation 643 'add' 'add_ln1192_29' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 644 [1/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr"   --->   Operation 644 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_40 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i9 %layer2_weights_V_31_load"   --->   Operation 645 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 646 [1/1] (3.88ns)   --->   "%mul_ln1192_17 = mul i40 %sext_ln1192_35, i40 %sext_ln1192_15"   --->   Operation 646 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39"   --->   Operation 647 'partselect' 'tmp_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0"   --->   Operation 648 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 649 [1/1] (1.23ns)   --->   "%add_ln1192_30 = add i40 %shl_ln728_29, i40 %mul_ln1192_17"   --->   Operation 649 'add' 'add_ln1192_30' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39"   --->   Operation 650 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 651 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %j_1_cast" [matmul.cpp:48]   --->   Operation 651 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 652 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %trunc_ln708_s, i4 %temp_output2_0_V_addr_1" [matmul.cpp:48]   --->   Operation 652 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 653 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 41 <SV = 23> <Delay = 0.48>
ST_41 : Operation 654 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 654 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 42 <SV = 24> <Delay = 0.87>
ST_42 : Operation 655 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, i5 0, void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [matmul.cpp:92]   --->   Operation 655 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 656 [1/1] (0.87ns)   --->   "%add_ln92 = add i5 %i_2, i5 1" [matmul.cpp:92]   --->   Operation 656 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 657 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 657 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 658 [1/1] (0.87ns)   --->   "%icmp_ln92 = icmp_eq  i5 %i_2, i5 16" [matmul.cpp:92]   --->   Operation 658 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 659 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 659 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split31, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [matmul.cpp:92]   --->   Operation 660 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 661 [1/1] (0.00ns)   --->   "%i_2_cast = zext i5 %i_2" [matmul.cpp:92]   --->   Operation 661 'zext' 'i_2_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 662 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast"   --->   Operation 662 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 663 [2/2] (0.79ns)   --->   "%p_Val2_4 = load i4 %temp_output2_0_V_addr_2"   --->   Operation 663 'load' 'p_Val2_4' <Predicate = (!icmp_ln92)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 664 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 6.70>
ST_43 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matmul.cpp:92]   --->   Operation 665 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 666 [1/2] (0.79ns)   --->   "%p_Val2_4 = load i4 %temp_output2_0_V_addr_2"   --->   Operation 666 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 667 [1/1] (1.11ns)   --->   "%icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0"   --->   Operation 667 'icmp' 'icmp_ln885_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_1, void %_ifconv38, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread"   --->   Operation 668 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 669 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31"   --->   Operation 669 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 670 [1/1] (1.20ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_4"   --->   Operation 670 'sub' 'tmp_V_2' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 671 [1/1] (0.52ns)   --->   "%tmp_V_5 = select i1 %p_Result_14, i32 %tmp_V_2, i32 %p_Val2_4"   --->   Operation 671 'select' 'tmp_V_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0"   --->   Operation 672 'partselect' 'p_Result_15' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 673 'cttz' 'l_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 674 [1/1] (1.20ns)   --->   "%sub_ln894_1 = sub i32 32, i32 %l_1"   --->   Operation 674 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 675 [1/1] (1.20ns)   --->   "%lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243"   --->   Operation 675 'add' 'lsb_index_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 676 'partselect' 'tmp_78' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 677 [1/1] (1.09ns)   --->   "%icmp_ln896_1 = icmp_sgt  i31 %tmp_78, i31 0"   --->   Operation 677 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1"   --->   Operation 678 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 679 [1/1] (0.88ns)   --->   "%sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1"   --->   Operation 679 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%zext_ln897_1 = zext i6 %sub_ln897_1"   --->   Operation 680 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1"   --->   Operation 681 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%shl_ln899_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 682 'shl' 'shl_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1"   --->   Operation 683 'or' 'or_ln899' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%and_ln899_2 = and i32 %tmp_V_5, i32 %or_ln899"   --->   Operation 684 'and' 'and_ln899_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 685 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0"   --->   Operation 685 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 686 'bitselect' 'tmp_79' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%xor_ln899_1 = xor i1 %tmp_79, i1 1"   --->   Operation 687 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 688 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1"   --->   Operation 688 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_43 : Operation 689 [1/1] (1.11ns)   --->   "%icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 689 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_16"   --->   Operation 690 'select' 'select_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 691 [1/1] (1.20ns)   --->   "%add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242"   --->   Operation 691 'add' 'add_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%and_ln899_3 = and i1 %p_Result_16, i1 %xor_ln899_1"   --->   Operation 692 'and' 'and_ln899_3' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 693 [1/1] (1.20ns)   --->   "%sub_ln909_1 = sub i32 54, i32 %sub_ln894_1"   --->   Operation 693 'sub' 'sub_ln909_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 694 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3"   --->   Operation 694 'select' 'select_ln908_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1"   --->   Operation 695 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 44 <SV = 26> <Delay = 6.60>
ST_44 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i32 %tmp_V_5"   --->   Operation 696 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln908_1 = zext i32 %add_ln908_1"   --->   Operation 697 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_44 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1"   --->   Operation 698 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln909_1 = zext i32 %sub_ln909_1"   --->   Operation 699 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_44 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1"   --->   Operation 700 'shl' 'shl_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1"   --->   Operation 701 'select' 'm_4' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln911_1 = zext i1 %select_ln908_2"   --->   Operation 702 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 703 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln911_1"   --->   Operation 703 'add' 'm_5' <Predicate = (!icmp_ln885_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 704 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 704 'partselect' 'm' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %m"   --->   Operation 705 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 706 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 707 [1/1] (0.45ns)   --->   "%select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 707 'select' 'select_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1"   --->   Operation 708 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 709 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1"   --->   Operation 709 'add' 'add_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915_1"   --->   Operation 710 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 711 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_1, i32 52, i32 63"   --->   Operation 711 'partset' 'p_Result_17' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln734_1 = bitcast i64 %p_Result_17"   --->   Operation 712 'bitcast' 'bitcast_ln734_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_5, i32 1, i32 52"   --->   Operation 713 'partselect' 'trunc_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_44 : Operation 714 [1/1] (0.85ns)   --->   "%icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047"   --->   Operation 714 'icmp' 'icmp_ln1506_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 715 [1/1] (1.34ns)   --->   "%icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0"   --->   Operation 715 'icmp' 'icmp_ln1506_3' <Predicate = (!icmp_ln885_1)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 716 [2/2] (3.61ns)   --->   "%tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 716 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 4.73>
ST_45 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_1)   --->   "%or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2"   --->   Operation 717 'or' 'or_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 718 [1/2] (3.61ns)   --->   "%tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 718 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 719 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_2"   --->   Operation 719 'and' 'and_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, void" [matmul.cpp:94]   --->   Operation 720 'br' 'br_ln94' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_45 : Operation 721 [1/1] (0.79ns)   --->   "%store_ln95 = store i32 0, i4 %temp_output2_0_V_addr_2" [matmul.cpp:95]   --->   Operation 721 'store' 'store_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 722 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread" [matmul.cpp:95]   --->   Operation 722 'br' 'br_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.00>

State 46 <SV = 25> <Delay = 0.79>
ST_46 : Operation 723 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V = alloca i32 1"   --->   Operation 723 'alloca' 'temp_output3_0_2_V' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 724 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V_1 = alloca i32 1"   --->   Operation 724 'alloca' 'temp_output3_0_2_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 725 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V_2 = alloca i32 1"   --->   Operation 725 'alloca' 'temp_output3_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 726 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i4 %temp_output2_0_V_addr"   --->   Operation 726 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 727 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1"   --->   Operation 727 'getelementptr' 'temp_output2_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 728 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3"   --->   Operation 728 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 729 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 256, i32 %temp_output3_0_2_V"   --->   Operation 729 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>

State 47 <SV = 26> <Delay = 0.79>
ST_47 : Operation 730 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i4 %temp_output2_0_V_addr"   --->   Operation 730 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 731 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3"   --->   Operation 731 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 732 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2"   --->   Operation 732 'getelementptr' 'temp_output2_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 733 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4"   --->   Operation 733 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 734 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3"   --->   Operation 734 'getelementptr' 'temp_output2_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 735 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5"   --->   Operation 735 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 27> <Delay = 0.79>
ST_48 : Operation 736 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4"   --->   Operation 736 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 737 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5"   --->   Operation 737 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 738 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4"   --->   Operation 738 'getelementptr' 'temp_output2_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 739 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6"   --->   Operation 739 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 740 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5"   --->   Operation 740 'getelementptr' 'temp_output2_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 741 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7"   --->   Operation 741 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 49 <SV = 28> <Delay = 0.79>
ST_49 : Operation 742 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6"   --->   Operation 742 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 743 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7"   --->   Operation 743 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 744 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6"   --->   Operation 744 'getelementptr' 'temp_output2_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 745 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8"   --->   Operation 745 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 746 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7"   --->   Operation 746 'getelementptr' 'temp_output2_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 747 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9"   --->   Operation 747 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 50 <SV = 29> <Delay = 0.79>
ST_50 : Operation 748 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8"   --->   Operation 748 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 749 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9"   --->   Operation 749 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 750 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8"   --->   Operation 750 'getelementptr' 'temp_output2_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 751 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10"   --->   Operation 751 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 752 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9"   --->   Operation 752 'getelementptr' 'temp_output2_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 753 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11"   --->   Operation 753 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 51 <SV = 30> <Delay = 0.79>
ST_51 : Operation 754 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10"   --->   Operation 754 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 755 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11"   --->   Operation 755 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 756 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10"   --->   Operation 756 'getelementptr' 'temp_output2_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 757 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12"   --->   Operation 757 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 758 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11"   --->   Operation 758 'getelementptr' 'temp_output2_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 759 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13"   --->   Operation 759 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 52 <SV = 31> <Delay = 0.79>
ST_52 : Operation 760 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12"   --->   Operation 760 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 761 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13"   --->   Operation 761 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 762 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12"   --->   Operation 762 'getelementptr' 'temp_output2_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 763 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14"   --->   Operation 763 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 764 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13"   --->   Operation 764 'getelementptr' 'temp_output2_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 765 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15"   --->   Operation 765 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 53 <SV = 32> <Delay = 0.79>
ST_53 : Operation 766 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14"   --->   Operation 766 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 767 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15"   --->   Operation 767 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 768 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14"   --->   Operation 768 'getelementptr' 'temp_output2_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 769 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16"   --->   Operation 769 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 770 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15"   --->   Operation 770 'getelementptr' 'temp_output2_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 771 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17"   --->   Operation 771 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 54 <SV = 33> <Delay = 0.79>
ST_54 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %temp_output2_0_V_load"   --->   Operation 772 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %temp_output2_0_V_load_1"   --->   Operation 773 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %temp_output2_0_V_load_2"   --->   Operation 774 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %temp_output2_0_V_load_3"   --->   Operation 775 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %temp_output2_0_V_load_4"   --->   Operation 776 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %temp_output2_0_V_load_5"   --->   Operation 777 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %temp_output2_0_V_load_6"   --->   Operation 778 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %temp_output2_0_V_load_7"   --->   Operation 779 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %temp_output2_0_V_load_8"   --->   Operation 780 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %temp_output2_0_V_load_9"   --->   Operation 781 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %temp_output2_0_V_load_10"   --->   Operation 782 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %temp_output2_0_V_load_11"   --->   Operation 783 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %temp_output2_0_V_load_12"   --->   Operation 784 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %temp_output2_0_V_load_13"   --->   Operation 785 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 786 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16"   --->   Operation 786 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %temp_output2_0_V_load_14"   --->   Operation 787 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 788 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17"   --->   Operation 788 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 789 [1/1] (0.00ns)   --->   "%temp_output2_0_V_load_15_cast = sext i32 %temp_output2_0_V_load_15"   --->   Operation 789 'sext' 'temp_output2_0_V_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 790 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 790 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 55 <SV = 34> <Delay = 6.89>
ST_55 : Operation 791 [1/1] (0.00ns)   --->   "%j_2 = phi i2 0, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader, i2 %add_ln59, void %.split187"   --->   Operation 791 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 792 [1/1] (0.62ns)   --->   "%add_ln59 = add i2 %j_2, i2 1" [matmul.cpp:59]   --->   Operation 792 'add' 'add_ln59' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 793 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 793 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 794 [1/1] (0.51ns)   --->   "%icmp_ln59 = icmp_eq  i2 %j_2, i2 3" [matmul.cpp:59]   --->   Operation 794 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 795 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 795 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader" [matmul.cpp:59]   --->   Operation 796 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 797 [1/1] (0.54ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967207, i32 120, i32 4294967293, i2 %j_2"   --->   Operation 797 'mux' 'tmp_3' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i32 %tmp_3"   --->   Operation 798 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 799 [1/1] (3.88ns)   --->   "%mul_ln1118 = mul i40 %sext_ln1118_15, i40 %sext_ln1116_15"   --->   Operation 799 'mul' 'mul_ln1118' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 800 [1/1] (0.54ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 157, i32 65, i32 4294966938, i2 %j_2"   --->   Operation 800 'mux' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i32 %tmp_4"   --->   Operation 801 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 802 [1/1] (3.88ns)   --->   "%mul_ln1118_1 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_16"   --->   Operation 802 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118, i32 8, i32 39"   --->   Operation 803 'partselect' 'tmp_56' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0"   --->   Operation 804 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 805 [1/1] (1.23ns)   --->   "%add_ln1192_33 = add i40 %shl_ln728_30, i40 %mul_ln1118_1"   --->   Operation 805 'add' 'add_ln1192_33' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 806 [1/1] (0.54ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 206, i32 4294967073, i32 44, i2 %j_2"   --->   Operation 806 'mux' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i32 %tmp_5"   --->   Operation 807 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 808 [1/1] (3.88ns)   --->   "%mul_ln1118_2 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_17"   --->   Operation 808 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39"   --->   Operation 809 'partselect' 'tmp_57' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0"   --->   Operation 810 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 811 [1/1] (1.23ns)   --->   "%add_ln1192_34 = add i40 %shl_ln728_31, i40 %mul_ln1118_2"   --->   Operation 811 'add' 'add_ln1192_34' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 812 [1/1] (0.54ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 203, i32 4294967286, i32 4294966979, i2 %j_2"   --->   Operation 812 'mux' 'tmp_6' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i32 %tmp_6"   --->   Operation 813 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 814 [1/1] (3.88ns)   --->   "%mul_ln1118_3 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_18"   --->   Operation 814 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39"   --->   Operation 815 'partselect' 'tmp_58' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 816 [1/1] (0.54ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 87, i32 100, i32 4294967278, i2 %j_2"   --->   Operation 816 'mux' 'tmp_7' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i32 %tmp_7"   --->   Operation 817 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 818 [1/1] (3.88ns)   --->   "%mul_ln1118_4 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_19"   --->   Operation 818 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 819 [1/1] (0.54ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 344, i32 4294967087, i32 16, i2 %j_2"   --->   Operation 819 'mux' 'tmp_8' <Predicate = (!icmp_ln59)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i32 %tmp_8"   --->   Operation 820 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_55 : Operation 821 [1/1] (3.88ns)   --->   "%mul_ln1118_5 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_20"   --->   Operation 821 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 822 [1/1] (0.69ns)   --->   "%switch_ln67 = switch i2 %j_2, void %branch2, i2 0, void %.split..split187_crit_edge, i2 1, void %branch1" [matmul.cpp:67]   --->   Operation 822 'switch' 'switch_ln67' <Predicate = (!icmp_ln59)> <Delay = 0.69>
ST_55 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 823 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 56 <SV = 35> <Delay = 6.89>
ST_56 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0"   --->   Operation 824 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 825 [1/1] (1.23ns)   --->   "%add_ln1192_35 = add i40 %shl_ln728_32, i40 %mul_ln1118_3"   --->   Operation 825 'add' 'add_ln1192_35' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39"   --->   Operation 826 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0"   --->   Operation 827 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 828 [1/1] (1.23ns)   --->   "%add_ln1192_36 = add i40 %shl_ln728_33, i40 %mul_ln1118_4"   --->   Operation 828 'add' 'add_ln1192_36' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39"   --->   Operation 829 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 830 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0"   --->   Operation 830 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 831 [1/1] (1.23ns)   --->   "%add_ln1192_37 = add i40 %shl_ln728_34, i40 %mul_ln1118_5"   --->   Operation 831 'add' 'add_ln1192_37' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 832 [1/1] (0.54ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 125, i32 227, i32 4294966973, i2 %j_2"   --->   Operation 832 'mux' 'tmp_9' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i32 %tmp_9"   --->   Operation 833 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 834 [1/1] (3.88ns)   --->   "%mul_ln1118_6 = mul i40 %sext_ln1118_21, i40 %sext_ln1116_21"   --->   Operation 834 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39"   --->   Operation 835 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0"   --->   Operation 836 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 837 [1/1] (1.23ns)   --->   "%add_ln1192_38 = add i40 %shl_ln728_35, i40 %mul_ln1118_6"   --->   Operation 837 'add' 'add_ln1192_38' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 838 [1/1] (0.54ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 93, i32 4294967050, i32 140, i2 %j_2"   --->   Operation 838 'mux' 'tmp_10' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i32 %tmp_10"   --->   Operation 839 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 840 [1/1] (3.88ns)   --->   "%mul_ln1118_7 = mul i40 %sext_ln1118_22, i40 %sext_ln1116_22"   --->   Operation 840 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39"   --->   Operation 841 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0"   --->   Operation 842 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 843 [1/1] (1.23ns)   --->   "%add_ln1192_39 = add i40 %shl_ln728_36, i40 %mul_ln1118_7"   --->   Operation 843 'add' 'add_ln1192_39' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 844 [1/1] (0.54ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 127, i32 4294967241, i32 4294967236, i2 %j_2"   --->   Operation 844 'mux' 'tmp_11' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i32 %tmp_11"   --->   Operation 845 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 846 [1/1] (3.88ns)   --->   "%mul_ln1118_8 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_23"   --->   Operation 846 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39"   --->   Operation 847 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 848 [1/1] (0.54ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 18, i32 101, i32 13, i2 %j_2"   --->   Operation 848 'mux' 'tmp_12' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i32 %tmp_12"   --->   Operation 849 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 850 [1/1] (3.88ns)   --->   "%mul_ln1118_9 = mul i40 %sext_ln1118_24, i40 %sext_ln1116_24"   --->   Operation 850 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 851 [1/1] (0.54ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 7, i32 4, i32 4294967205, i2 %j_2"   --->   Operation 851 'mux' 'tmp_13' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i32 %tmp_13"   --->   Operation 852 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 853 [1/1] (3.88ns)   --->   "%mul_ln1118_10 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_25"   --->   Operation 853 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 36> <Delay = 6.89>
ST_57 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0"   --->   Operation 854 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 855 [1/1] (1.23ns)   --->   "%add_ln1192_40 = add i40 %shl_ln728_37, i40 %mul_ln1118_8"   --->   Operation 855 'add' 'add_ln1192_40' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39"   --->   Operation 856 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0"   --->   Operation 857 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 858 [1/1] (1.23ns)   --->   "%add_ln1192_41 = add i40 %shl_ln728_38, i40 %mul_ln1118_9"   --->   Operation 858 'add' 'add_ln1192_41' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39"   --->   Operation 859 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0"   --->   Operation 860 'bitconcatenate' 'shl_ln728_39' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 861 [1/1] (1.23ns)   --->   "%add_ln1192_42 = add i40 %shl_ln728_39, i40 %mul_ln1118_10"   --->   Operation 861 'add' 'add_ln1192_42' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 862 [1/1] (0.54ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967086, i32 150, i32 186, i2 %j_2"   --->   Operation 862 'mux' 'tmp_14' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i32 %tmp_14"   --->   Operation 863 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 864 [1/1] (3.88ns)   --->   "%mul_ln1118_11 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_26"   --->   Operation 864 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39"   --->   Operation 865 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0"   --->   Operation 866 'bitconcatenate' 'shl_ln728_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 867 [1/1] (1.23ns)   --->   "%add_ln1192_43 = add i40 %shl_ln728_40, i40 %mul_ln1118_11"   --->   Operation 867 'add' 'add_ln1192_43' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 868 [1/1] (0.54ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 220, i32 170, i32 4294967047, i2 %j_2"   --->   Operation 868 'mux' 'tmp_15' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i32 %tmp_15"   --->   Operation 869 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 870 [1/1] (3.88ns)   --->   "%mul_ln1118_12 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_27"   --->   Operation 870 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39"   --->   Operation 871 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0"   --->   Operation 872 'bitconcatenate' 'shl_ln728_41' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 873 [1/1] (1.23ns)   --->   "%add_ln1192_44 = add i40 %shl_ln728_41, i40 %mul_ln1118_12"   --->   Operation 873 'add' 'add_ln1192_44' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 874 [1/1] (0.54ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967267, i32 4294967165, i32 131, i2 %j_2"   --->   Operation 874 'mux' 'tmp_16' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i32 %tmp_16"   --->   Operation 875 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 876 [1/1] (3.88ns)   --->   "%mul_ln1118_13 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_28"   --->   Operation 876 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39"   --->   Operation 877 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 878 [1/1] (0.54ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 352, i32 4294967050, i32 4294967198, i2 %j_2"   --->   Operation 878 'mux' 'tmp_17' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 37> <Delay = 6.83>
ST_58 : Operation 879 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matmul.cpp:59]   --->   Operation 879 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0"   --->   Operation 880 'bitconcatenate' 'shl_ln728_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 881 [1/1] (1.23ns)   --->   "%add_ln1192_45 = add i40 %shl_ln728_42, i40 %mul_ln1118_13"   --->   Operation 881 'add' 'add_ln1192_45' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i32 %tmp_17"   --->   Operation 882 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 883 [1/1] (3.88ns)   --->   "%mul_ln1118_14 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_29"   --->   Operation 883 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39"   --->   Operation 884 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 885 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0"   --->   Operation 885 'bitconcatenate' 'shl_ln728_43' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 886 [1/1] (1.23ns)   --->   "%add_ln1192_46 = add i40 %shl_ln728_43, i40 %mul_ln1118_14"   --->   Operation 886 'add' 'add_ln1192_46' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 887 [1/1] (0.54ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967018, i32 38, i32 62, i2 %j_2"   --->   Operation 887 'mux' 'tmp_18' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i32 %tmp_18"   --->   Operation 888 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 889 [1/1] (3.88ns)   --->   "%mul_ln1118_15 = mul i40 %sext_ln1118_30, i40 %temp_output2_0_V_load_15_cast"   --->   Operation 889 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39"   --->   Operation 890 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0"   --->   Operation 891 'bitconcatenate' 'shl_ln728_44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 892 [1/1] (1.23ns)   --->   "%add_ln1192_47 = add i40 %shl_ln728_44, i40 %mul_ln1118_15"   --->   Operation 892 'add' 'add_ln1192_47' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 893 [1/1] (0.00ns)   --->   "%temp_output3_0_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39"   --->   Operation 893 'partselect' 'temp_output3_0_0_V' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 894 [1/1] (0.00ns)   --->   "%store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V_1" [matmul.cpp:67]   --->   Operation 894 'store' 'store_ln67' <Predicate = (j_2 == 1)> <Delay = 0.00>
ST_58 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split187" [matmul.cpp:67]   --->   Operation 895 'br' 'br_ln67' <Predicate = (j_2 == 1)> <Delay = 0.00>
ST_58 : Operation 896 [1/1] (0.48ns)   --->   "%store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V" [matmul.cpp:67]   --->   Operation 896 'store' 'store_ln67' <Predicate = (j_2 == 0)> <Delay = 0.48>
ST_58 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split187" [matmul.cpp:67]   --->   Operation 897 'br' 'br_ln67' <Predicate = (j_2 == 0)> <Delay = 0.00>
ST_58 : Operation 898 [1/1] (0.00ns)   --->   "%store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V_2" [matmul.cpp:67]   --->   Operation 898 'store' 'store_ln67' <Predicate = (j_2 != 0 & j_2 != 1)> <Delay = 0.00>
ST_58 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split187" [matmul.cpp:67]   --->   Operation 899 'br' 'br_ln67' <Predicate = (j_2 != 0 & j_2 != 1)> <Delay = 0.00>

State 59 <SV = 35> <Delay = 0.48>
ST_59 : Operation 900 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 900 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 60 <SV = 36> <Delay = 2.18>
ST_60 : Operation 901 [1/1] (0.00ns)   --->   "%i_3 = phi i2 %add_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i2 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 901 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 902 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 902 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 903 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 903 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 904 [1/1] (0.62ns)   --->   "%add_ln109 = add i2 %i_3, i2 1" [matmul.cpp:109]   --->   Operation 904 'add' 'add_ln109' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 905 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 905 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 906 [1/1] (0.51ns)   --->   "%icmp_ln109 = icmp_eq  i2 %i_3, i2 3" [matmul.cpp:109]   --->   Operation 906 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 907 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 907 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 908 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv" [matmul.cpp:109]   --->   Operation 908 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 909 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V_load = load i32 %temp_output3_0_2_V"   --->   Operation 909 'load' 'temp_output3_0_2_V_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 910 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V_1_load = load i32 %temp_output3_0_2_V_1"   --->   Operation 910 'load' 'temp_output3_0_2_V_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 911 [1/1] (0.00ns)   --->   "%temp_output3_0_2_V_2_load = load i32 %temp_output3_0_2_V_2"   --->   Operation 911 'load' 'temp_output3_0_2_V_2_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 912 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matmul.cpp:108]   --->   Operation 912 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 913 [1/1] (0.54ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %temp_output3_0_2_V_load, i32 %temp_output3_0_2_V_1_load, i32 %temp_output3_0_2_V_2_load, i2 %i_3"   --->   Operation 913 'mux' 'tmp_19' <Predicate = (!icmp_ln109)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 914 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %tmp_19, i32 %max_val_V"   --->   Operation 914 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln109)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 915 [1/1] (0.52ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %tmp_19, i32 %max_val_V" [matmul.cpp:111]   --->   Operation 915 'select' 'max_val_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %i_3, i8 0" [matmul.cpp:111]   --->   Operation 916 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %shl_ln1" [matmul.cpp:111]   --->   Operation 917 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_60 : Operation 918 [1/1] (0.52ns)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln111, i32 %max_idx_V" [matmul.cpp:111]   --->   Operation 918 'select' 'max_idx_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 919 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 61 <SV = 37> <Delay = 1.54>
ST_61 : Operation 920 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 920 'partselect' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 921 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 922 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 923 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 923 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 924 [1/1] (1.10ns)   --->   "%ret_V_3 = add i24 %ret_V_2, i24 1"   --->   Operation 924 'add' 'ret_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V_2, i24 %ret_V_3"   --->   Operation 925 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 926 [1/1] (0.43ns) (out node of the LUT)   --->   "%ret_V_5 = select i1 %p_Result_7, i24 %select_ln850, i24 %ret_V_2"   --->   Operation 926 'select' 'ret_V_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_5"   --->   Operation 927 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 928 [1/1] (0.00ns)   --->   "%ret_ln148 = ret i32 %sext_ln545" [matmul.cpp:148]   --->   Operation 928 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('fp_input_img.V', matmul.cpp:130) [72]  (0 ns)
	'getelementptr' operation ('fp_input_img_V_addr') [75]  (0 ns)
	'store' operation ('store_ln586') of constant 256 on array 'fp_input_img.V', matmul.cpp:130 [76]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:5) with incoming values : ('add_ln5', matmul.cpp:5) [79]  (0 ns)
	'getelementptr' operation ('input_img_addr', matmul.cpp:6) [88]  (0 ns)
	'load' operation ('input_img_load', matmul.cpp:6) on array 'input_img' [89]  (1.35 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'load' operation ('input_img_load', matmul.cpp:6) on array 'input_img' [89]  (1.35 ns)
	'fpext' operation ('d') [91]  (2.79 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'fpext' operation ('d') [91]  (2.79 ns)
	'icmp' operation ('icmp_ln571') [102]  (1.47 ns)

 <State 5>: 7.28ns
The critical path consists of the following:
	'add' operation ('add_ln581') [105]  (0.962 ns)
	'select' operation ('sh_amt') [107]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [124]  (0.861 ns)
	'and' operation ('and_ln585') [125]  (0 ns)
	'select' operation ('select_ln571_1') [131]  (1.7 ns)
	'select' operation ('select_ln571_3') [133]  (1.45 ns)
	'select' operation ('select_ln571_4') [135]  (0.525 ns)
	'store' operation ('store_ln6', matmul.cpp:6) of variable 'select_ln571_4' on array 'fp_input_img.V', matmul.cpp:130 [137]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr') [140]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output[0].V', matmul.cpp:133 [141]  (1.35 ns)

 <State 7>: 0.887ns
The critical path consists of the following:
	'phi' operation ('j', matmul.cpp:21) with incoming values : ('add_ln21', matmul.cpp:21) [146]  (0 ns)
	'add' operation ('add_ln21', matmul.cpp:21) [147]  (0.887 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', matmul.cpp:25) with incoming values : ('add_ln25', matmul.cpp:25) [157]  (0 ns)
	'getelementptr' operation ('input_V_addr') [171]  (0 ns)
	'load' operation ('r.V') on array 'fp_input_img.V', matmul.cpp:130 [172]  (1.35 ns)

 <State 9>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fp_input_img.V', matmul.cpp:130 [172]  (1.35 ns)
	'mul' operation ('mul_ln1192') [176]  (3.88 ns)

 <State 10>: 6.47ns
The critical path consists of the following:
	'load' operation ('weights_layer1_weights_V_load_1') on array 'weights_layer1_weights_V' [188]  (1.35 ns)
	'mul' operation ('mul_ln1192_1') [190]  (3.88 ns)
	'add' operation ('ret.V') [193]  (1.23 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr_33', matmul.cpp:29) [197]  (0 ns)
	'store' operation ('store_ln29', matmul.cpp:29) of variable 'sum.V' on array 'temp_output[0].V', matmul.cpp:133 [198]  (1.35 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:77) with incoming values : ('add_ln77', matmul.cpp:77) [203]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr_1') [212]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output[0].V', matmul.cpp:133 [213]  (1.35 ns)

 <State 13>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output[0].V', matmul.cpp:133 [213]  (1.35 ns)
	'sub' operation ('tmp.V') [218]  (1.2 ns)
	'select' operation ('tmp.V') [219]  (0.525 ns)
	'cttz' operation ('l') [221]  (0 ns)
	'sub' operation ('sub_ln894') [222]  (1.2 ns)
	'add' operation ('lsb_index') [223]  (1.2 ns)
	'shl' operation ('shl_ln899') [230]  (0 ns)
	'or' operation ('or_ln899_2') [231]  (0 ns)
	'and' operation ('and_ln899') [232]  (0 ns)
	'icmp' operation ('icmp_ln899') [233]  (1.45 ns)
	'select' operation ('select_ln896') [239]  (0 ns)
	'select' operation ('select_ln908') [247]  (0.331 ns)

 <State 14>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908') [242]  (0 ns)
	'select' operation ('m') [248]  (0 ns)
	'add' operation ('m') [250]  (1.47 ns)
	'select' operation ('select_ln893') [254]  (0.451 ns)
	'add' operation ('add_ln915') [257]  (1.07 ns)
	'dcmp' operation ('tmp') [265]  (3.61 ns)

 <State 15>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [265]  (3.61 ns)
	'and' operation ('and_ln1506') [266]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 16>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load') on array 'temp_output[0].V', matmul.cpp:133 [274]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load') on array 'temp_output[0].V', matmul.cpp:133 [274]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_2') on array 'temp_output[0].V', matmul.cpp:133 [280]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_4') on array 'temp_output[0].V', matmul.cpp:133 [286]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_6') on array 'temp_output[0].V', matmul.cpp:133 [292]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_8') on array 'temp_output[0].V', matmul.cpp:133 [298]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_10') on array 'temp_output[0].V', matmul.cpp:133 [304]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_12') on array 'temp_output[0].V', matmul.cpp:133 [310]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_14') on array 'temp_output[0].V', matmul.cpp:133 [316]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_16') on array 'temp_output[0].V', matmul.cpp:133 [322]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_18') on array 'temp_output[0].V', matmul.cpp:133 [328]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_20') on array 'temp_output[0].V', matmul.cpp:133 [334]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_22') on array 'temp_output[0].V', matmul.cpp:133 [340]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_24') on array 'temp_output[0].V', matmul.cpp:133 [346]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_26') on array 'temp_output[0].V', matmul.cpp:133 [352]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_28') on array 'temp_output[0].V', matmul.cpp:133 [358]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_30') on array 'temp_output[0].V', matmul.cpp:133 [364]  (1.35 ns)

 <State 33>: 0.878ns
The critical path consists of the following:
	'phi' operation ('j', matmul.cpp:40) with incoming values : ('add_ln40', matmul.cpp:40) [371]  (0 ns)
	'add' operation ('add_ln40', matmul.cpp:40) [372]  (0.878 ns)

 <State 34>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_0_load') on array 'layer2_weights_V_0' [381]  (0.79 ns)
	'mul' operation ('mul_ln708') [383]  (3.88 ns)
	'add' operation ('add_ln1192') [390]  (1.23 ns)
	'add' operation ('add_ln1192_1') [397]  (1.23 ns)

 <State 35>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_6_load') on array 'layer2_weights_V_6' [420]  (0.79 ns)
	'mul' operation ('mul_ln703_4') [422]  (3.88 ns)
	'add' operation ('add_ln1192_5') [425]  (1.23 ns)
	'add' operation ('add_ln1192_6') [432]  (1.23 ns)

 <State 36>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_11_load') on array 'layer2_weights_V_11' [455]  (0.79 ns)
	'mul' operation ('mul_ln703_5') [457]  (3.88 ns)
	'add' operation ('add_ln1192_10') [460]  (1.23 ns)
	'add' operation ('add_ln1192_11') [467]  (1.23 ns)

 <State 37>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_16_load') on array 'layer2_weights_V_16' [490]  (0.79 ns)
	'mul' operation ('mul_ln1192_9') [492]  (3.88 ns)
	'add' operation ('add_ln1192_15') [495]  (1.23 ns)
	'add' operation ('add_ln1192_16') [502]  (1.23 ns)

 <State 38>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_21_load') on array 'layer2_weights_V_21' [525]  (0.79 ns)
	'mul' operation ('mul_ln703_9') [527]  (3.88 ns)
	'add' operation ('add_ln1192_20') [530]  (1.23 ns)
	'add' operation ('add_ln1192_21') [537]  (1.23 ns)

 <State 39>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_26_load') on array 'layer2_weights_V_26' [560]  (0.79 ns)
	'mul' operation ('mul_ln703_11') [562]  (3.88 ns)
	'add' operation ('add_ln1192_25') [565]  (1.23 ns)
	'add' operation ('add_ln1192_26') [572]  (1.23 ns)

 <State 40>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_14') [590]  (3.88 ns)
	'add' operation ('add_ln1192_29') [593]  (1.23 ns)
	'add' operation ('add_ln1192_30') [600]  (1.23 ns)
	'store' operation ('store_ln48', matmul.cpp:48) of variable 'trunc_ln708_s' on array 'temp_output2[0].V', matmul.cpp:134 [603]  (0.79 ns)

 <State 41>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', matmul.cpp:92) with incoming values : ('add_ln92', matmul.cpp:92) [608]  (0.489 ns)

 <State 42>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:92) with incoming values : ('add_ln92', matmul.cpp:92) [608]  (0 ns)
	'add' operation ('add_ln92', matmul.cpp:92) [609]  (0.878 ns)

 <State 43>: 6.71ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output2[0].V', matmul.cpp:134 [618]  (0.79 ns)
	'sub' operation ('tmp.V') [623]  (1.2 ns)
	'select' operation ('tmp.V') [624]  (0.525 ns)
	'cttz' operation ('l') [626]  (0 ns)
	'sub' operation ('sub_ln894_1') [627]  (1.2 ns)
	'add' operation ('lsb_index') [628]  (1.2 ns)
	'shl' operation ('shl_ln899_1') [635]  (0 ns)
	'or' operation ('or_ln899') [636]  (0 ns)
	'and' operation ('and_ln899_2') [637]  (0 ns)
	'icmp' operation ('icmp_ln899_1') [638]  (1.45 ns)
	'select' operation ('select_ln896_1') [644]  (0 ns)
	'select' operation ('select_ln908_2') [652]  (0.331 ns)

 <State 44>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908_1') [647]  (0 ns)
	'select' operation ('m') [653]  (0 ns)
	'add' operation ('m') [655]  (1.47 ns)
	'select' operation ('select_ln893_1') [659]  (0.451 ns)
	'add' operation ('add_ln915_1') [662]  (1.07 ns)
	'dcmp' operation ('tmp_2') [670]  (3.61 ns)

 <State 45>: 4.73ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2') [670]  (3.61 ns)
	'and' operation ('and_ln1506_1') [671]  (0.331 ns)
	blocking operation 0.79 ns on control path)

 <State 46>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', matmul.cpp:134 [682]  (0.79 ns)

 <State 47>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', matmul.cpp:134 [682]  (0.79 ns)

 <State 48>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_2') on array 'temp_output2[0].V', matmul.cpp:134 [688]  (0.79 ns)

 <State 49>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_4') on array 'temp_output2[0].V', matmul.cpp:134 [694]  (0.79 ns)

 <State 50>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_6') on array 'temp_output2[0].V', matmul.cpp:134 [700]  (0.79 ns)

 <State 51>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_8') on array 'temp_output2[0].V', matmul.cpp:134 [706]  (0.79 ns)

 <State 52>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_10') on array 'temp_output2[0].V', matmul.cpp:134 [712]  (0.79 ns)

 <State 53>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_12') on array 'temp_output2[0].V', matmul.cpp:134 [718]  (0.79 ns)

 <State 54>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_14') on array 'temp_output2[0].V', matmul.cpp:134 [724]  (0.79 ns)

 <State 55>: 6.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln59', matmul.cpp:59) [732]  (0 ns)
	'mux' operation ('tmp_4') [743]  (0.547 ns)
	'mul' operation ('mul_ln1118_1') [745]  (3.88 ns)
	'add' operation ('add_ln1192_33') [748]  (1.23 ns)
	'add' operation ('add_ln1192_34') [754]  (1.23 ns)

 <State 56>: 6.89ns
The critical path consists of the following:
	'mux' operation ('tmp_9') [773]  (0.547 ns)
	'mul' operation ('mul_ln1118_6') [775]  (3.88 ns)
	'add' operation ('add_ln1192_38') [778]  (1.23 ns)
	'add' operation ('add_ln1192_39') [784]  (1.23 ns)

 <State 57>: 6.89ns
The critical path consists of the following:
	'mux' operation ('tmp_14') [803]  (0.547 ns)
	'mul' operation ('mul_ln1118_11') [805]  (3.88 ns)
	'add' operation ('add_ln1192_43') [808]  (1.23 ns)
	'add' operation ('add_ln1192_44') [814]  (1.23 ns)

 <State 58>: 6.84ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_14') [823]  (3.88 ns)
	'add' operation ('add_ln1192_46') [826]  (1.23 ns)
	'add' operation ('add_ln1192_47') [832]  (1.23 ns)
	'store' operation ('store_ln67', matmul.cpp:67) of variable 'temp_output3[0][0].V' on local variable 'temp_output3[0][2].V' [839]  (0.489 ns)

 <State 59>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln109', matmul.cpp:109) [849]  (0.489 ns)

 <State 60>: 2.18ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln109', matmul.cpp:109) [849]  (0 ns)
	'mux' operation ('tmp_19') [862]  (0.547 ns)
	'icmp' operation ('icmp_ln1494') [863]  (1.11 ns)
	'select' operation ('max_val.V', matmul.cpp:111) [864]  (0.525 ns)

 <State 61>: 1.54ns
The critical path consists of the following:
	'add' operation ('ret.V') [874]  (1.11 ns)
	'select' operation ('select_ln850') [875]  (0 ns)
	'select' operation ('ret.V') [876]  (0.435 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
