# compile vhdl design source files
vhdl xil_defaultlib  "../../../xor_gate.srcs/sources_1/new/XOR.vhd"
vhdl xil_defaultlib  "../../../xor_gate.srcs/sim_1/new/xor_gate_flow.vhd"

# Do not sort compile order
nosort
