Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 29 17:08:35 2023
| Host         : Xander-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_multiplexing_main_control_sets_placed.rpt
| Design       : time_multiplexing_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           17 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|        Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  c5/CLK                   |                         | reset_IBUF              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG            |                         |                         |                2 |              2 |         1.00 |
|  c5/time_clock            |                         |                         |                3 |              4 |         1.33 |
|  c5/time_clock            | c7/display_2[3]_i_2_n_0 | c7/display_2[3]_i_1_n_0 |                3 |              4 |         1.33 |
|  c5/time_clock            | c7/display_1[3]_i_1_n_0 |                         |                3 |              4 |         1.33 |
|  c5/time_clock            | c7/display_0[3]_i_1_n_0 |                         |                3 |              4 |         1.33 |
|  c5/time_clock            | c7/display_3[3]_i_1_n_0 | c7/display_2[3]_i_1_n_0 |                3 |              4 |         1.33 |
|  c7/E[0]                  |                         |                         |                2 |              7 |         3.50 |
|  c7/display_2_reg[2]_1[0] |                         |                         |                3 |              7 |         2.33 |
|  c7/display_1_reg[2]_1[0] |                         |                         |                3 |              7 |         2.33 |
|  c7/display_3_reg[2]_1[0] |                         |                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG            |                         | c5/clear                |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG            |                         | c5/COUNT[0]_i_1_n_0     |                5 |             20 |         4.00 |
+---------------------------+-------------------------+-------------------------+------------------+----------------+--------------+


