--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf Nexys3_Master.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock extClock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DOWNpre     |    4.903(R)|      SLOW  |   -0.869(R)|      FAST  |Clock             |   0.000|
Reset       |    5.824(R)|      SLOW  |   -0.709(R)|      FAST  |Clock             |   0.000|
UPpre       |    5.299(R)|      SLOW  |   -1.305(R)|      FAST  |Clock             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock extClock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         9.991(R)|      SLOW  |         4.587(R)|      FAST  |Clock             |   0.000|
an<1>       |         9.836(R)|      SLOW  |         4.493(R)|      FAST  |Clock             |   0.000|
an<2>       |         9.878(R)|      SLOW  |         4.514(R)|      FAST  |Clock             |   0.000|
an<3>       |         9.935(R)|      SLOW  |         4.531(R)|      FAST  |Clock             |   0.000|
seg<1>      |        12.459(R)|      SLOW  |         5.602(R)|      FAST  |Clock             |   0.000|
seg<2>      |        12.216(R)|      SLOW  |         5.632(R)|      FAST  |Clock             |   0.000|
seg<3>      |        12.525(R)|      SLOW  |         5.638(R)|      FAST  |Clock             |   0.000|
seg<4>      |        12.115(R)|      SLOW  |         5.605(R)|      FAST  |Clock             |   0.000|
seg<5>      |        12.111(R)|      SLOW  |         5.569(R)|      FAST  |Clock             |   0.000|
seg<6>      |        11.876(R)|      SLOW  |         5.407(R)|      FAST  |Clock             |   0.000|
seg<7>      |        11.905(R)|      SLOW  |         5.506(R)|      FAST  |Clock             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock extClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
extClock       |    5.376|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Aug 30 08:53:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



