# ...here should be an interesting description of the project...

# High-Performance RISC CPU:
• Only 33 Single-Word Instructions to Learn
• All Single-Cycle Instructions except for ProgramBranches, which are Two-Cycle
• 12-Bit Wide Instructions
• 2-Level Deep Hardware Stack
• Direct, Indirect and Relative Addressing modesfor Data and Instructions
• 8-Bit Wide Data Path
• Eight Special Function Hardware Registers• Operating Speed:- 4 MHz internal clock- 1 μs instruction cycle.
