{
  "name": "Logical PHY layer",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 1005
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "Layer in PCIe protocol stack",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "REFERS_TO",
      "object": "protocol used in the physical layer",
      "temporal": {
        "valid_from": null,
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 1.0,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "adjust electrical signals",
      "temporal": {
        "valid_from": null,
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 1.0,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "A layer that refers to the protocol used in the physical layer to adjust the electrical signals.",
    "common_uses": []
  },
  "deep_layer": {},
  "instance_layer": {},
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "https://www.graniteriverlabs.com/en-us/technical-blog/pcie-electrical-link-protocol-design-test"
    ]
  }
}