

================================================================
== Vitis HLS Report for 'PointwiseConv2d_1_12_10_Pipeline_ic'
================================================================
* Date:           Tue Jul 23 22:32:09 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ic      |       47|       47|        15|          3|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     207|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    18|    1361|    2486|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1197|    -|
|Register         |        -|     -|    1195|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    21|    2556|    3954|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U443  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U444  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U445  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U442    |fadd_32ns_32ns_32_4_no_dsp_1    |        0|   0|  168|  434|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U446   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U447   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U448   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U449   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |mul_6ns_8ns_13_1_1_U450              |mul_6ns_8ns_13_1_1              |        0|   0|    0|   40|    0|
    |mul_6ns_8ns_13_1_1_U451              |mul_6ns_8ns_13_1_1              |        0|   0|    0|   40|    0|
    |mul_7ns_9ns_15_1_1_U452              |mul_7ns_9ns_15_1_1              |        0|   0|    0|   50|    0|
    |mul_7ns_9ns_15_1_1_U453              |mul_7ns_9ns_15_1_1              |        0|   0|    0|   50|    0|
    |mul_7ns_9ns_15_1_1_U459              |mul_7ns_9ns_15_1_1              |        0|   0|    0|   50|    0|
    |mul_7ns_9ns_15_1_1_U460              |mul_7ns_9ns_15_1_1              |        0|   0|    0|   50|    0|
    |mux_114_32_1_1_U454                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U455                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U456                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U457                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U458                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U461                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U462                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U463                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U464                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    |mux_114_32_1_1_U465                  |mux_114_32_1_1                  |        0|   0|    0|   59|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  18| 1361| 2486|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_4ns_4ns_6ns_11_4_1_U466  |am_addmul_4ns_4ns_6ns_11_4_1  |  (i0 + i1) * i2|
    |am_addmul_4ns_5ns_7ns_13_4_1_U467  |am_addmul_4ns_5ns_7ns_13_4_1  |  (i0 + i1) * i2|
    |am_addmul_4ns_6ns_8ns_15_4_1_U468  |am_addmul_4ns_6ns_8ns_15_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_1327_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln22_4_fu_1361_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln22_6_fu_1475_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln22_7_fu_1516_p2             |         +|   0|  0|  14|           7|           7|
    |add_ln22_8_fu_1738_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln22_9_fu_1347_p2             |         +|   0|  0|  12|           4|           3|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1357                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1369                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1380                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1389                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1397                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1404                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1410                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1413                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1424                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1429                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1438                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1443                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1448                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1453                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1457                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1463                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1475                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1480                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1485                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1490                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1495                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1498                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1500                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1505                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1510                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1515                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1520                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1525                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1530                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1537                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1543                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1549                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1554                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1559                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1565                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1570                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1575                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1580                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1585                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1590                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1595                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1600                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1605                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1610                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1614                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1619                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_1321_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln22_1_fu_1341_p2            |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln22_fu_1427_p2              |      icmp|   0|  0|   9|           4|           4|
    |select_ln22_fu_1353_p3            |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 207|          96|          96|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  20|          4|    1|          4|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_ic_2               |   9|          2|    4|          8|
    |ap_sig_allocacmp_out_buf_29_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_30_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_31_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_32_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_33_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_34_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_35_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_36_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_37_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_buf_38_load_1  |   9|          2|   32|         64|
    |depth3_o79_blk_n                    |   9|          2|    1|          2|
    |grp_fu_1235_p0                      |  20|          4|   32|        128|
    |grp_fu_1235_p1                      |  20|          4|   32|        128|
    |grp_fu_1239_p0                      |  20|          4|   32|        128|
    |grp_fu_1239_p1                      |  20|          4|   32|        128|
    |grp_fu_1243_p0                      |  20|          4|   32|        128|
    |grp_fu_1243_p1                      |  20|          4|   32|        128|
    |grp_fu_1247_p0                      |  14|          3|   32|         96|
    |grp_fu_1247_p1                      |  20|          4|   32|        128|
    |grp_fu_1251_p0                      |  20|          4|   32|        128|
    |grp_fu_1251_p1                      |  20|          4|   32|        128|
    |grp_fu_1255_p0                      |  14|          3|   32|         96|
    |grp_fu_1255_p1                      |  14|          3|   32|         96|
    |grp_fu_1259_p0                      |  14|          3|   32|         96|
    |grp_fu_1259_p1                      |  14|          3|   32|         96|
    |ic_fu_172                           |   9|          2|    4|          8|
    |out_buf_29_fu_132                   |   9|          2|   32|         64|
    |out_buf_30_fu_136                   |   9|          2|   32|         64|
    |out_buf_31_fu_140                   |   9|          2|   32|         64|
    |out_buf_32_fu_144                   |   9|          2|   32|         64|
    |out_buf_33_fu_148                   |   9|          2|   32|         64|
    |out_buf_34_fu_152                   |   9|          2|   32|         64|
    |out_buf_35_fu_156                   |   9|          2|   32|         64|
    |out_buf_36_fu_160                   |   9|          2|   32|         64|
    |out_buf_37_fu_164                   |   9|          2|   32|         64|
    |out_buf_38_fu_168                   |   9|          2|   32|         64|
    |weights_0_address0                  |  20|          4|    4|         16|
    |weights_0_address1                  |  43|          8|    4|         32|
    |weights_10_address0                 |  20|          4|    4|         16|
    |weights_10_address1                 |  43|          8|    4|         32|
    |weights_1_address0                  |  20|          4|    4|         16|
    |weights_1_address1                  |  43|          8|    4|         32|
    |weights_2_address0                  |  20|          4|    4|         16|
    |weights_2_address1                  |  43|          8|    4|         32|
    |weights_3_address0                  |  20|          4|    4|         16|
    |weights_3_address1                  |  43|          8|    4|         32|
    |weights_4_address0                  |  20|          4|    4|         16|
    |weights_4_address1                  |  43|          8|    4|         32|
    |weights_5_address0                  |  20|          4|    4|         16|
    |weights_5_address1                  |  43|          8|    4|         32|
    |weights_6_address0                  |  20|          4|    4|         16|
    |weights_6_address1                  |  43|          8|    4|         32|
    |weights_7_address0                  |  20|          4|    4|         16|
    |weights_7_address1                  |  43|          8|    4|         32|
    |weights_8_address0                  |  20|          4|    4|         16|
    |weights_8_address1                  |  43|          8|    4|         32|
    |weights_9_address0                  |  20|          4|    4|         16|
    |weights_9_address1                  |  43|          8|    4|         32|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |1197|        239| 1189|       3468|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |depth3_o79_read_reg_2559            |  32|   0|   32|          0|
    |ic_2_reg_2238                       |   4|   0|    4|          0|
    |ic_fu_172                           |   4|   0|    4|          0|
    |icmp_ln16_reg_2245                  |   1|   0|    1|          0|
    |mul24_1_reg_2967                    |  32|   0|   32|          0|
    |mul24_2_reg_2977                    |  32|   0|   32|          0|
    |mul24_3_reg_2842                    |  32|   0|   32|          0|
    |mul24_4_reg_2847                    |  32|   0|   32|          0|
    |mul24_5_reg_2982                    |  32|   0|   32|          0|
    |mul24_6_reg_2907                    |  32|   0|   32|          0|
    |mul24_7_reg_2937                    |  32|   0|   32|          0|
    |mul24_8_reg_2942                    |  32|   0|   32|          0|
    |mul24_9_reg_2947                    |  32|   0|   32|          0|
    |mul_reg_2832                        |  32|   0|   32|          0|
    |out_buf_29_fu_132                   |  32|   0|   32|          0|
    |out_buf_30_fu_136                   |  32|   0|   32|          0|
    |out_buf_31_fu_140                   |  32|   0|   32|          0|
    |out_buf_32_fu_144                   |  32|   0|   32|          0|
    |out_buf_33_fu_148                   |  32|   0|   32|          0|
    |out_buf_34_fu_152                   |  32|   0|   32|          0|
    |out_buf_35_fu_156                   |  32|   0|   32|          0|
    |out_buf_36_fu_160                   |  32|   0|   32|          0|
    |out_buf_37_fu_164                   |  32|   0|   32|          0|
    |out_buf_38_fu_168                   |  32|   0|   32|          0|
    |select_ln22_reg_2255                |   4|   0|    4|          0|
    |select_ln22_reg_2255_pp0_iter1_reg  |   4|   0|    4|          0|
    |tmp_12_reg_2837                     |  32|   0|   32|          0|
    |tmp_13_reg_2569                     |  32|   0|   32|          0|
    |tmp_14_reg_2574                     |  32|   0|   32|          0|
    |tmp_15_reg_2932                     |  32|   0|   32|          0|
    |tmp_16_reg_2579                     |  32|   0|   32|          0|
    |tmp_17_reg_2584                     |  32|   0|   32|          0|
    |tmp_18_reg_2762                     |  32|   0|   32|          0|
    |tmp_19_reg_2767                     |  32|   0|   32|          0|
    |tmp_31_reg_2269                     |   3|   0|    3|          0|
    |tmp_32_reg_2274                     |   3|   0|    3|          0|
    |tmp_38_reg_2699                     |  32|   0|   32|          0|
    |tmp_reg_2564                        |  32|   0|   32|          0|
    |tmp_s_reg_2772                      |  32|   0|   32|          0|
    |zext_ln16_2_reg_2249                |   4|   0|    6|          2|
    |zext_ln16_reg_2279                  |   4|   0|    7|          3|
    |icmp_ln16_reg_2245                  |  64|  32|    1|          0|
    |tmp_38_reg_2699                     |  64|  32|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1195|  64| 1105|          5|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_ic|  return value|
|depth3_o79_dout            |   in|   32|     ap_fifo|                              depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                              depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                              depth3_o79|       pointer|
|depth3_o79_empty_n         |   in|    1|     ap_fifo|                              depth3_o79|       pointer|
|depth3_o79_read            |  out|    1|     ap_fifo|                              depth3_o79|       pointer|
|weights_0_address0         |  out|    4|   ap_memory|                               weights_0|         array|
|weights_0_ce0              |  out|    1|   ap_memory|                               weights_0|         array|
|weights_0_q0               |   in|   32|   ap_memory|                               weights_0|         array|
|weights_0_address1         |  out|    4|   ap_memory|                               weights_0|         array|
|weights_0_ce1              |  out|    1|   ap_memory|                               weights_0|         array|
|weights_0_q1               |   in|   32|   ap_memory|                               weights_0|         array|
|weights_1_address0         |  out|    4|   ap_memory|                               weights_1|         array|
|weights_1_ce0              |  out|    1|   ap_memory|                               weights_1|         array|
|weights_1_q0               |   in|   32|   ap_memory|                               weights_1|         array|
|weights_1_address1         |  out|    4|   ap_memory|                               weights_1|         array|
|weights_1_ce1              |  out|    1|   ap_memory|                               weights_1|         array|
|weights_1_q1               |   in|   32|   ap_memory|                               weights_1|         array|
|weights_2_address0         |  out|    4|   ap_memory|                               weights_2|         array|
|weights_2_ce0              |  out|    1|   ap_memory|                               weights_2|         array|
|weights_2_q0               |   in|   32|   ap_memory|                               weights_2|         array|
|weights_2_address1         |  out|    4|   ap_memory|                               weights_2|         array|
|weights_2_ce1              |  out|    1|   ap_memory|                               weights_2|         array|
|weights_2_q1               |   in|   32|   ap_memory|                               weights_2|         array|
|weights_3_address0         |  out|    4|   ap_memory|                               weights_3|         array|
|weights_3_ce0              |  out|    1|   ap_memory|                               weights_3|         array|
|weights_3_q0               |   in|   32|   ap_memory|                               weights_3|         array|
|weights_3_address1         |  out|    4|   ap_memory|                               weights_3|         array|
|weights_3_ce1              |  out|    1|   ap_memory|                               weights_3|         array|
|weights_3_q1               |   in|   32|   ap_memory|                               weights_3|         array|
|weights_4_address0         |  out|    4|   ap_memory|                               weights_4|         array|
|weights_4_ce0              |  out|    1|   ap_memory|                               weights_4|         array|
|weights_4_q0               |   in|   32|   ap_memory|                               weights_4|         array|
|weights_4_address1         |  out|    4|   ap_memory|                               weights_4|         array|
|weights_4_ce1              |  out|    1|   ap_memory|                               weights_4|         array|
|weights_4_q1               |   in|   32|   ap_memory|                               weights_4|         array|
|weights_5_address0         |  out|    4|   ap_memory|                               weights_5|         array|
|weights_5_ce0              |  out|    1|   ap_memory|                               weights_5|         array|
|weights_5_q0               |   in|   32|   ap_memory|                               weights_5|         array|
|weights_5_address1         |  out|    4|   ap_memory|                               weights_5|         array|
|weights_5_ce1              |  out|    1|   ap_memory|                               weights_5|         array|
|weights_5_q1               |   in|   32|   ap_memory|                               weights_5|         array|
|weights_6_address0         |  out|    4|   ap_memory|                               weights_6|         array|
|weights_6_ce0              |  out|    1|   ap_memory|                               weights_6|         array|
|weights_6_q0               |   in|   32|   ap_memory|                               weights_6|         array|
|weights_6_address1         |  out|    4|   ap_memory|                               weights_6|         array|
|weights_6_ce1              |  out|    1|   ap_memory|                               weights_6|         array|
|weights_6_q1               |   in|   32|   ap_memory|                               weights_6|         array|
|weights_7_address0         |  out|    4|   ap_memory|                               weights_7|         array|
|weights_7_ce0              |  out|    1|   ap_memory|                               weights_7|         array|
|weights_7_q0               |   in|   32|   ap_memory|                               weights_7|         array|
|weights_7_address1         |  out|    4|   ap_memory|                               weights_7|         array|
|weights_7_ce1              |  out|    1|   ap_memory|                               weights_7|         array|
|weights_7_q1               |   in|   32|   ap_memory|                               weights_7|         array|
|weights_8_address0         |  out|    4|   ap_memory|                               weights_8|         array|
|weights_8_ce0              |  out|    1|   ap_memory|                               weights_8|         array|
|weights_8_q0               |   in|   32|   ap_memory|                               weights_8|         array|
|weights_8_address1         |  out|    4|   ap_memory|                               weights_8|         array|
|weights_8_ce1              |  out|    1|   ap_memory|                               weights_8|         array|
|weights_8_q1               |   in|   32|   ap_memory|                               weights_8|         array|
|weights_9_address0         |  out|    4|   ap_memory|                               weights_9|         array|
|weights_9_ce0              |  out|    1|   ap_memory|                               weights_9|         array|
|weights_9_q0               |   in|   32|   ap_memory|                               weights_9|         array|
|weights_9_address1         |  out|    4|   ap_memory|                               weights_9|         array|
|weights_9_ce1              |  out|    1|   ap_memory|                               weights_9|         array|
|weights_9_q1               |   in|   32|   ap_memory|                               weights_9|         array|
|weights_10_address0        |  out|    4|   ap_memory|                              weights_10|         array|
|weights_10_ce0             |  out|    1|   ap_memory|                              weights_10|         array|
|weights_10_q0              |   in|   32|   ap_memory|                              weights_10|         array|
|weights_10_address1        |  out|    4|   ap_memory|                              weights_10|         array|
|weights_10_ce1             |  out|    1|   ap_memory|                              weights_10|         array|
|weights_10_q1              |   in|   32|   ap_memory|                              weights_10|         array|
|add27_916_out              |  out|   32|      ap_vld|                           add27_916_out|       pointer|
|add27_916_out_ap_vld       |  out|    1|      ap_vld|                           add27_916_out|       pointer|
|add27_815_out              |  out|   32|      ap_vld|                           add27_815_out|       pointer|
|add27_815_out_ap_vld       |  out|    1|      ap_vld|                           add27_815_out|       pointer|
|add27_714_out              |  out|   32|      ap_vld|                           add27_714_out|       pointer|
|add27_714_out_ap_vld       |  out|    1|      ap_vld|                           add27_714_out|       pointer|
|add27_613_out              |  out|   32|      ap_vld|                           add27_613_out|       pointer|
|add27_613_out_ap_vld       |  out|    1|      ap_vld|                           add27_613_out|       pointer|
|add27_512_out              |  out|   32|      ap_vld|                           add27_512_out|       pointer|
|add27_512_out_ap_vld       |  out|    1|      ap_vld|                           add27_512_out|       pointer|
|add27_411_out              |  out|   32|      ap_vld|                           add27_411_out|       pointer|
|add27_411_out_ap_vld       |  out|    1|      ap_vld|                           add27_411_out|       pointer|
|add27_310_out              |  out|   32|      ap_vld|                           add27_310_out|       pointer|
|add27_310_out_ap_vld       |  out|    1|      ap_vld|                           add27_310_out|       pointer|
|add27_29_out               |  out|   32|      ap_vld|                            add27_29_out|       pointer|
|add27_29_out_ap_vld        |  out|    1|      ap_vld|                            add27_29_out|       pointer|
|add27_18_out               |  out|   32|      ap_vld|                            add27_18_out|       pointer|
|add27_18_out_ap_vld        |  out|    1|      ap_vld|                            add27_18_out|       pointer|
|add277_out                 |  out|   32|      ap_vld|                              add277_out|       pointer|
|add277_out_ap_vld          |  out|    1|      ap_vld|                              add277_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------+--------------+

