#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 22 09:23:33 2022
# Process ID: 322464
# Current directory: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache
# Command line: vivado
# Log file: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/vivado.log
# Journal file: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.sim/sim_1/behav/xsim'
xelab -wto f9d0d59029f3485fbd0f23de8343148d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f9d0d59029f3485fbd0f23de8343148d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_alu/line__83  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.srcs/sources_1/imports/alu.vhd
$stop called at time : 330 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7428.898 ; gain = 124.832 ; free physical = 14773 ; free virtual = 26490
run 10 us
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_alu/line__83  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.srcs/sources_1/imports/alu.vhd
$stop called at time : 330 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo1_unicycle/mips32_labo1_unicycle.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7450.781 ; gain = 0.000 ; free physical = 14079 ; free virtual = 26013
close_project
open_project /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tetm2701/Documents/Repos/git_gif310-architecture/Processeurs/mips32_labo2_cache' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1', nor could it be found using path '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/C:/Users/tetm2701/Documents/Repos/git_gif310-architecture/Processeurs/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.ip_user_files', nor could it be found using path '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/C:/Users/tetm2701/Documents/Repos/git_gif310-architecture/Processeurs/mips32_labo2_cache/mips32_labo2_cache.ip_user_files'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/BasicFifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BasicFifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ControleExterne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dram_ControleExterne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/CachePourDram_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CachePourDram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ModeleControleurInterne.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dram_ModeleControlleurInterne'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/cache_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cache_testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 22 10:10:23 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 22 10:10:23 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7450.781 ; gain = 0.000 ; free physical = 14050 ; free virtual = 26023
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7451.906 ; gain = 1.125 ; free physical = 14058 ; free virtual = 26030
run 10 us
$stop called at time : 2480 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd" Line 71
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
$stop called at time : 2480 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd" Line 71
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7493.793 ; gain = 0.000 ; free physical = 13972 ; free virtual = 25691
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ControleExterne [dram_controleexterne_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ModeleControlleurInterne [dram_modelecontrolleurinterne_de...]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7493.793 ; gain = 0.000 ; free physical = 13981 ; free virtual = 25705
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
create_bd_design "design_1"
Wrote  : </home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: mips_unicycle_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7570.621 ; gain = 0.000 ; free physical = 13966 ; free virtual = 25709
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_unicycle_top' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:31]
INFO: [Synth 8-3491] module 'controleur' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:20' bound to instance 'inst_Controleur' of component 'controleur' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:112]
INFO: [Synth 8-638] synthesizing module 'controleur' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controleur' (1#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:46]
INFO: [Synth 8-3491] module 'mips_datapath_unicycle' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:22' bound to instance 'inst_Datapath' of component 'mips_datapath_unicycle' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:138]
INFO: [Synth 8-638] synthesizing module 'mips_datapath_unicycle' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:56]
	Parameter g_useInstructionMem bound to: 0 - type: bool 
	Parameter g_useInstructionDram bound to: 1 - type: bool 
	Parameter g_useInstructionCache bound to: 0 - type: bool 
	Parameter g_useDataCache bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Dram_ControleExterne' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ControleExterne.vhd:19' bound to instance 'inst_DramControl' of component 'Dram_ControleExterne' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Dram_ControleExterne' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ControleExterne.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Dram_ControleExterne' (2#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ControleExterne.vhd:46]
	Parameter g_BurstSize bound to: 2 - type: integer 
	Parameter g_TotalDelay bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Dram_ModeleControlleurInterne' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ModeleControleurInterne.vhd:19' bound to instance 'inst_DramModel' of component 'Dram_ModeleControlleurInterne' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:332]
INFO: [Synth 8-638] synthesizing module 'Dram_ModeleControlleurInterne' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ModeleControleurInterne.vhd:48]
	Parameter g_BurstSize bound to: 2 - type: integer 
	Parameter g_TotalDelay bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dram_ModeleControlleurInterne' (3#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/Dram_ModeleControleurInterne.vhd:48]
INFO: [Synth 8-3491] module 'MemInstructions' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemInstructions.vhd:21' bound to instance 'inst_MemInstr' of component 'MemInstructions' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:358]
INFO: [Synth 8-638] synthesizing module 'MemInstructions' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'MemInstructions' (4#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemInstructions.vhd:28]
INFO: [Synth 8-3491] module 'BancRegistres' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/registres.vhd:20' bound to instance 'inst_Registres' of component 'BancRegistres' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:457]
INFO: [Synth 8-638] synthesizing module 'BancRegistres' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/registres.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'BancRegistres' (5#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/registres.vhd:32]
INFO: [Synth 8-3491] module 'alu' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd:20' bound to instance 'inst_Alu' of component 'alu' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:481]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd:32]
INFO: [Synth 8-3491] module 'MemDonnees' declared at '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemDonnees.vhd:21' bound to instance 'inst_MemDonnees' of component 'MemDonnees' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:497]
INFO: [Synth 8-638] synthesizing module 'MemDonnees' [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemDonnees.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'MemDonnees' (7#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/MemDonnees.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'mips_datapath_unicycle' (8#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'mips_unicycle_top' (9#1) [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7570.621 ; gain = 0.000 ; free physical = 13991 ; free virtual = 25743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7570.621 ; gain = 0.000 ; free physical = 13989 ; free virtual = 25742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7570.621 ; gain = 0.000 ; free physical = 13989 ; free virtual = 25742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7570.621 ; gain = 0.000 ; free physical = 13983 ; free virtual = 25736
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/constrs_1/imports/DefinitionHorloge.xdc]
Finished Parsing XDC File [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/constrs_1/imports/DefinitionHorloge.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7693.184 ; gain = 0.000 ; free physical = 13898 ; free virtual = 25664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7824.445 ; gain = 253.824 ; free physical = 13827 ; free virtual = 25596
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7824.445 ; gain = 301.848 ; free physical = 13827 ; free virtual = 25596
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_unicycle_top_labo2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd:]
save_wave_config {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg
set_property xsim.view /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/usr/share/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.gen/sources_1/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4187] File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd" Line 138 : The "Vhdl 2008 Condition Operator" is not supported yet for simulation.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/usr/share/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ControleExterne [dram_controleexterne_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ModeleControlleurInterne [dram_modelecontrolleurinterne_de...]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 70 ns  Iteration: 6  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7918.492 ; gain = 33.016 ; free physical = 13776 ; free virtual = 25425
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 70 ns  Iteration: 6  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
save_wave_config {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/usr/share/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/controleur_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ControleExterne [dram_controleexterne_default]
Compiling architecture behavioral of entity xil_defaultlib.Dram_ModeleControlleurInterne [dram_modelecontrolleurinterne_de...]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg
