$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module encoder8_3_tb $end
  $var wire 1 # x $end
  $var wire 1 $ y $end
  $var wire 1 % z $end
  $var wire 8 ( D [7:0] $end
  $scope module dut $end
   $var wire 32 * WIDTH [31:0] $end
   $var wire 32 + WIDTH_OUT [31:0] $end
   $var wire 8 ( D [7:0] $end
   $var wire 1 # x $end
   $var wire 1 $ y $end
   $var wire 1 % z $end
   $var wire 3 & Q [2:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 ' i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 ) j [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b000 &
b00000000000000000000000000001000 '
b00000001 (
b00000000000000000000000000000000 )
b00000000000000000000000000001000 *
b00000000000000000000000000000011 +
#5
1%
b001 &
b00000010 (
b00000000000000000000000000000001 )
#10
1$
0%
b010 &
b00000100 (
b00000000000000000000000000000010 )
#15
1%
b011 &
b00001000 (
b00000000000000000000000000000011 )
#20
1#
0$
0%
b100 &
b00010000 (
b00000000000000000000000000000100 )
#25
1%
b101 &
b00100000 (
b00000000000000000000000000000101 )
#30
1$
0%
b110 &
b01000000 (
b00000000000000000000000000000110 )
#35
1%
b111 &
b10000000 (
b00000000000000000000000000000111 )
#40
b00000000000000000000000000001000 )
