Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b9c11c1106f43c3a5d29c073d05e3c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ARCH_REGISTROS_behav xil_defaultlib.TB_ARCH_REGISTROS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fileReg [filereg_default]
Compiling architecture behavior of entity xil_defaultlib.tb_arch_registros
Built simulation snapshot TB_ARCH_REGISTROS_behav
