#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 11 09:00:53 2024
# Process ID: 606010
# Current directory: /doc/xzh
# Command line: vivado
# Log file: /doc/xzh/vivado.log
# Journal file: /doc/xzh/vivado.jou
# Running On: user-System-Product-Name, OS: Linux, CPU Frequency: 5494.294 MHz, CPU Physical cores: 24, Host memory: 134788 MB
#-----------------------------------------------------------
start_gui
open_project /doc/wxy/work/project_1/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /doc/Verismith/03-06-04/fuzz_75/simulation_vivado/syn_vivado.v] -no_script -reset -force -quiet
remove_files  /doc/Verismith/03-06-04/fuzz_75/simulation_vivado/syn_vivado.v
cd /doc/Verismith/03-06-04/fuzz_371
read_verilog rtl.v
synth_design -part xc7k70t -top top
write_verilog -force syn_vivado.v
export_ip_user_files -of_objects  [get_files /doc/Verismith/03-06-04/fuzz_75/simulation_vivado/vivado_testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /doc/Verismith/03-06-04/fuzz_75/simulation_vivado/vivado_testbench.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /doc/Verismith/03-04-02/fuzz_116/simulation_vivado/vivado_testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /doc/Verismith/03-04-02/fuzz_116/simulation_vivado/vivado_testbench.v
export_ip_user_files -of_objects  [get_files /doc/Verismith/03-06-04/fuzz_371/rtl.v] -no_script -reset -force -quiet
remove_files  /doc/Verismith/03-06-04/fuzz_371/rtl.v
read_verilog rtl.v
synth_design -part xc7k70t -top top
write_verilog -force syn_vivado.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /doc/Verismith/03-06-04/fuzz_371/simulation_vivado/vivado_testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
luanch_simulation
launch_simulation
source BUFHCE.tcl
close_sim
