# Logics

> [!IMPORTANT]
> Possible cover topics:
> - Logic Gates and Logic Circuits
>   - Logic Gates Symbols
>   - Boolean Expressions
>   - Logic Diagrams
>   - Truth tables
> - Combinational Logic Circuits
> - Sequential Logic Circuits
>   - State transition diagrams
>   - State transition tables (excitation tables)
>   - Designing a logic circuit for a given scenario

<details>

<summary>Table of Contents</summary>

1. [Logic Gates](#logic-gates)
    - [`NOT` gate](#not-gate)
    - [`AND` gate](#and-gate)
    - [`NAND` gate](#nand-gate)
    - [`OR` gate](#or-gate)
    - [`NOR` gate](#nor-gate)
    - [`XOR` gate](#xor-gate)
    - [`XNOR` gate](#xnor-gate)

</details>

> [!CAUTION]
> $\LaTeX$ on GitHub are rendered through [MathJax](https://docs.mathjax.org/en/latest/input/tex/index.html#tex-and-latex-support) (source from [GitHub Doc](https://docs.github.com/en/get-started/writing-on-github/working-with-advanced-formatting/writing-mathematical-expressions)). I embedded the SVG generated through the [online equation editor](https://editor.codecogs.com/) instead for some of the equations, followed by raw LaTeX code in brackets. Sorry for the inconvenience.

***

## Logic Gates

> [!WARNING]
> This repository uses IEC symbols to represent Logic Gate Symbols. To be exact, the DUISC uses the British Standard (BS 3939) symbols. You can see the corresponding symbols to ANSI, IEC, DIN, and British (BS 3939) in [this Wikibooks page](https://en.wikibooks.org/wiki/Practical_Electronics/Logic_symbols). Read more about Electrical & Electronic Symbols [here](https://www.electrical-symbols.com/electric-electronic-symbols/logic-gates-symbols.htm).

### `NOT` gate

![NOT gate](/assets/logic-gates/NOT.svg)

> [!NOTE]
> The `NOT` gate only takes a single input.

**Boolean Expression**: $Y = \overline{A}$

**Truth Table**:
| $A$ | $Y$ |
| :-: | :-: |
| 1   | 0   |
| 0   | 1   |


### `AND` gate

![AND gate](/assets/logic-gates/AND.svg)

**Boolean Expression**: $Y = AB$ or $Y = A.B$

**Truth Table**:
| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 0   |
| 0   | 1   | 0   |
| 1   | 0   | 0   |
| 1   | 1   | 1   |

### `NAND` gate

![NAND gate](/assets/logic-gates/NAND.svg)

**Boolean Expression**: ![Y = \overline{AB}](https://latex.codecogs.com/svg.image?Y=\overline{AB}) (`Y = \overline{AB}`) or ![Y = \overline{A.B}](https://latex.codecogs.com/svg.image?Y=\overline{A.B}) (`Y = \overline{A.B}`)

**Truth Table**
| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 1   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 0   |

> [!IMPORTANT]
> $\overline{A}\overline{B}$ is different than ![Y = \overline{AB}](https://latex.codecogs.com/svg.image?Y=\overline{AB}) (`Y = \overline{AB}`)! One is "not $A$ not $B$", the other is "not $AB$".

### `OR` gate

![OR gate](/assets/logic-gates/OR.svg)

**Boolean Expression**: $Y = A + B$

**Truth Table**:
| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 0   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 1   |

### `NOR` gate

![NOR gate](/assets/logic-gates/NOR.svg)

**Boolean Expression**: ![Y = \overline{A + B}](https://latex.codecogs.com/svg.image?Y=\overline{A&plus;B}) (`Y = \overline{A + B}`)

| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 1   |
| 0   | 1   | 0   |
| 1   | 0   | 0   |
| 1   | 1   | 0   |

> [!IMPORTANT]
> Again, ![\overline{A + B} \neq \overline{A} + \overline{B}](https://latex.codecogs.com/svg.image?\overline{A&plus;B}\neq\overline{A}&plus;\overline{B}) (`\overline{A + B} \neq \overline{A} + \overline{B}`).

### `XOR` gate

![XOR gate](/assets/logic-gates/XOR.svg)

**Boolean Expression**: $Y = \overline{A}B + A\overline{B}$ or $Y = A \oplus B$

**Truth Table**:
| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 0   |
| 0   | 1   | 1   |
| 1   | 0   | 1   |
| 1   | 1   | 0   |

### `XNOR` gate

![XNOR gate](/assets/logic-gates/XNOR.svg)

**Boolean Expression**: ![Y = \overline{\overline{A}B + A\overline{B}}](https://latex.codecogs.com/svg.image?Y=\overline{\overline{A}B&plus;A\overline{B}}) (`Y = \overline{\overline{A}B + A\overline{B}}`) or ![Y = \overline{A \oplus B}](https://latex.codecogs.com/svg.image?Y=\overline{A\oplus&space;B}) (`Y = \overline{A \oplus B}`)

**Truth Table**:
| $A$ | $B$ | $Y$ |
| :-: | :-: | :-: |
| 0   | 0   | 1   |
| 0   | 1   | 0   |
| 1   | 0   | 0   |
| 1   | 1   | 1   |

> [!IMPORTANT]
> Again, ![\overline{A \oplus B} \neq \overline{A} \oplus \overline{B}](https://latex.codecogs.com/svg.image?\overline{A\oplus&space;B}\neq\overline{A}\oplus\overline{B}) (`\overline{A \oplus B} \neq \overline{A} \oplus \overline{B}`)

## Combinational Logic Circuits

> [!NOTE]
> **Definition**: A digital circuit where output is determined by the current inputs.

**Steps**:<br />
1. Read the question and complete Truth Table where scenarios are true.
2. Get Sum of Product (SoP).
3. Minimise using Boolean Algebra or Karnaugh Maps.
4. Write the minimised SoP.
5. Draw the minimsed SoP as a logic circuit diagram.

## Sequential Logic Circuit

> [!NOTE]
> **Definition**: A digital circuit where the output depends on both current inputs and past inputs (i.e.: stores memory).

**Steps**:<br />
1. Read question and draw sequential logic circuit/complete state transition. (Depending on the question, add `X` to unused state/irrelevant outputs in transition table.)
2. Determine the SoP of $D_{n}$.

> [!IMPORTANT]
> SoP of $D_{n}$ consider both "next" inputs. I.e.: The SoP $D_{n}$ should be determined from all the $1$'s in both $D_{n}$ columns.

3. Minimised SoP using Boolean Algebra or Karnagh Maps.
4. Draw the minimised SoP as a logic circuit diagram.
