<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\PlanC\Documents\Github\Practical-Training-Neusoft-Tianjin\9.23\uvproj.uvproj
Project File Date:  09/23/2020

<h2>Output:</h2>
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling led_key.c...
linking...
Program Size: Code=2876 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2824 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling led_key.c...
linking...
Program Size: Code=2828 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling led_key.c...
linking...
Program Size: Code=2828 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2856 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2860 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2936 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2884 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling led_key.c...
linking...
Program Size: Code=2896 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2924 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2948 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2896 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2912 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2804 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
linking...
Program Size: Code=2804 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2800 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2800 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2812 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
linking...
Program Size: Code=2812 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
linking...
Program Size: Code=2812 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2896 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2896 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
linking...
Program Size: Code=2896 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
compiling led_key.c...
linking...
Program Size: Code=3040 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3040 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3176 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3200 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
compiling led_key.c...
linking...
Program Size: Code=3200 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3200 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3200 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(12): error:  #20: identifier "GPIOA_" is undefined
user\main.c(12): error:  #20: identifier "ODR" is undefined
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
compiling led_key.c...
".\uvproj.axf" - 2 Errors, 1 Warning(s).
Target not created
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
compiling led_key.c...
linking...
Program Size: Code=3200 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2968 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2972 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=2992 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3008 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3004 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3004 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3004 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
compiling led_key.c...
linking...
Program Size: Code=3248 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3248 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3004 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3012 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3012 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
user\main.c(5): warning:  #177-D: variable "i" was declared but never referenced
linking...
Program Size: Code=3004 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2892 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2892 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2900 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2900 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2900 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2916 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2920 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2924 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2924 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling led_key.c...
linking...
Program Size: Code=2936 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Rebuild target 'Target 1'
compiling core_cm3.c...
compiling stm32f10x_it.c...
compiling system_stm32f10x.c...
compiling misc.c...
compiling stm32f10x_adc.c...
compiling stm32f10x_bkp.c...
compiling stm32f10x_can.c...
compiling stm32f10x_cec.c...
compiling stm32f10x_crc.c...
compiling stm32f10x_dac.c...
compiling stm32f10x_dbgmcu.c...
compiling stm32f10x_dma.c...
compiling stm32f10x_exti.c...
compiling stm32f10x_flash.c...
compiling stm32f10x_fsmc.c...
compiling stm32f10x_gpio.c...
compiling stm32f10x_i2c.c...
compiling stm32f10x_iwdg.c...
compiling stm32f10x_pwr.c...
compiling stm32f10x_rcc.c...
compiling stm32f10x_rtc.c...
compiling stm32f10x_sdio.c...
compiling stm32f10x_spi.c...
compiling stm32f10x_tim.c...
compiling stm32f10x_usart.c...
compiling stm32f10x_wwdg.c...
assembling startup_stm32f10x_md.s...
compiling main.c...
compiling led_key.c...
linking...
Program Size: Code=2928 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\9.23\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=2932 RO-data=268 RW-data=40 ZI-data=1632  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
