DECL|CKGR_MCFR_MAINFRDY|macro|CKGR_MCFR_MAINFRDY
DECL|CKGR_MCFR_MAINF_Msk|macro|CKGR_MCFR_MAINF_Msk
DECL|CKGR_MCFR_MAINF_Pos|macro|CKGR_MCFR_MAINF_Pos
DECL|CKGR_MCFR_MAINF|macro|CKGR_MCFR_MAINF
DECL|CKGR_MCFR_RCMEAS|macro|CKGR_MCFR_RCMEAS
DECL|CKGR_MCFR|member|__IO uint32_t CKGR_MCFR; /**< \brief (Pmc Offset: 0x0024) Main Clock Frequency Register */
DECL|CKGR_MOR_CFDEN|macro|CKGR_MOR_CFDEN
DECL|CKGR_MOR_KEY_Msk|macro|CKGR_MOR_KEY_Msk
DECL|CKGR_MOR_KEY_PASSWD|macro|CKGR_MOR_KEY_PASSWD
DECL|CKGR_MOR_KEY_Pos|macro|CKGR_MOR_KEY_Pos
DECL|CKGR_MOR_KEY|macro|CKGR_MOR_KEY
DECL|CKGR_MOR_MOSCRCEN|macro|CKGR_MOR_MOSCRCEN
DECL|CKGR_MOR_MOSCRCF_12_MHz|macro|CKGR_MOR_MOSCRCF_12_MHz
DECL|CKGR_MOR_MOSCRCF_4_MHz|macro|CKGR_MOR_MOSCRCF_4_MHz
DECL|CKGR_MOR_MOSCRCF_8_MHz|macro|CKGR_MOR_MOSCRCF_8_MHz
DECL|CKGR_MOR_MOSCRCF_Msk|macro|CKGR_MOR_MOSCRCF_Msk
DECL|CKGR_MOR_MOSCRCF_Pos|macro|CKGR_MOR_MOSCRCF_Pos
DECL|CKGR_MOR_MOSCRCF|macro|CKGR_MOR_MOSCRCF
DECL|CKGR_MOR_MOSCSEL|macro|CKGR_MOR_MOSCSEL
DECL|CKGR_MOR_MOSCXTBY|macro|CKGR_MOR_MOSCXTBY
DECL|CKGR_MOR_MOSCXTEN|macro|CKGR_MOR_MOSCXTEN
DECL|CKGR_MOR_MOSCXTST_Msk|macro|CKGR_MOR_MOSCXTST_Msk
DECL|CKGR_MOR_MOSCXTST_Pos|macro|CKGR_MOR_MOSCXTST_Pos
DECL|CKGR_MOR_MOSCXTST|macro|CKGR_MOR_MOSCXTST
DECL|CKGR_MOR_WAITMODE|macro|CKGR_MOR_WAITMODE
DECL|CKGR_MOR|member|__IO uint32_t CKGR_MOR; /**< \brief (Pmc Offset: 0x0020) Main Oscillator Register */
DECL|CKGR_PLLAR_DIVA_Msk|macro|CKGR_PLLAR_DIVA_Msk
DECL|CKGR_PLLAR_DIVA_Pos|macro|CKGR_PLLAR_DIVA_Pos
DECL|CKGR_PLLAR_DIVA|macro|CKGR_PLLAR_DIVA
DECL|CKGR_PLLAR_MULA_Msk|macro|CKGR_PLLAR_MULA_Msk
DECL|CKGR_PLLAR_MULA_Pos|macro|CKGR_PLLAR_MULA_Pos
DECL|CKGR_PLLAR_MULA|macro|CKGR_PLLAR_MULA
DECL|CKGR_PLLAR_ONE|macro|CKGR_PLLAR_ONE
DECL|CKGR_PLLAR_PLLACOUNT_Msk|macro|CKGR_PLLAR_PLLACOUNT_Msk
DECL|CKGR_PLLAR_PLLACOUNT_Pos|macro|CKGR_PLLAR_PLLACOUNT_Pos
DECL|CKGR_PLLAR_PLLACOUNT|macro|CKGR_PLLAR_PLLACOUNT
DECL|CKGR_PLLAR|member|__IO uint32_t CKGR_PLLAR; /**< \brief (Pmc Offset: 0x0028) PLLA Register */
DECL|CKGR_PLLBR_DIVB_Msk|macro|CKGR_PLLBR_DIVB_Msk
DECL|CKGR_PLLBR_DIVB_Pos|macro|CKGR_PLLBR_DIVB_Pos
DECL|CKGR_PLLBR_DIVB|macro|CKGR_PLLBR_DIVB
DECL|CKGR_PLLBR_MULB_Msk|macro|CKGR_PLLBR_MULB_Msk
DECL|CKGR_PLLBR_MULB_Pos|macro|CKGR_PLLBR_MULB_Pos
DECL|CKGR_PLLBR_MULB|macro|CKGR_PLLBR_MULB
DECL|CKGR_PLLBR_PLLBCOUNT_Msk|macro|CKGR_PLLBR_PLLBCOUNT_Msk
DECL|CKGR_PLLBR_PLLBCOUNT_Pos|macro|CKGR_PLLBR_PLLBCOUNT_Pos
DECL|CKGR_PLLBR_PLLBCOUNT|macro|CKGR_PLLBR_PLLBCOUNT
DECL|CKGR_PLLBR|member|__IO uint32_t CKGR_PLLBR; /**< \brief (Pmc Offset: 0x002C) PLLB Register */
DECL|PMC_FOCR_FOCLR|macro|PMC_FOCR_FOCLR
DECL|PMC_FOCR|member|__O uint32_t PMC_FOCR; /**< \brief (Pmc Offset: 0x0078) Fault Output Clear Register */
DECL|PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN|macro|PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN
DECL|PMC_FSMR_FLPM_FLASH_IDLE|macro|PMC_FSMR_FLPM_FLASH_IDLE
DECL|PMC_FSMR_FLPM_FLASH_STANDBY|macro|PMC_FSMR_FLPM_FLASH_STANDBY
DECL|PMC_FSMR_FLPM_Msk|macro|PMC_FSMR_FLPM_Msk
DECL|PMC_FSMR_FLPM_Pos|macro|PMC_FSMR_FLPM_Pos
DECL|PMC_FSMR_FLPM|macro|PMC_FSMR_FLPM
DECL|PMC_FSMR_FSTT0|macro|PMC_FSMR_FSTT0
DECL|PMC_FSMR_FSTT10|macro|PMC_FSMR_FSTT10
DECL|PMC_FSMR_FSTT11|macro|PMC_FSMR_FSTT11
DECL|PMC_FSMR_FSTT12|macro|PMC_FSMR_FSTT12
DECL|PMC_FSMR_FSTT13|macro|PMC_FSMR_FSTT13
DECL|PMC_FSMR_FSTT14|macro|PMC_FSMR_FSTT14
DECL|PMC_FSMR_FSTT15|macro|PMC_FSMR_FSTT15
DECL|PMC_FSMR_FSTT1|macro|PMC_FSMR_FSTT1
DECL|PMC_FSMR_FSTT2|macro|PMC_FSMR_FSTT2
DECL|PMC_FSMR_FSTT3|macro|PMC_FSMR_FSTT3
DECL|PMC_FSMR_FSTT4|macro|PMC_FSMR_FSTT4
DECL|PMC_FSMR_FSTT5|macro|PMC_FSMR_FSTT5
DECL|PMC_FSMR_FSTT6|macro|PMC_FSMR_FSTT6
DECL|PMC_FSMR_FSTT7|macro|PMC_FSMR_FSTT7
DECL|PMC_FSMR_FSTT8|macro|PMC_FSMR_FSTT8
DECL|PMC_FSMR_FSTT9|macro|PMC_FSMR_FSTT9
DECL|PMC_FSMR_LPM|macro|PMC_FSMR_LPM
DECL|PMC_FSMR_RTCAL|macro|PMC_FSMR_RTCAL
DECL|PMC_FSMR_RTTAL|macro|PMC_FSMR_RTTAL
DECL|PMC_FSMR_USBAL|macro|PMC_FSMR_USBAL
DECL|PMC_FSMR|member|__IO uint32_t PMC_FSMR; /**< \brief (Pmc Offset: 0x0070) Fast Startup Mode Register */
DECL|PMC_FSPR_FSTP0|macro|PMC_FSPR_FSTP0
DECL|PMC_FSPR_FSTP10|macro|PMC_FSPR_FSTP10
DECL|PMC_FSPR_FSTP11|macro|PMC_FSPR_FSTP11
DECL|PMC_FSPR_FSTP12|macro|PMC_FSPR_FSTP12
DECL|PMC_FSPR_FSTP13|macro|PMC_FSPR_FSTP13
DECL|PMC_FSPR_FSTP14|macro|PMC_FSPR_FSTP14
DECL|PMC_FSPR_FSTP15|macro|PMC_FSPR_FSTP15
DECL|PMC_FSPR_FSTP1|macro|PMC_FSPR_FSTP1
DECL|PMC_FSPR_FSTP2|macro|PMC_FSPR_FSTP2
DECL|PMC_FSPR_FSTP3|macro|PMC_FSPR_FSTP3
DECL|PMC_FSPR_FSTP4|macro|PMC_FSPR_FSTP4
DECL|PMC_FSPR_FSTP5|macro|PMC_FSPR_FSTP5
DECL|PMC_FSPR_FSTP6|macro|PMC_FSPR_FSTP6
DECL|PMC_FSPR_FSTP7|macro|PMC_FSPR_FSTP7
DECL|PMC_FSPR_FSTP8|macro|PMC_FSPR_FSTP8
DECL|PMC_FSPR_FSTP9|macro|PMC_FSPR_FSTP9
DECL|PMC_FSPR|member|__IO uint32_t PMC_FSPR; /**< \brief (Pmc Offset: 0x0074) Fast Startup Polarity Register */
DECL|PMC_IDR_CFDEV|macro|PMC_IDR_CFDEV
DECL|PMC_IDR_LOCKA|macro|PMC_IDR_LOCKA
DECL|PMC_IDR_LOCKB|macro|PMC_IDR_LOCKB
DECL|PMC_IDR_MCKRDY|macro|PMC_IDR_MCKRDY
DECL|PMC_IDR_MOSCRCS|macro|PMC_IDR_MOSCRCS
DECL|PMC_IDR_MOSCSELS|macro|PMC_IDR_MOSCSELS
DECL|PMC_IDR_MOSCXTS|macro|PMC_IDR_MOSCXTS
DECL|PMC_IDR_PCKRDY0|macro|PMC_IDR_PCKRDY0
DECL|PMC_IDR_PCKRDY1|macro|PMC_IDR_PCKRDY1
DECL|PMC_IDR_PCKRDY2|macro|PMC_IDR_PCKRDY2
DECL|PMC_IDR|member|__O uint32_t PMC_IDR; /**< \brief (Pmc Offset: 0x0064) Interrupt Disable Register */
DECL|PMC_IER_CFDEV|macro|PMC_IER_CFDEV
DECL|PMC_IER_LOCKA|macro|PMC_IER_LOCKA
DECL|PMC_IER_LOCKB|macro|PMC_IER_LOCKB
DECL|PMC_IER_MCKRDY|macro|PMC_IER_MCKRDY
DECL|PMC_IER_MOSCRCS|macro|PMC_IER_MOSCRCS
DECL|PMC_IER_MOSCSELS|macro|PMC_IER_MOSCSELS
DECL|PMC_IER_MOSCXTS|macro|PMC_IER_MOSCXTS
DECL|PMC_IER_PCKRDY0|macro|PMC_IER_PCKRDY0
DECL|PMC_IER_PCKRDY1|macro|PMC_IER_PCKRDY1
DECL|PMC_IER_PCKRDY2|macro|PMC_IER_PCKRDY2
DECL|PMC_IER|member|__O uint32_t PMC_IER; /**< \brief (Pmc Offset: 0x0060) Interrupt Enable Register */
DECL|PMC_IMR_CFDEV|macro|PMC_IMR_CFDEV
DECL|PMC_IMR_LOCKA|macro|PMC_IMR_LOCKA
DECL|PMC_IMR_LOCKB|macro|PMC_IMR_LOCKB
DECL|PMC_IMR_MCKRDY|macro|PMC_IMR_MCKRDY
DECL|PMC_IMR_MOSCRCS|macro|PMC_IMR_MOSCRCS
DECL|PMC_IMR_MOSCSELS|macro|PMC_IMR_MOSCSELS
DECL|PMC_IMR_MOSCXTS|macro|PMC_IMR_MOSCXTS
DECL|PMC_IMR_PCKRDY0|macro|PMC_IMR_PCKRDY0
DECL|PMC_IMR_PCKRDY1|macro|PMC_IMR_PCKRDY1
DECL|PMC_IMR_PCKRDY2|macro|PMC_IMR_PCKRDY2
DECL|PMC_IMR|member|__I uint32_t PMC_IMR; /**< \brief (Pmc Offset: 0x006C) Interrupt Mask Register */
DECL|PMC_MCKR_CSS_MAIN_CLK|macro|PMC_MCKR_CSS_MAIN_CLK
DECL|PMC_MCKR_CSS_Msk|macro|PMC_MCKR_CSS_Msk
DECL|PMC_MCKR_CSS_PLLA_CLK|macro|PMC_MCKR_CSS_PLLA_CLK
DECL|PMC_MCKR_CSS_PLLB_CLK|macro|PMC_MCKR_CSS_PLLB_CLK
DECL|PMC_MCKR_CSS_Pos|macro|PMC_MCKR_CSS_Pos
DECL|PMC_MCKR_CSS_SLOW_CLK|macro|PMC_MCKR_CSS_SLOW_CLK
DECL|PMC_MCKR_CSS|macro|PMC_MCKR_CSS
DECL|PMC_MCKR_PLLADIV2|macro|PMC_MCKR_PLLADIV2
DECL|PMC_MCKR_PLLBDIV2|macro|PMC_MCKR_PLLBDIV2
DECL|PMC_MCKR_PRES_CLK_16|macro|PMC_MCKR_PRES_CLK_16
DECL|PMC_MCKR_PRES_CLK_1|macro|PMC_MCKR_PRES_CLK_1
DECL|PMC_MCKR_PRES_CLK_2|macro|PMC_MCKR_PRES_CLK_2
DECL|PMC_MCKR_PRES_CLK_32|macro|PMC_MCKR_PRES_CLK_32
DECL|PMC_MCKR_PRES_CLK_3|macro|PMC_MCKR_PRES_CLK_3
DECL|PMC_MCKR_PRES_CLK_4|macro|PMC_MCKR_PRES_CLK_4
DECL|PMC_MCKR_PRES_CLK_64|macro|PMC_MCKR_PRES_CLK_64
DECL|PMC_MCKR_PRES_CLK_8|macro|PMC_MCKR_PRES_CLK_8
DECL|PMC_MCKR_PRES_Msk|macro|PMC_MCKR_PRES_Msk
DECL|PMC_MCKR_PRES_Pos|macro|PMC_MCKR_PRES_Pos
DECL|PMC_MCKR_PRES|macro|PMC_MCKR_PRES
DECL|PMC_MCKR|member|__IO uint32_t PMC_MCKR; /**< \brief (Pmc Offset: 0x0030) Master Clock Register */
DECL|PMC_OCR_CAL12_Msk|macro|PMC_OCR_CAL12_Msk
DECL|PMC_OCR_CAL12_Pos|macro|PMC_OCR_CAL12_Pos
DECL|PMC_OCR_CAL12|macro|PMC_OCR_CAL12
DECL|PMC_OCR_CAL4_Msk|macro|PMC_OCR_CAL4_Msk
DECL|PMC_OCR_CAL4_Pos|macro|PMC_OCR_CAL4_Pos
DECL|PMC_OCR_CAL4|macro|PMC_OCR_CAL4
DECL|PMC_OCR_CAL8_Msk|macro|PMC_OCR_CAL8_Msk
DECL|PMC_OCR_CAL8_Pos|macro|PMC_OCR_CAL8_Pos
DECL|PMC_OCR_CAL8|macro|PMC_OCR_CAL8
DECL|PMC_OCR_SEL12|macro|PMC_OCR_SEL12
DECL|PMC_OCR_SEL4|macro|PMC_OCR_SEL4
DECL|PMC_OCR_SEL8|macro|PMC_OCR_SEL8
DECL|PMC_OCR|member|__IO uint32_t PMC_OCR; /**< \brief (Pmc Offset: 0x0110) Oscillator Calibration Register */
DECL|PMC_PCDR0_PID10|macro|PMC_PCDR0_PID10
DECL|PMC_PCDR0_PID11|macro|PMC_PCDR0_PID11
DECL|PMC_PCDR0_PID12|macro|PMC_PCDR0_PID12
DECL|PMC_PCDR0_PID13|macro|PMC_PCDR0_PID13
DECL|PMC_PCDR0_PID14|macro|PMC_PCDR0_PID14
DECL|PMC_PCDR0_PID15|macro|PMC_PCDR0_PID15
DECL|PMC_PCDR0_PID16|macro|PMC_PCDR0_PID16
DECL|PMC_PCDR0_PID17|macro|PMC_PCDR0_PID17
DECL|PMC_PCDR0_PID18|macro|PMC_PCDR0_PID18
DECL|PMC_PCDR0_PID19|macro|PMC_PCDR0_PID19
DECL|PMC_PCDR0_PID20|macro|PMC_PCDR0_PID20
DECL|PMC_PCDR0_PID21|macro|PMC_PCDR0_PID21
DECL|PMC_PCDR0_PID22|macro|PMC_PCDR0_PID22
DECL|PMC_PCDR0_PID23|macro|PMC_PCDR0_PID23
DECL|PMC_PCDR0_PID24|macro|PMC_PCDR0_PID24
DECL|PMC_PCDR0_PID25|macro|PMC_PCDR0_PID25
DECL|PMC_PCDR0_PID26|macro|PMC_PCDR0_PID26
DECL|PMC_PCDR0_PID27|macro|PMC_PCDR0_PID27
DECL|PMC_PCDR0_PID28|macro|PMC_PCDR0_PID28
DECL|PMC_PCDR0_PID29|macro|PMC_PCDR0_PID29
DECL|PMC_PCDR0_PID30|macro|PMC_PCDR0_PID30
DECL|PMC_PCDR0_PID31|macro|PMC_PCDR0_PID31
DECL|PMC_PCDR0_PID8|macro|PMC_PCDR0_PID8
DECL|PMC_PCDR0_PID9|macro|PMC_PCDR0_PID9
DECL|PMC_PCDR0|member|__O uint32_t PMC_PCDR0; /**< \brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 */
DECL|PMC_PCDR1_PID32|macro|PMC_PCDR1_PID32
DECL|PMC_PCDR1_PID33|macro|PMC_PCDR1_PID33
DECL|PMC_PCDR1_PID34|macro|PMC_PCDR1_PID34
DECL|PMC_PCDR1|member|__O uint32_t PMC_PCDR1; /**< \brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 */
DECL|PMC_PCER0_PID10|macro|PMC_PCER0_PID10
DECL|PMC_PCER0_PID11|macro|PMC_PCER0_PID11
DECL|PMC_PCER0_PID12|macro|PMC_PCER0_PID12
DECL|PMC_PCER0_PID13|macro|PMC_PCER0_PID13
DECL|PMC_PCER0_PID14|macro|PMC_PCER0_PID14
DECL|PMC_PCER0_PID15|macro|PMC_PCER0_PID15
DECL|PMC_PCER0_PID16|macro|PMC_PCER0_PID16
DECL|PMC_PCER0_PID17|macro|PMC_PCER0_PID17
DECL|PMC_PCER0_PID18|macro|PMC_PCER0_PID18
DECL|PMC_PCER0_PID19|macro|PMC_PCER0_PID19
DECL|PMC_PCER0_PID20|macro|PMC_PCER0_PID20
DECL|PMC_PCER0_PID21|macro|PMC_PCER0_PID21
DECL|PMC_PCER0_PID22|macro|PMC_PCER0_PID22
DECL|PMC_PCER0_PID23|macro|PMC_PCER0_PID23
DECL|PMC_PCER0_PID24|macro|PMC_PCER0_PID24
DECL|PMC_PCER0_PID25|macro|PMC_PCER0_PID25
DECL|PMC_PCER0_PID26|macro|PMC_PCER0_PID26
DECL|PMC_PCER0_PID27|macro|PMC_PCER0_PID27
DECL|PMC_PCER0_PID28|macro|PMC_PCER0_PID28
DECL|PMC_PCER0_PID29|macro|PMC_PCER0_PID29
DECL|PMC_PCER0_PID30|macro|PMC_PCER0_PID30
DECL|PMC_PCER0_PID31|macro|PMC_PCER0_PID31
DECL|PMC_PCER0_PID8|macro|PMC_PCER0_PID8
DECL|PMC_PCER0_PID9|macro|PMC_PCER0_PID9
DECL|PMC_PCER0|member|__O uint32_t PMC_PCER0; /**< \brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 */
DECL|PMC_PCER1_PID32|macro|PMC_PCER1_PID32
DECL|PMC_PCER1_PID33|macro|PMC_PCER1_PID33
DECL|PMC_PCER1_PID34|macro|PMC_PCER1_PID34
DECL|PMC_PCER1|member|__O uint32_t PMC_PCER1; /**< \brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 */
DECL|PMC_PCK_CSS_MAIN_CLK|macro|PMC_PCK_CSS_MAIN_CLK
DECL|PMC_PCK_CSS_MCK|macro|PMC_PCK_CSS_MCK
DECL|PMC_PCK_CSS_Msk|macro|PMC_PCK_CSS_Msk
DECL|PMC_PCK_CSS_PLLA_CLK|macro|PMC_PCK_CSS_PLLA_CLK
DECL|PMC_PCK_CSS_PLLB_CLK|macro|PMC_PCK_CSS_PLLB_CLK
DECL|PMC_PCK_CSS_Pos|macro|PMC_PCK_CSS_Pos
DECL|PMC_PCK_CSS_SLOW_CLK|macro|PMC_PCK_CSS_SLOW_CLK
DECL|PMC_PCK_CSS|macro|PMC_PCK_CSS
DECL|PMC_PCK_PRES_CLK_16|macro|PMC_PCK_PRES_CLK_16
DECL|PMC_PCK_PRES_CLK_1|macro|PMC_PCK_PRES_CLK_1
DECL|PMC_PCK_PRES_CLK_2|macro|PMC_PCK_PRES_CLK_2
DECL|PMC_PCK_PRES_CLK_32|macro|PMC_PCK_PRES_CLK_32
DECL|PMC_PCK_PRES_CLK_4|macro|PMC_PCK_PRES_CLK_4
DECL|PMC_PCK_PRES_CLK_64|macro|PMC_PCK_PRES_CLK_64
DECL|PMC_PCK_PRES_CLK_8|macro|PMC_PCK_PRES_CLK_8
DECL|PMC_PCK_PRES_Msk|macro|PMC_PCK_PRES_Msk
DECL|PMC_PCK_PRES_Pos|macro|PMC_PCK_PRES_Pos
DECL|PMC_PCK_PRES|macro|PMC_PCK_PRES
DECL|PMC_PCK|member|__IO uint32_t PMC_PCK[3]; /**< \brief (Pmc Offset: 0x0040) Programmable Clock 0 Register */
DECL|PMC_PCSR0_PID10|macro|PMC_PCSR0_PID10
DECL|PMC_PCSR0_PID11|macro|PMC_PCSR0_PID11
DECL|PMC_PCSR0_PID12|macro|PMC_PCSR0_PID12
DECL|PMC_PCSR0_PID13|macro|PMC_PCSR0_PID13
DECL|PMC_PCSR0_PID14|macro|PMC_PCSR0_PID14
DECL|PMC_PCSR0_PID15|macro|PMC_PCSR0_PID15
DECL|PMC_PCSR0_PID16|macro|PMC_PCSR0_PID16
DECL|PMC_PCSR0_PID17|macro|PMC_PCSR0_PID17
DECL|PMC_PCSR0_PID18|macro|PMC_PCSR0_PID18
DECL|PMC_PCSR0_PID19|macro|PMC_PCSR0_PID19
DECL|PMC_PCSR0_PID20|macro|PMC_PCSR0_PID20
DECL|PMC_PCSR0_PID21|macro|PMC_PCSR0_PID21
DECL|PMC_PCSR0_PID22|macro|PMC_PCSR0_PID22
DECL|PMC_PCSR0_PID23|macro|PMC_PCSR0_PID23
DECL|PMC_PCSR0_PID24|macro|PMC_PCSR0_PID24
DECL|PMC_PCSR0_PID25|macro|PMC_PCSR0_PID25
DECL|PMC_PCSR0_PID26|macro|PMC_PCSR0_PID26
DECL|PMC_PCSR0_PID27|macro|PMC_PCSR0_PID27
DECL|PMC_PCSR0_PID28|macro|PMC_PCSR0_PID28
DECL|PMC_PCSR0_PID29|macro|PMC_PCSR0_PID29
DECL|PMC_PCSR0_PID30|macro|PMC_PCSR0_PID30
DECL|PMC_PCSR0_PID31|macro|PMC_PCSR0_PID31
DECL|PMC_PCSR0_PID8|macro|PMC_PCSR0_PID8
DECL|PMC_PCSR0_PID9|macro|PMC_PCSR0_PID9
DECL|PMC_PCSR0|member|__I uint32_t PMC_PCSR0; /**< \brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 */
DECL|PMC_PCSR1_PID32|macro|PMC_PCSR1_PID32
DECL|PMC_PCSR1_PID33|macro|PMC_PCSR1_PID33
DECL|PMC_PCSR1_PID34|macro|PMC_PCSR1_PID34
DECL|PMC_PCSR1|member|__I uint32_t PMC_PCSR1; /**< \brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 */
DECL|PMC_SCDR_PCK0|macro|PMC_SCDR_PCK0
DECL|PMC_SCDR_PCK1|macro|PMC_SCDR_PCK1
DECL|PMC_SCDR_PCK2|macro|PMC_SCDR_PCK2
DECL|PMC_SCDR_UDP|macro|PMC_SCDR_UDP
DECL|PMC_SCDR|member|__O uint32_t PMC_SCDR; /**< \brief (Pmc Offset: 0x0004) System Clock Disable Register */
DECL|PMC_SCER_PCK0|macro|PMC_SCER_PCK0
DECL|PMC_SCER_PCK1|macro|PMC_SCER_PCK1
DECL|PMC_SCER_PCK2|macro|PMC_SCER_PCK2
DECL|PMC_SCER_UDP|macro|PMC_SCER_UDP
DECL|PMC_SCER|member|__O uint32_t PMC_SCER; /**< \brief (Pmc Offset: 0x0000) System Clock Enable Register */
DECL|PMC_SCSR_PCK0|macro|PMC_SCSR_PCK0
DECL|PMC_SCSR_PCK1|macro|PMC_SCSR_PCK1
DECL|PMC_SCSR_PCK2|macro|PMC_SCSR_PCK2
DECL|PMC_SCSR_UDP|macro|PMC_SCSR_UDP
DECL|PMC_SCSR|member|__I uint32_t PMC_SCSR; /**< \brief (Pmc Offset: 0x0008) System Clock Status Register */
DECL|PMC_SR_CFDEV|macro|PMC_SR_CFDEV
DECL|PMC_SR_CFDS|macro|PMC_SR_CFDS
DECL|PMC_SR_FOS|macro|PMC_SR_FOS
DECL|PMC_SR_LOCKA|macro|PMC_SR_LOCKA
DECL|PMC_SR_LOCKB|macro|PMC_SR_LOCKB
DECL|PMC_SR_MCKRDY|macro|PMC_SR_MCKRDY
DECL|PMC_SR_MOSCRCS|macro|PMC_SR_MOSCRCS
DECL|PMC_SR_MOSCSELS|macro|PMC_SR_MOSCSELS
DECL|PMC_SR_MOSCXTS|macro|PMC_SR_MOSCXTS
DECL|PMC_SR_OSCSELS|macro|PMC_SR_OSCSELS
DECL|PMC_SR_PCKRDY0|macro|PMC_SR_PCKRDY0
DECL|PMC_SR_PCKRDY1|macro|PMC_SR_PCKRDY1
DECL|PMC_SR_PCKRDY2|macro|PMC_SR_PCKRDY2
DECL|PMC_SR|member|__I uint32_t PMC_SR; /**< \brief (Pmc Offset: 0x0068) Status Register */
DECL|PMC_USB_USBDIV_Msk|macro|PMC_USB_USBDIV_Msk
DECL|PMC_USB_USBDIV_Pos|macro|PMC_USB_USBDIV_Pos
DECL|PMC_USB_USBDIV|macro|PMC_USB_USBDIV
DECL|PMC_USB_USBS|macro|PMC_USB_USBS
DECL|PMC_USB|member|__IO uint32_t PMC_USB; /**< \brief (Pmc Offset: 0x0038) USB Clock Register */
DECL|PMC_WPMR_WPEN|macro|PMC_WPMR_WPEN
DECL|PMC_WPMR_WPKEY_Msk|macro|PMC_WPMR_WPKEY_Msk
DECL|PMC_WPMR_WPKEY_PASSWD|macro|PMC_WPMR_WPKEY_PASSWD
DECL|PMC_WPMR_WPKEY_Pos|macro|PMC_WPMR_WPKEY_Pos
DECL|PMC_WPMR_WPKEY|macro|PMC_WPMR_WPKEY
DECL|PMC_WPMR|member|__IO uint32_t PMC_WPMR; /**< \brief (Pmc Offset: 0x00E4) Write Protection Mode Register */
DECL|PMC_WPSR_WPVSRC_Msk|macro|PMC_WPSR_WPVSRC_Msk
DECL|PMC_WPSR_WPVSRC_Pos|macro|PMC_WPSR_WPVSRC_Pos
DECL|PMC_WPSR_WPVS|macro|PMC_WPSR_WPVS
DECL|PMC_WPSR|member|__I uint32_t PMC_WPSR; /**< \brief (Pmc Offset: 0x00E8) Write Protection Status Register */
DECL|Pmc|typedef|} Pmc;
DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved2|member|__I uint32_t Reserved2[1];
DECL|Reserved3|member|__I uint32_t Reserved3[1];
DECL|Reserved4|member|__I uint32_t Reserved4[1];
DECL|Reserved5|member|__I uint32_t Reserved5[5];
DECL|Reserved6|member|__I uint32_t Reserved6[26];
DECL|Reserved7|member|__I uint32_t Reserved7[5];
DECL|Reserved8|member|__I uint32_t Reserved8[1];
DECL|_SAM4S_PMC_COMPONENT_|macro|_SAM4S_PMC_COMPONENT_
