==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 40.003 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 62.09 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(float (*) [32], float (*) [28][20])' (conv.cc:7:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(float (*) [14][20], float (*) [10][50])' (conv.cc:38:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(float*, float*)' (dense.cc:5:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [32])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'convolution_layer1(float (*) [32], float (*) [28][20])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'max_pool1_layer(float (*) [28][20], float (*) [14][20])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'convolution_layer2(float (*) [14][20], float (*) [10][50])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'max_pool2_layer(float (*) [10][50], float (*) [5][50])' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'flatten_layer(float (*) [5][50], float*)' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(float*, float*)' into 'cnn(float (*) [28], float*)' (cnn.cc:6:0)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'VITIS_LOOP_11_3'(utils.cc:11:22) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cc:11:22)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_7_1'(dense.cc:7:21) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense.cc:7:21)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.176 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.268 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.267 seconds; current allocated memory: 1.113 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_2' (utils.cc:7) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_4' (utils.cc:12) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (conv.cc:15) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_3' (pool.cc:11) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (conv.cc:42) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_9' (conv.cc:53) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_3' (pool.cc:36) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-14' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (flatten.cc:8) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_4' (flatten.cc:17) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (dense.cc:7) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (dense.cc:13) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_3' (conv.cc:15) in function 'cnn' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_11_3' (pool.cc:11) in function 'cnn' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_3' (pool.cc:36) in function 'cnn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_4' (conv.cc:17) in function 'cnn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_5' (conv.cc:18) in function 'cnn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_13_4' (pool.cc:13) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_14_5' (pool.cc:14) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_4' (pool.cc:38) in function 'cnn' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_5' (pool.cc:39) in function 'cnn' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.0.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.2.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.3.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1.4.4' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.157 seconds; current allocated memory: 1.130 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (utils.cc:6:21) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_3' (utils.cc:11:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (conv.cc:14:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (conv.cc:13:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_2' (pool.cc:10:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (pool.cc:9:25) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (conv.cc:41:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (conv.cc:40:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_8' (conv.cc:52:34) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_7' (conv.cc:51:30) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_6' (conv.cc:50:26) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_5' (conv.cc:49:22) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_4' (conv.cc:48:18) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (pool.cc:35:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (pool.cc:34:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_3' (flatten.cc:16:34) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (flatten.cc:15:30) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (dense.cc:11:22) in function 'cnn'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.764 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_3_VITIS_LOOP_12_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_11_3_VITIS_LOOP_12_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'padded_image'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'): Unable to schedule 'load' operation ('padded_image_load_16', conv.cc:14->cnn.cc:21) on array 'padded_image' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'padded_image'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 113, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.701 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' (loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln53', conv.cc:53->cnn.cc:34) of variable 'add64_i', conv.cc:54->cnn.cc:34 on local variable 'empty' and 'load' operation ('p_load', conv.cc:54->cnn.cc:34) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' (loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln53', conv.cc:53->cnn.cc:34) of variable 'add64_i', conv.cc:54->cnn.cc:34 on local variable 'empty' and 'load' operation ('p_load', conv.cc:54->cnn.cc:34) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.447 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('dot', dense.cc:14->cnn.cc:44) and 'select' operation ('select_ln11_3', dense.cc:11->cnn.cc:44).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_11_2_VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.442 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:18->cnn.cc:44) of variable 'sum', activation.cc:19->dense.cc:18->cnn.cc:44 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:18->cnn.cc:44) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln18', activation.cc:18->dense.cc:18->cnn.cc:44) of variable 'sum', activation.cc:19->dense.cc:18->cnn.cc:44 on local variable 'sum' and 'load' operation ('sum_load', activation.cc:19->dense.cc:18->cnn.cc:44) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 18, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_32_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'features2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4' pipeline 'VITIS_LOOP_11_3_VITIS_LOOP_12_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_11_3_VITIS_LOOP_12_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.908 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_0_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_1_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_2_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_3_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_0_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_1_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_2_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_3_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_4_4_0_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_Aem' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3' is 14996 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_biases_1_Rbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_kbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_lbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_mb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_ocq' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_pcA' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_qcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_rcU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_sc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_tde' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_udo' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_vdy' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_wdI' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_xdS' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_yd2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_zec' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3_conv1_weights_1_Aem' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 5.034 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_11_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_ROM_AUTO_1R' to 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_Bew' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' pipeline 'VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_5ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_51_7_VITIS_LOOP_52_8_VITIS_LOOP_53_9_conv2_weights_1_Bew' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 2.832 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' pipeline 'VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_3ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_15_2_VITIS_LOOP_16_3_VITIS_LOOP_17_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_7_1/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.603 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_11_2_VITIS_LOOP_13_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3'.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3_dense_weights_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_cnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_13_3_dense_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_32_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_32_4' pipeline 'VITIS_LOOP_32_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_32_4/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_32_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_25_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_Pipeline_VITIS_LOOP_25_3/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'prediction' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_4ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [RTMG 210-279] Implementing memory 'cnn_conv2_biases_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_padded_image_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_features1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_pool_features1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_features2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_pool_features2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 8.276 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 5.43 seconds; current allocated memory: 1.398 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60 seconds. CPU system time: 37 seconds. Elapsed time: 174.623 seconds; current allocated memory: 330.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
ERROR: [HLS 207-1263] expected ';' after top level declarator (./../Headers/definitions.h:54:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.814 seconds; current allocated memory: 0.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
ERROR: [HLS 207-3339] no matching function for call to 'convolution_layer1' (cnn.cc:75:3)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') for 2nd argument (./conv.h:7:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'max_pool_layer2' (cnn.cc:101:3)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.709 seconds; current allocated memory: 1.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
ERROR: [HLS 207-3339] no matching function for call to 'convolution_layer1' (cnn.cc:75:3)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') for 2nd argument (./conv.h:7:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.003 seconds; current allocated memory: 1.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
ERROR: [HLS 207-2709] 'image' declared as array of references of type 'hls::stream_of_blocks<raw> &' (aka 'stream_of_blocks<float [28][28]> &') (cnn.cc:39:47)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.095 seconds; current allocated memory: 1.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2976] no template named 'steam_of_blocks' in namespace 'hls'; did you mean 'stream_of_blocks'? (./utils.h:5:38)
INFO: [HLS 207-4436] 'stream_of_blocks' declared here (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:204:7)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [14][14]' vs 'float [14][14][2]') (cnn.cc:7:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:55:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [10][10]' vs 'float [10][10][5]') (cnn.cc:8:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:56:15)
ERROR: [HLS 207-3434] typedef redefinition with different types ('float [5][5]' vs 'float [5][5][5]') (cnn.cc:9:15)
INFO: [HLS 207-71] previous definition is here (./../Headers/definitions.h:57:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'forward' (cnn.cc:35:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.794 seconds; current allocated memory: 1.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
ERROR: [HLS 207-3340] no matching constructor for initialization of 'hls::write_lock<raw>' (aka 'write_lock<float [28][28]>') (conv.cc:10:23)
INFO: [HLS 207-4378] candidate constructor (the implicit copy constructor) not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'const hls::write_lock<float [28][28]>' for 1st argument (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:158:7)
INFO: [HLS 207-4378] candidate constructor not viable: no known conversion from 'hls::stream_of_blocks<conv1>' (aka 'stream_of_blocks<float [28][28][2]>') to 'stream_of_blocks<float [28][28]> &' for 1st argument (C:/Appl/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\hls_streamofblocks.h:163:66)
ERROR: [HLS 207-3777] use of undeclared identifier 'features_lock'; did you mean 'feature_lock'? (conv.cc:28:21)
INFO: [HLS 207-4436] 'feature_lock' declared here (conv.cc:10:23)
ERROR: [HLS 207-3777] use of undeclared identifier 'ReLU'; did you mean 'ReLU1'? (conv.cc:28:46)
INFO: [HLS 207-4436] 'ReLU1' declared here (./activation.h:6:7)
ERROR: [HLS 207-3777] use of undeclared identifier 'ReLU'; did you mean 'ReLU1'? (conv.cc:58:46)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 20.001 seconds; current allocated memory: 1.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'in_locks'; did you mean 'in_lock'? (pool.cc:22:39)
INFO: [HLS 207-4436] 'in_lock' declared here (pool.cc:9:24)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 55.636 seconds; current allocated memory: 1.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:57:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (cnn.cc:57:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 65.189 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-274] In 'VITIS_LOOP_55_1', Pragma conflict happens on 'UNROLL' and 'DATAFLOW' pragmas: Complete unroll will break the loop dataflow (cnn.cc:55:19)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 76.458 seconds; current allocated memory: 3.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 65.122 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'clone_for_rows' is marked as complete unroll implied by the pipeline pragma (cnn.cc:23:25)
INFO: [HLS 214-291] Loop 'clone_for_cols' is marked as complete unroll implied by the pipeline pragma (cnn.cc:24:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_2' is marked as complete unroll implied by the pipeline pragma (flatten.cc:16:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_3' is marked as complete unroll implied by the pipeline pragma (flatten.cc:17:38)
INFO: [HLS 214-291] Loop 'loop_over_col' is marked as complete unroll implied by the pipeline pragma (pool.cc:48:17)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:50:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:51:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (conv.cc:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_3' is marked as complete unroll implied by the pipeline pragma (conv.cc:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:49:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:38)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:18:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:39)
INFO: [HLS 214-291] Loop 'col_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:18:12)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:20:30)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:21:34)
INFO: [HLS 214-186] Unrolling loop 'clone_for_rows' (cnn.cc:23:25) in function 'cnn' completely with a factor of 28 (cnn.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_cols' (cnn.cc:24:26) in function 'cnn' completely with a factor of 28 (cnn.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (cnn.cc:55:19) in function 'forward' completely with a factor of 10 (cnn.cc:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_2' (flatten.cc:16:19) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_3' (flatten.cc:17:38) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_map' (pool.cc:44:24) in function 'max_pool2_layer' completely with a factor of 5 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_col' (pool.cc:48:17) in function 'max_pool2_layer' completely with a factor of 5 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:50:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:51:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (conv.cc:47:19) in function 'convolution_layer2' completely with a factor of 10 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_3' (conv.cc:48:26) in function 'convolution_layer2' completely with a factor of 10 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_4' (conv.cc:49:30) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_5' (conv.cc:50:34) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_6' (conv.cc:51:38) in function 'convolution_layer2' completely with a factor of 2 (conv.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:18:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:19:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'filter_loop' (conv.cc:14:22) in function 'convolution_layer1' completely with a factor of 2 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'col_loop' (conv.cc:18:12) in function 'convolution_layer1' completely with a factor of 28 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:20:30) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:21:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:7:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>, float*)' (dense.cc:5:0)
INFO: [HLS 214-248] Applying array_partition to 'padded_image': Complete partitioning on dimension 1. (cnn.cc:42:29)
INFO: [HLS 214-248] Applying array_partition to 'features1': Complete partitioning on dimension 1. (cnn.cc:43:34)
INFO: [HLS 214-248] Applying array_partition to 'pool_features1': Complete partitioning on dimension 1. (cnn.cc:44:34)
INFO: [HLS 214-248] Applying array_partition to 'features2': Complete partitioning on dimension 1. (cnn.cc:45:34)
INFO: [HLS 214-248] Applying array_partition to 'pool_features2': Complete partitioning on dimension 1. (cnn.cc:46:34)
INFO: [HLS 214-248] Applying array_partition to 'img_stream': Complete partitioning on dimension 1. (cnn.cc:19:29)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 333 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:25:24)
INFO: [HLS 214-115] Multiple burst reads of length 451 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:25:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 34 seconds. CPU system time: 2 seconds. Elapsed time: 385.932 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 14.298 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.855 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (flatten.cc:3) in function 'flatten_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-1628] Stream-of-block variable 'padded_image.9' cannot be used in non dataflow region
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96 seconds. CPU system time: 5 seconds. Elapsed time: 514.355 seconds; current allocated memory: 157.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.907 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-3339] no matching function for call to 'dense_layer' (cnn.cc:83:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream_of_blocks<flat> [10]' to 'hls::stream_of_blocks<flat>' (aka 'stream_of_blocks<float [1250]>') for 1st argument (./dense.h:6:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 11.947 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 7.364 seconds; current allocated memory: 0.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 11.898 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.512 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 37.321 seconds; current allocated memory: 0.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.676 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.974 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.443 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.198 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.37 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.334 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.125 seconds; current allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.414 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.77 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.087 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.257 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.605 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.478 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.852 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.932 seconds; current allocated memory: 0.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.636 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 14.364 seconds; current allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 14.528 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.373 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,128000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.262 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,1280000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.965 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.948 seconds; current allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.608 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.624 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.412 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 6.019 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.49 seconds; current allocated memory: 0.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.677 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.714 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.62 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 15.259 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.37 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 25.849 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.068 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.749 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -ldflags -Wl,--stack,12800000000 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 26.437 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.676 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 13.791 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.446 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 13.616 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.686 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.425 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.439 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.476 seconds; current allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.316 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.81 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.775 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 8.293 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.782 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.477 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.871 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 13.672 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 17.721 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.745 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 40.383 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 39.77 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.236 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.558 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 40.493 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.431 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.593 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 40.647 seconds; current allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.773 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.721 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.031 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 19.925 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 23.098 seconds; current allocated memory: 0.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.777 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.516 seconds; current allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 20.656 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 18.061 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 12.555 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.496 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.543 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 14.515 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.852 seconds; current allocated memory: 0.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 6.361 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 39.371 seconds; current allocated memory: 0.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.468 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.431 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 28.341 seconds; current allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.525 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.887 seconds; current allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 11.619 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 12.475 seconds; current allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 27.917 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 17.058 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-2972] no member named 'cout' in namespace 'std' (cnn.cc:24:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.19 seconds; current allocated memory: 1.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 61.633 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (conv.cc:54:19) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (conv.cc:55:24) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' completely with a factor of 20 (conv.cc:43:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' has been removed because the loop is unrolled completely (conv.cc:43:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:22:11) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' has been removed because the loop is unrolled completely (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(hls::stream_of_blocks<float [32][32], 2>&, hls::stream_of_blocks<float [28][28][20], 2>&)' (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(hls::stream_of_blocks<float [14][14][20], 2>&, hls::stream_of_blocks<float [10][10][50], 2>&)' (conv.cc:43:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>&, float*)' (dense.cc:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:26:25) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 219.414 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 56 seconds. CPU system time: 0 seconds. Elapsed time: 57.094 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 6.855 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-1628] Stream-of-block variable 'img_stream' cannot be used in non dataflow region
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 190 seconds. CPU system time: 5 seconds. Elapsed time: 463.498 seconds; current allocated memory: 141.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn.cc:23:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cnn.cc
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/conv_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/conv_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '../Headers/dense_weights.cc' ... 
WARNING: [HLS 207-953] #pragma once in main file (../Headers/dense_weights.cc:5:9)
INFO: [HLS 200-10] Analyzing design file 'flatten.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 62.056 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:52:35)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:53:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_5' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_6' is marked as complete unroll implied by the pipeline pragma (conv.cc:56:25)
INFO: [HLS 214-291] Loop 'loop_over_columns' is marked as complete unroll implied by the pipeline pragma (pool.cc:16:21)
INFO: [HLS 214-291] Loop 'loop_over_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:19:34)
INFO: [HLS 214-291] Loop 'loop_over_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:20:39)
INFO: [HLS 214-291] Loop 'kr_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:22:11)
INFO: [HLS 214-291] Loop 'kc_loop' is marked as complete unroll implied by the pipeline pragma (conv.cc:23:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (dense.cc:9:21) in function 'dense_layer' completely with a factor of 10 (dense.cc:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (flatten.cc:14:30) in function 'flatten_layer' completely with a factor of 5 (flatten.cc:5:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_map' (pool.cc:45:24) in function 'max_pool2_layer' partially with a factor of 10 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:52:35) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:53:38) in function 'max_pool2_layer' completely with a factor of 2 (pool.cc:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (conv.cc:49:20) in function 'convolution_layer2' partially with a factor of 10 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (conv.cc:54:19) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_5' (conv.cc:55:24) in function 'convolution_layer2' completely with a factor of 5 (conv.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' completely with a factor of 20 (conv.cc:43:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_56_6' (conv.cc:56:25) in function 'convolution_layer2' has been removed because the loop is unrolled completely (conv.cc:43:0)
INFO: [HLS 214-188] Unrolling loop 'loop_over_maps' (pool.cc:12:25) in function 'max_pool1_layer' partially with a factor of 10 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' completely with a factor of 14 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_columns' (pool.cc:16:21) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pr' (pool.cc:19:34) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' completely with a factor of 2 (pool.cc:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'loop_over_pc' (pool.cc:20:39) in function 'max_pool1_layer' has been removed because the loop is unrolled completely (pool.cc:7:0)
INFO: [HLS 214-188] Unrolling loop 'filter_loop' (conv.cc:15:22) in function 'convolution_layer1' partially with a factor of 10 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kr_loop' (conv.cc:22:11) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
INFO: [HLS 214-186] Unrolling loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' completely with a factor of 5 (conv.cc:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'kc_loop' (conv.cc:23:34) in function 'convolution_layer1' has been removed because the loop is unrolled completely (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer1(hls::stream_of_blocks<float [32][32], 2>&, hls::stream_of_blocks<float [28][28][20], 2>&)' (conv.cc:8:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution_layer2(hls::stream_of_blocks<float [14][14][20], 2>&, hls::stream_of_blocks<float [10][10][50], 2>&)' (conv.cc:43:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'softmax(float*, float*)' (activation.cc:9:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, float*)' into 'dense_layer(hls::stream_of_blocks<float [1250], 2>&, float*)' (dense.cc:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3'(activation.cc:25:26) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:25:26)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4'(activation.cc:32:22) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation.cc:32:22)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows'(cnn.cc:26:25) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cc:26:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 218.219 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 56.914 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.545 seconds; current allocated memory: 1.198 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_2' (utils.cc:9) in function 'normalization_and_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (dense.cc:12) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (activation.cc:13) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (activation.cc:18) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (activation.cc:25) in function 'dense_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_4' (activation.cc:32) in function 'dense_layer' automatically.
INFO: [XFORM 203-102] Partitioning array 'dense_weights_1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_weights_1' in dimension 3 automatically.
ERROR: [HLS 200-979] Variable 'img_stream' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'img_stream' has write operations in process function 'Block_entry3_proc' (cnn.cc:6:23).
INFO: [HLS 200-992] Variable 'img_stream' has read and write operations in process function 'Loop_clone_for_rows_proc' (cnn.cc:20).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 187 seconds. CPU system time: 4 seconds. Elapsed time: 459.906 seconds; current allocated memory: 142.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./SP_CNN/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'activation.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
ERROR: [HLS 207-34] redefinition of parameter 'image' (./cnn.h:14:62)
INFO: [HLS 207-70] previous declaration is here (./cnn.h:14:49)
ERROR: [HLS 207-34] redefinition of parameter 'image' (cnn.cc:53:62)
INFO: [HLS 207-70] previous declaration is here (cnn.cc:53:49)
ERROR: [HLS 207-3801] unknown type name 'img_stream' (cnn.cc:55:36)
WARNING: [HLS 207-5075] parentheses were disambiguated as a function declaration (cnn.cc:55:35)
INFO: [HLS 207-4085] add a pair of parentheses to declare a variable (cnn.cc:55:36)
ERROR: [HLS 207-3337] type 'hls::stream_of_blocks<raw>' (aka 'stream_of_blocks<float [28][28]>') does not provide a subscript operator (cnn.cc:59:20)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.806 seconds; current allocated memory: 1.168 MB.
