{"vcs1":{"timestamp_begin":1741686335.587312245, "rt":7.30, "ut":6.96, "st":0.26}}
{"vcselab":{"timestamp_begin":1741686342.965187324, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741686343.307047580, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741686335.270497578}
{"VCS_COMP_START_TIME": 1741686335.270497578}
{"VCS_COMP_END_TIME": 1741686343.652015976}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378644}}
{"vcselab": {"peak_mem": 174728}}
