

================================================================
== Vitis HLS Report for 'axi4_conv2D'
================================================================
* Date:           Thu Sep 28 12:30:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  0.910 us|  0.910 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144  |axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     563|   1119|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     672|   1198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144  |axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |        0|   0|  563|  1119|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                           |                                                     |        0|   0|  563|  1119|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          8|    1|          8|
    |weights_address0  |  25|          6|    4|         24|
    |weights_address1  |  21|          5|    4|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             |  79|         19|    9|         52|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   7|   0|    7|          0|
    |empty_reg_255                                                                |  21|   0|   21|          0|
    |grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln840_reg_260                                                          |   8|   0|    8|          0|
    |weights_load_1_reg_195                                                       |   8|   0|    8|          0|
    |weights_load_2_reg_200                                                       |   8|   0|    8|          0|
    |weights_load_3_reg_215                                                       |   8|   0|    8|          0|
    |weights_load_4_reg_220                                                       |   8|   0|    8|          0|
    |weights_load_5_reg_235                                                       |   8|   0|    8|          0|
    |weights_load_6_reg_240                                                       |   8|   0|    8|          0|
    |weights_load_7_reg_265                                                       |   8|   0|    8|          0|
    |weights_load_8_reg_270                                                       |   8|   0|    8|          0|
    |weights_load_reg_180                                                         |   8|   0|    8|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 109|   0|  109|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   axi4_conv2D|  return value|
|image_in_address0   |  out|    6|   ap_memory|      image_in|         array|
|image_in_ce0        |  out|    1|   ap_memory|      image_in|         array|
|image_in_q0         |   in|    8|   ap_memory|      image_in|         array|
|image_in_address1   |  out|    6|   ap_memory|      image_in|         array|
|image_in_ce1        |  out|    1|   ap_memory|      image_in|         array|
|image_in_q1         |   in|    8|   ap_memory|      image_in|         array|
|image_out_address0  |  out|    4|   ap_memory|     image_out|         array|
|image_out_ce0       |  out|    1|   ap_memory|     image_out|         array|
|image_out_we0       |  out|    1|   ap_memory|     image_out|         array|
|image_out_d0        |  out|    8|   ap_memory|     image_out|         array|
|weights_address0    |  out|    4|   ap_memory|       weights|         array|
|weights_ce0         |  out|    1|   ap_memory|       weights|         array|
|weights_q0          |   in|    8|   ap_memory|       weights|         array|
|weights_address1    |  out|    4|   ap_memory|       weights|         array|
|weights_ce1         |  out|    1|   ap_memory|       weights|         array|
|weights_q1          |   in|    8|   ap_memory|       weights|         array|
|bias                |   in|   32|     ap_none|          bias|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

