Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_bench_rx_behav xil_defaultlib.Test_bench_rx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_dato_recibido' [C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sim_1/new/Test_bench_rx.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'i_entrada_rx' [C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sim_1/new/Test_bench_rx.v:58]
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ALU.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehemias/Desktop/facu/repo/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baud_gen
Compiling module xil_defaultlib.TX
Compiling module xil_defaultlib.RX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Interface
Compiling module xil_defaultlib.Test_bench_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_bench_rx_behav
