0.7
2020.2
Nov 18 2020
09:47:47
D:/DLL_11111102/lab1-1/Circuit_Boolean_CA.v,1678776100,verilog,,D:/DLL_11111102/lab1-1/t_Circuit_Boolean_CA.v,,Circuit_Boolean_CA,,,,,,,,
D:/DLL_11111102/lab1-1/lab1_1/Circuit_with_UDP_02467.v,1678779124,verilog,,D:/DLL_11111102/lab1-1/lab1_1/t_Circuit_with_UDP_02467.v,,Circuit_with_UDP_02467;UDP_02467,,,,,,,,
D:/DLL_11111102/lab1-1/lab1_1/lab1_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/DLL_11111102/lab1-1/lab1_1/t_Circuit_with_UDP_02467.v,1678779213,verilog,,,,t_Circuit_with_UDP_02467,,,,,,,,
D:/DLL_11111102/lab1-1/t_Circuit_Boolean_CA.v,1678776258,verilog,,,,t_Circuit_Boolean_CA,,,,,,,,
