
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-06-12" />
<meta name="CreateTime" content="1686599784" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms, and how to import a VHDL design" />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-12" />
<meta name="ModifiedTime" content="1686599784" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vhdlinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Introducing VHDL In">Introducing VHDL In</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="chap1.html#pgfId-1014263">1</a></h2>
<h2> <a id="pgfId-66626"></a><a href="chap1.html#pgfId-1014265">Introducing VHDL In</a></h2>
<p> <a id="pgfId-66628"></a><a href="chap1.html#pgfId-1019873">Licensing Requirements</a></p>
<p> <a id="pgfId-66630"></a><a href="chap1.html#pgfId-1015446">Uses of VHDL In</a></p>
<p> <a id="pgfId-66632"></a><a href="chap1.html#pgfId-1014319">Other Cadence Products Used with VHDL In</a></p>
<dd> <a id="pgfId-66634"></a><a href="chap1.html#pgfId-1015582">The ncvhdl Parser</a></dd>
<p> <a id="pgfId-66636"></a><a href="chap1.html#pgfId-1017105">Design Flow Using VHDL In</a></p>
<p> <a id="pgfId-66638"></a><a href="chap1.html#pgfId-1014415">VHDL In Software Directory</a></p>
<p> <a id="pgfId-66640"></a><a href="chap1.html#pgfId-1014431">Starting Options and Requirements</a></p>
<dd> <a id="pgfId-66642"></a><a href="chap1.html#pgfId-1014433">Starting Options</a></dd>
<dd> <a id="pgfId-66644"></a><a href="chap1.html#pgfId-1014446">Input Requirements</a></dd>
<p> <a id="pgfId-66646"></a><a href="chap1.html#pgfId-1014461">Conversion Limitations</a></p>
<h2> <a href="chap2.html#pgfId-1032497">1</a></h2>
<h2> <a id="pgfId-66650"></a><a href="chap2.html#pgfId-1032500">Getting Started with VHDL In</a></h2>
<p> <a id="pgfId-66652"></a><a href="chap2.html#pgfId-1032519">Introduction</a></p>
<p> <a id="pgfId-66654"></a><a href="chap2.html#pgfId-1032530">Setting Up the Library Environment </a></p>
<dd> <a id="pgfId-66656"></a><a href="chap2.html#pgfId-1032532">Setting Up the cds.lib File</a></dd>
<dd> <a id="pgfId-66658"></a><a href="chap2.html#pgfId-1032551">Using the Text Editor</a></dd>
<dd> <a id="pgfId-66660"></a><a href="chap2.html#pgfId-1032578">Using the CIW</a></dd>
<p> <a id="pgfId-66662"></a><a href="chap2.html#pgfId-1032705">Starting VHDL In in Standalone Mode</a></p>
<p> <a id="pgfId-66664"></a><a href="chap2.html#pgfId-1032723">Starting VHDL In with Virtuoso Studio Design Environment</a></p>
<dd> <a id="pgfId-66666"></a><a href="chap2.html#pgfId-1032730">CIW Menu Options</a></dd>
<p> <a id="pgfId-66668"></a><a href="chap2.html#pgfId-1038759">Using SKILL APIs</a></p>
<h2> <a href="chap3.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66672"></a><a href="chap3.html#pgfId-1014264">VHDL In Forms</a></h2>
<p> <a id="pgfId-66674"></a><a href="chap3.html#pgfId-1015584">VHDL Import Form</a></p>
<dd> <a id="pgfId-66676"></a><a href="chap3.html#pgfId-1014315">Import Options</a></dd>
<dd> <a id="pgfId-66678"></a><a href="chap3.html#pgfId-1014386">Power</a></dd>
<dd> <a id="pgfId-66680"></a><a href="chap3.html#pgfId-1014409">Ground</a></dd>
<p> <a id="pgfId-66682"></a><a href="chap3.html#pgfId-1014433">Schematic Generation Options Tab Page</a></p>
<h2> <a href="chap4.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66686"></a><a href="chap4.html#pgfId-1014264">Importing a Simple VHDL Design</a></h2>
<p> <a id="pgfId-66688"></a><a href="chap4.html#pgfId-1014291">Introduction to the Example Design</a></p>
<p> <a id="pgfId-66690"></a><a href="chap4.html#pgfId-1014303">Checklist Before Importing a Design</a></p>
<p> <a id="pgfId-66692"></a><a href="chap4.html#pgfId-1014337">Setting Up the Library Environment</a></p>
<p> <a id="pgfId-66694"></a><a href="chap4.html#pgfId-1014378">Importing to VHDL Cells</a></p>
<dd> <a id="pgfId-66696"></a><a href="chap4.html#pgfId-1014383">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-66698"></a><a href="chap4.html#pgfId-1014479">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-66700"></a><a href="chap4.html#pgfId-1014499">Viewing the Results</a></dd>
<p> <a id="pgfId-66702"></a><a href="chap4.html#pgfId-1014583">Importing to a Netlist</a></p>
<dd> <a id="pgfId-66704"></a><a href="chap4.html#pgfId-1014589">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-66706"></a><a href="chap4.html#pgfId-1014634">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-66708"></a><a href="chap4.html#pgfId-1014649">Viewing the Results</a></dd>
<p> <a id="pgfId-66710"></a><a href="chap4.html#pgfId-1014722">Importing to a Schematic</a></p>
<dd> <a id="pgfId-66712"></a><a href="chap4.html#pgfId-1014725">Setting Up the VHDL Import Form</a></dd>
<dd> <a id="pgfId-66714"></a><a href="chap4.html#pgfId-1014750">Creating a New Target Library</a></dd>
<dd> <a id="pgfId-66716"></a><a href="chap4.html#pgfId-1014758">Viewing the Results</a></dd>
<h2> <a href="chap5.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66720"></a><a href="chap5.html#pgfId-1014264">Importing a Complex VHDL Design (RISC Processor Unit)</a></h2>
<p> <a id="pgfId-66722"></a><a href="chap5.html#pgfId-1014295">Overview</a></p>
<p> <a id="pgfId-66724"></a><a href="chap5.html#pgfId-1014308">RPU Design Structure</a></p>
<p> <a id="pgfId-66726"></a><a href="chap5.html#pgfId-1014330">Setting Up the VHDL Import Form</a></p>
<p> <a id="pgfId-66728"></a><a href="chap5.html#pgfId-1014435">Specifying Schematic Generation Options</a></p>
<p> <a id="pgfId-66730"></a><a href="chap5.html#pgfId-1014488">Creating a Target Library</a></p>
<p> <a id="pgfId-66732"></a><a href="chap5.html#pgfId-1014505">Viewing Error and Log Files</a></p>
<p> <a id="pgfId-66734"></a><a href="chap5.html#pgfId-1014521">Viewing the Results</a></p>
<dd> <a id="pgfId-66736"></a><a href="chap5.html#pgfId-1014526">Accessing the Symbol Editor</a></dd>
<dd> <a id="pgfId-66738"></a><a href="chap5.html#pgfId-1014563">Viewing the Schematic</a></dd>
<h2> <a href="chap6.html#pgfId-1015705">1</a></h2>
<h2> <a id="pgfId-66742"></a><a href="chap6.html#pgfId-1015708">Conversion Issues</a></h2>
<p> <a id="pgfId-66744"></a><a href="chap6.html#pgfId-1014288">Introduction</a></p>
<p> <a id="pgfId-66746"></a><a href="chap6.html#pgfId-1014296">Binding Issues</a></p>
<dd> <a id="pgfId-66748"></a><a href="chap6.html#pgfId-1014315">One Component, Multiple Entity/Architecture Pairs</a></dd>
<dd> <a id="pgfId-66750"></a><a href="chap6.html#pgfId-1014329">One Entity, Multiple Components</a></dd>
<p> <a id="pgfId-66752"></a><a href="chap6.html#pgfId-1014360">Case Sensitivity Issues</a></p>
<dd> <a id="pgfId-66754"></a><a href="chap6.html#pgfId-1014369">Possible VHDL Design Import Errors</a></dd>
<dd> <a id="pgfId-66756"></a><a href="chap6.html#pgfId-1014385">Object Search in OA</a></dd>
<p> <a id="pgfId-66758"></a><a href="chap6.html#pgfId-1014457">Other Issues</a></p>
<dd> <a id="pgfId-66760"></a><a href="chap6.html#pgfId-1014458">Signal Declarations</a></dd>
<dd> <a id="pgfId-66762"></a><a href="chap6.html#pgfId-1016045">Vector Nets</a></dd>
<dd> <a id="pgfId-66764"></a><a href="chap6.html#pgfId-1014477">Noninteger Vector Indices</a></dd>
<dd> <a id="pgfId-66766"></a><a href="chap6.html#pgfId-1014509">Buffer Ports</a></dd>
<dd> <a id="pgfId-66768"></a><a href="chap6.html#pgfId-1014516">Port Conversion Functions</a></dd>
<dd> <a id="pgfId-66770"></a><a href="chap6.html#pgfId-1014531">Attribute Specifications</a></dd>
<dd> <a id="pgfId-66772"></a><a href="chap6.html#pgfId-1014538">Importing Generics</a></dd>
<dd> <a id="pgfId-66774"></a><a href="chap6.html#pgfId-1014559">Component Declarations</a></dd>
<dd> <a id="pgfId-66776"></a><a href="chap6.html#pgfId-1014569">Port Maps</a></dd>
<dd> <a id="pgfId-66778"></a><a href="chap6.html#pgfId-1014579">Concurrent Assignment Statements</a></dd>
<dd> <a id="pgfId-66780"></a><a href="chap6.html#pgfId-1014600">Behavioral View for Continuous Signal Assignment Statements</a></dd>
<dd> <a id="pgfId-66782"></a><a href="chap6.html#pgfId-1014606">Power and Ground Signals</a></dd>
<p> <a id="pgfId-66784"></a><a href="chap6.html#pgfId-1014620">Nontranslatable Structural VHDL Constructs</a></p>
<dd> <a id="pgfId-66786"></a><a href="chap6.html#pgfId-1014623">Port Subtypes and Modes</a></dd>
<dd> <a id="pgfId-66788"></a><a href="chap6.html#pgfId-1014663">Constructs in Architectures</a></dd>
<h2> <a href="chap7.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66792"></a><a href="chap7.html#pgfId-1014265">Error Messages</a></h2>
<p> <a id="pgfId-66794"></a><a href="chap7.html#pgfId-1014281">Dialog Boxes</a></p>
<dd> <a id="pgfId-66796"></a><a href="chap7.html#pgfId-1014285">File Name Does Not Exist</a></dd>
<dd> <a id="pgfId-66798"></a><a href="chap7.html#pgfId-1014291">No Target Library Name Specified</a></dd>
<dd> <a id="pgfId-66800"></a><a href="chap7.html#pgfId-1014297">Library Name Not Found</a></dd>
<dd> <a id="pgfId-66802"></a><a href="chap7.html#pgfId-1014303">Import Completed Successfully</a></dd>
<dd> <a id="pgfId-66804"></a><a href="chap7.html#pgfId-1014310">Import Completed with Errors/Warnings</a></dd>
<dd> <a id="pgfId-66806"></a><a href="chap7.html#pgfId-1014316">Import Aborted When Reached Maximum Errors</a></dd>
<p> <a id="pgfId-66808"></a><a href="chap7.html#pgfId-1014323">Text String Error Messages</a></p>
<dd> <a id="pgfId-66810"></a><a href="chap7.html#pgfId-1014326">Overview</a></dd>
<dd> <a id="pgfId-66812"></a><a href="chap7.html#pgfId-1014336">Line Command Errors</a></dd>
<dd> <a id="pgfId-66814"></a><a href="chap7.html#pgfId-1014344">Analyzer Errors</a></dd>
<dd> <a id="pgfId-66816"></a><a href="chap7.html#pgfId-1014352">Parameter File Parsing</a></dd>
<dd> <a id="pgfId-66818"></a><a href="chap7.html#pgfId-1014367">Virtuoso Design Library</a></dd>
<dd> <a id="pgfId-66820"></a><a href="chap7.html#pgfId-1014374">Memory</a></dd>
<dd> <a id="pgfId-66822"></a><a href="chap7.html#pgfId-1014382">General Errors</a></dd>
<p> <a id="pgfId-66824"></a><a href="chap7.html#pgfId-1014389">Using the VHDL Tool Box Status Window</a></p>
<h2> <a href="chap8.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66828"></a><a href="chap8.html#pgfId-1014265">Creating a Parameter File</a></h2>
<p> <a id="pgfId-66830"></a><a href="chap8.html#pgfId-1014277">Parameter File Structure</a></p>
<p> <a id="pgfId-66832"></a><a href="chap8.html#pgfId-1014286">Description of Parameters</a></p>
<h2> <a href="chap9.html#pgfId-1014262">1</a></h2>
<h2> <a id="pgfId-66836"></a><a href="chap9.html#pgfId-1014264">VHDL In Standalone Options</a></h2>
<p> <a id="pgfId-66838"></a><a href="chap9.html#pgfId-1014319">Introduction</a></p>
<p> <a id="pgfId-66840"></a><a href="chap9.html#pgfId-1014341">Getting Help on a VHDL In Command</a></p>
<p> <a id="pgfId-66842"></a><a href="chap9.html#pgfId-1014369">Displaying the Version Number of VHDL In</a></p>
<p> <a id="pgfId-66844"></a><a href="chap9.html#pgfId-1014378">Suppressing Printing of the Copyright Banner</a></p>
<p> <a id="pgfId-66846"></a><a href="chap9.html#pgfId-1014388">Hiding the Display of Schematic Extraction Errors</a></p>
<p> <a id="pgfId-66848"></a><a href="chap9.html#pgfId-1014405">Specifying a cds.lib File</a></p>
<p> <a id="pgfId-66850"></a><a href="chap9.html#pgfId-1014417">Compiling Functional Cellviews</a></p>
<p> <a id="pgfId-66852"></a><a href="chap9.html#pgfId-1014435">Specifying the VHDL WORK Library</a></p>
<p> <a id="pgfId-66854"></a><a href="chap9.html#pgfId-1014443">Ignore Extra Pins on Symbols</a></p>
<p> <a id="pgfId-66856"></a><a href="chap9.html#pgfId-1014450">Speeding Up Run Time</a></p>
<p> <a id="pgfId-66858"></a><a href="chap9.html#pgfId-1014469">Specifying a Schematic Parameter File</a></p>
<p> <a id="pgfId-66860"></a><a href="chap9.html#pgfId-1015936">Specifying Multiple VHDL Source Files</a></p>
<p> <a id="pgfId-66862"></a><a href="chap9.html#pgfId-1014501">TDM and Imported VHDL Design Libraries</a></p>
<dd> <a id="pgfId-66864"></a><a href="chap9.html#pgfId-1016044">VHDL In operation in TDM Mode</a></dd>
<dd> <a id="pgfId-66866"></a><a href="chap9.html#pgfId-1014509">Checking a Library into TDM</a></dd>
<dd> <a id="pgfId-66868"></a><a href="chap9.html#pgfId-1016000">Enabling VHDL93 features</a></dd>
<h2> <a id="pgfId-66870"></a><a href="glossary.html#pgfId-1015541">Glossary</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="chap1.html" id="nex" title="Introducing VHDL In">Introducing VHDL In</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>