[
 {
  "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 43,
    "InstName" : "uFIFO_TX",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/fifo.v",
    "ModuleLine" : 1,
    "ModuleName" : "FIFO"
   },
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 54,
    "InstName" : "uBAUDGEN",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/uart_tx.v",
    "ModuleLine" : 125,
    "ModuleName" : "BAUDGEN"
   },
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 60,
    "InstName" : "uUART_TX",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/uart_tx.v",
    "ModuleLine" : 1,
    "ModuleName" : "UART_TX"
   },
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 74,
    "InstName" : "upll",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/gowin_pll/gowin_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_PLL"
   },
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 102,
    "InstName" : "u_ddr3",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/ddr3_memory_interface/ddr3_memory_interface.v",
    "ModuleLine" : 31236,
    "ModuleName" : "DDR3_Memory_Interface_Top",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "InstLine" : 31321,
      "InstName" : "gw3_top",
      "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "ModuleLine" : 10,
      "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/top.v",
    "InstLine" : 152,
    "InstName" : "u_ddr_test",
    "ModuleFile" : "C:/Users/AlanC/Sipeed/TangMega-138K-example/ddr_memory/eda_proj/src/ddr3_test.v",
    "ModuleLine" : 1,
    "ModuleName" : "ddr3_test"
   }
  ]
 }
]