<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2431" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2431{left:96px;bottom:48px;letter-spacing:-0.13px;}
#t2_2431{left:400px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2431{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2431{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2431{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2431{left:96px;bottom:962px;letter-spacing:0.13px;word-spacing:-0.14px;}
#t7_2431{left:96px;bottom:944px;letter-spacing:0.12px;}
#t8_2431{left:96px;bottom:919px;letter-spacing:0.12px;word-spacing:-0.15px;}
#t9_2431{left:96px;bottom:901px;letter-spacing:0.12px;word-spacing:-0.39px;}
#ta_2431{left:96px;bottom:882px;letter-spacing:0.12px;}
#tb_2431{left:96px;bottom:858px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tc_2431{left:96px;bottom:840px;letter-spacing:0.12px;}
#td_2431{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:0.01px;}
#te_2431{left:96px;bottom:754px;letter-spacing:0.21px;}
#tf_2431{left:96px;bottom:727px;letter-spacing:0.13px;}
#tg_2431{left:96px;bottom:702px;letter-spacing:0.12px;word-spacing:-0.01px;}
#th_2431{left:96px;bottom:684px;letter-spacing:0.14px;word-spacing:-0.04px;}
#ti_2431{left:96px;bottom:665px;letter-spacing:0.12px;word-spacing:-0.68px;}
#tj_2431{left:96px;bottom:647px;letter-spacing:0.09px;word-spacing:0.03px;}
#tk_2431{left:96px;bottom:610px;letter-spacing:0.21px;}
#tl_2431{left:96px;bottom:583px;letter-spacing:0.13px;}
#tm_2431{left:96px;bottom:560px;letter-spacing:0.16px;word-spacing:0.05px;}
#tn_2431{left:96px;bottom:537px;letter-spacing:0.13px;word-spacing:-0.02px;}
#to_2431{left:96px;bottom:513px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tp_2431{left:96px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.1px;}
#tq_2431{left:96px;bottom:476px;letter-spacing:0.1px;}
#tr_2431{left:96px;bottom:458px;letter-spacing:0.13px;word-spacing:-0.06px;}
#ts_2431{left:96px;bottom:435px;letter-spacing:0.16px;word-spacing:0.05px;}
#tt_2431{left:96px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tu_2431{left:96px;bottom:387px;letter-spacing:0.12px;word-spacing:-0.22px;}
#tv_2431{left:96px;bottom:369px;letter-spacing:0.13px;word-spacing:-0.06px;}
#tw_2431{left:96px;bottom:351px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tx_2431{left:96px;bottom:314px;letter-spacing:0.16px;word-spacing:-0.05px;}
#ty_2431{left:96px;bottom:178px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tz_2431{left:96px;bottom:160px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t10_2431{left:96px;bottom:1022px;letter-spacing:0.3px;}
#t11_2431{left:96px;bottom:993px;letter-spacing:0.27px;}
#t12_2431{left:530px;bottom:1022px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t13_2431{left:684px;bottom:993px;letter-spacing:0.25px;}
#t14_2431{left:158px;bottom:281px;letter-spacing:0.16px;}
#t15_2431{left:269px;bottom:281px;letter-spacing:0.16px;}
#t16_2431{left:542px;bottom:281px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t17_2431{left:152px;bottom:258px;letter-spacing:0.2px;}
#t18_2431{left:275px;bottom:258px;letter-spacing:0.17px;}
#t19_2431{left:337px;bottom:258px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1a_2431{left:121px;bottom:235px;letter-spacing:0.15px;word-spacing:0.04px;}
#t1b_2431{left:280px;bottom:235px;letter-spacing:-0.42px;}
#t1c_2431{left:337px;bottom:235px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1d_2431{left:121px;bottom:212px;letter-spacing:0.15px;word-spacing:0.04px;}
#t1e_2431{left:276px;bottom:212px;letter-spacing:-0.2px;}
#t1f_2431{left:337px;bottom:212px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1g_2431{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2431{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2431{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2431{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s4_2431{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2431{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s6_2431{font-size:15px;font-family:Arial_62w;color:#000;}
.s7_2431{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2431" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2431Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2431" style="-webkit-user-select: none;"><object width="935" height="1210" data="2431/2431.svg" type="image/svg+xml" id="pdf2431" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2431" class="t s1_2431">470 </span><span id="t2_2431" class="t s1_2431">PSRLD, VPSRLD </span><span id="t3_2431" class="t s1_2431">Instruction Reference </span>
<span id="t4_2431" class="t s1_2431">AMD64 Technology </span><span id="t5_2431" class="t s1_2431">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2431" class="t s2_2431">Right-shifts each packed 32-bit value in the source operand as specified by a shift-count operand and </span>
<span id="t7_2431" class="t s2_2431">writes the shifted values to the destination. </span>
<span id="t8_2431" class="t s2_2431">The shift-count operand can be an immediate byte, a second register, or a memory location. The shift </span>
<span id="t9_2431" class="t s2_2431">count is treated as an unsigned integer. When the shift count is provided by a register or memory loca- </span>
<span id="ta_2431" class="t s2_2431">tion, only bits [63:0] of the value are considered. </span>
<span id="tb_2431" class="t s2_2431">High-order bits emptied by shifting are cleared. When the shift value is greater than 31, the destina- </span>
<span id="tc_2431" class="t s2_2431">tion is cleared. </span>
<span id="td_2431" class="t s2_2431">There are legacy and extended forms of the instruction: </span>
<span id="te_2431" class="t s3_2431">PSRLD </span>
<span id="tf_2431" class="t s2_2431">There are two forms of the instruction, based on the type of count operand. </span>
<span id="tg_2431" class="t s2_2431">The first source operand is an XMM register. The shift count is specified by either a second XMM </span>
<span id="th_2431" class="t s2_2431">register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM reg- </span>
<span id="ti_2431" class="t s2_2431">ister is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are </span>
<span id="tj_2431" class="t s2_2431">not affected. </span>
<span id="tk_2431" class="t s3_2431">VPSRLD </span>
<span id="tl_2431" class="t s2_2431">The extended form of the instruction has 128-bit and 256-bit encodings. </span>
<span id="tm_2431" class="t s4_2431">XMM Encoding </span>
<span id="tn_2431" class="t s2_2431">There are two 128-bit encodings. These differ based on the type of count operand. </span>
<span id="to_2431" class="t s2_2431">The first source operand is an XMM register. The shift count is specified by either a second XMM </span>
<span id="tp_2431" class="t s2_2431">register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM </span>
<span id="tq_2431" class="t s2_2431">register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits </span>
<span id="tr_2431" class="t s2_2431">[255:128] of the YMM register that corresponds to the destination are cleared. </span>
<span id="ts_2431" class="t s4_2431">YMM Encoding </span>
<span id="tt_2431" class="t s2_2431">There are two 256-bit encodings. These differ based on the type of count operand. </span>
<span id="tu_2431" class="t s2_2431">The first source operand is a YMM register. The shift count is specified by either a second XMM reg- </span>
<span id="tv_2431" class="t s2_2431">ister or a 128-bit memory location, or by an immediate 8-bit operand. The destination is a YMM reg- </span>
<span id="tw_2431" class="t s2_2431">ister. For the immediate operand encoding, the destination is specified by VEX.vvvv. </span>
<span id="tx_2431" class="t s3_2431">Instruction Support </span>
<span id="ty_2431" class="t s2_2431">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tz_2431" class="t s2_2431">dix E of Volume 3. </span>
<span id="t10_2431" class="t s5_2431">PSRLD </span>
<span id="t11_2431" class="t s5_2431">VPSRLD </span>
<span id="t12_2431" class="t s5_2431">Packed Shift Right Logical </span>
<span id="t13_2431" class="t s5_2431">Doublewords </span>
<span id="t14_2431" class="t s4_2431">Form </span><span id="t15_2431" class="t s4_2431">Subset </span><span id="t16_2431" class="t s4_2431">Feature Flag </span>
<span id="t17_2431" class="t s6_2431">PSRLD </span><span id="t18_2431" class="t s6_2431">SSE2 </span><span id="t19_2431" class="t s6_2431">CPUID Fn0000_0001_EDX[SSE2] (bit 26) </span>
<span id="t1a_2431" class="t s6_2431">VPSRLD 128-bit </span><span id="t1b_2431" class="t s6_2431">AVX </span><span id="t1c_2431" class="t s6_2431">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1d_2431" class="t s6_2431">VPSRLD 256-bit </span><span id="t1e_2431" class="t s6_2431">AVX2 </span><span id="t1f_2431" class="t s6_2431">CPUID Fn0000_0007_EBX[AVX2]_x0 (bit 5) </span>
<span id="t1g_2431" class="t s7_2431">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
