
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d80  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  08009f60  08009f60  0000af60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2ac  0800a2ac  0000c060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a2ac  0800a2ac  0000b2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2b4  0800a2b4  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2b4  0800a2b4  0000b2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2b8  0800a2b8  0000b2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800a2bc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  20000060  0800a31c  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000898  0800a31c  0000c898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c264  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d0b  00000000  00000000  000282f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  0002c000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000116b  00000000  00000000  0002d698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c1b  00000000  00000000  0002e803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ce48  00000000  00000000  0005841e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113b12  00000000  00000000  00075266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188d78  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065c8  00000000  00000000  00188dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0018f384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009f48 	.word	0x08009f48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08009f48 	.word	0x08009f48

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__gedf2>:
 8000658:	f04f 3cff 	mov.w	ip, #4294967295
 800065c:	e006      	b.n	800066c <__cmpdf2+0x4>
 800065e:	bf00      	nop

08000660 <__ledf2>:
 8000660:	f04f 0c01 	mov.w	ip, #1
 8000664:	e002      	b.n	800066c <__cmpdf2+0x4>
 8000666:	bf00      	nop

08000668 <__cmpdf2>:
 8000668:	f04f 0c01 	mov.w	ip, #1
 800066c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000670:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000674:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000678:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800067c:	bf18      	it	ne
 800067e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000682:	d01b      	beq.n	80006bc <__cmpdf2+0x54>
 8000684:	b001      	add	sp, #4
 8000686:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800068a:	bf0c      	ite	eq
 800068c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000690:	ea91 0f03 	teqne	r1, r3
 8000694:	bf02      	ittt	eq
 8000696:	ea90 0f02 	teqeq	r0, r2
 800069a:	2000      	moveq	r0, #0
 800069c:	4770      	bxeq	lr
 800069e:	f110 0f00 	cmn.w	r0, #0
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf58      	it	pl
 80006a8:	4299      	cmppl	r1, r3
 80006aa:	bf08      	it	eq
 80006ac:	4290      	cmpeq	r0, r2
 80006ae:	bf2c      	ite	cs
 80006b0:	17d8      	asrcs	r0, r3, #31
 80006b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80006b6:	f040 0001 	orr.w	r0, r0, #1
 80006ba:	4770      	bx	lr
 80006bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80006c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006c4:	d102      	bne.n	80006cc <__cmpdf2+0x64>
 80006c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80006ca:	d107      	bne.n	80006dc <__cmpdf2+0x74>
 80006cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80006d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006d4:	d1d6      	bne.n	8000684 <__cmpdf2+0x1c>
 80006d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80006da:	d0d3      	beq.n	8000684 <__cmpdf2+0x1c>
 80006dc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop

080006e4 <__aeabi_cdrcmple>:
 80006e4:	4684      	mov	ip, r0
 80006e6:	4610      	mov	r0, r2
 80006e8:	4662      	mov	r2, ip
 80006ea:	468c      	mov	ip, r1
 80006ec:	4619      	mov	r1, r3
 80006ee:	4663      	mov	r3, ip
 80006f0:	e000      	b.n	80006f4 <__aeabi_cdcmpeq>
 80006f2:	bf00      	nop

080006f4 <__aeabi_cdcmpeq>:
 80006f4:	b501      	push	{r0, lr}
 80006f6:	f7ff ffb7 	bl	8000668 <__cmpdf2>
 80006fa:	2800      	cmp	r0, #0
 80006fc:	bf48      	it	mi
 80006fe:	f110 0f00 	cmnmi.w	r0, #0
 8000702:	bd01      	pop	{r0, pc}

08000704 <__aeabi_dcmpeq>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff fff4 	bl	80006f4 <__aeabi_cdcmpeq>
 800070c:	bf0c      	ite	eq
 800070e:	2001      	moveq	r0, #1
 8000710:	2000      	movne	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_dcmplt>:
 8000718:	f84d ed08 	str.w	lr, [sp, #-8]!
 800071c:	f7ff ffea 	bl	80006f4 <__aeabi_cdcmpeq>
 8000720:	bf34      	ite	cc
 8000722:	2001      	movcc	r0, #1
 8000724:	2000      	movcs	r0, #0
 8000726:	f85d fb08 	ldr.w	pc, [sp], #8
 800072a:	bf00      	nop

0800072c <__aeabi_dcmple>:
 800072c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000730:	f7ff ffe0 	bl	80006f4 <__aeabi_cdcmpeq>
 8000734:	bf94      	ite	ls
 8000736:	2001      	movls	r0, #1
 8000738:	2000      	movhi	r0, #0
 800073a:	f85d fb08 	ldr.w	pc, [sp], #8
 800073e:	bf00      	nop

08000740 <__aeabi_dcmpge>:
 8000740:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000744:	f7ff ffce 	bl	80006e4 <__aeabi_cdrcmple>
 8000748:	bf94      	ite	ls
 800074a:	2001      	movls	r0, #1
 800074c:	2000      	movhi	r0, #0
 800074e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000752:	bf00      	nop

08000754 <__aeabi_dcmpgt>:
 8000754:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000758:	f7ff ffc4 	bl	80006e4 <__aeabi_cdrcmple>
 800075c:	bf34      	ite	cc
 800075e:	2001      	movcc	r0, #1
 8000760:	2000      	movcs	r0, #0
 8000762:	f85d fb08 	ldr.w	pc, [sp], #8
 8000766:	bf00      	nop

08000768 <__aeabi_uldivmod>:
 8000768:	b953      	cbnz	r3, 8000780 <__aeabi_uldivmod+0x18>
 800076a:	b94a      	cbnz	r2, 8000780 <__aeabi_uldivmod+0x18>
 800076c:	2900      	cmp	r1, #0
 800076e:	bf08      	it	eq
 8000770:	2800      	cmpeq	r0, #0
 8000772:	bf1c      	itt	ne
 8000774:	f04f 31ff 	movne.w	r1, #4294967295
 8000778:	f04f 30ff 	movne.w	r0, #4294967295
 800077c:	f000 b988 	b.w	8000a90 <__aeabi_idiv0>
 8000780:	f1ad 0c08 	sub.w	ip, sp, #8
 8000784:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000788:	f000 f806 	bl	8000798 <__udivmoddi4>
 800078c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000790:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000794:	b004      	add	sp, #16
 8000796:	4770      	bx	lr

08000798 <__udivmoddi4>:
 8000798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800079c:	9d08      	ldr	r5, [sp, #32]
 800079e:	468e      	mov	lr, r1
 80007a0:	4604      	mov	r4, r0
 80007a2:	4688      	mov	r8, r1
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d14a      	bne.n	800083e <__udivmoddi4+0xa6>
 80007a8:	428a      	cmp	r2, r1
 80007aa:	4617      	mov	r7, r2
 80007ac:	d962      	bls.n	8000874 <__udivmoddi4+0xdc>
 80007ae:	fab2 f682 	clz	r6, r2
 80007b2:	b14e      	cbz	r6, 80007c8 <__udivmoddi4+0x30>
 80007b4:	f1c6 0320 	rsb	r3, r6, #32
 80007b8:	fa01 f806 	lsl.w	r8, r1, r6
 80007bc:	fa20 f303 	lsr.w	r3, r0, r3
 80007c0:	40b7      	lsls	r7, r6
 80007c2:	ea43 0808 	orr.w	r8, r3, r8
 80007c6:	40b4      	lsls	r4, r6
 80007c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007cc:	fa1f fc87 	uxth.w	ip, r7
 80007d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007d4:	0c23      	lsrs	r3, r4, #16
 80007d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007de:	fb01 f20c 	mul.w	r2, r1, ip
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d909      	bls.n	80007fa <__udivmoddi4+0x62>
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007ec:	f080 80ea 	bcs.w	80009c4 <__udivmoddi4+0x22c>
 80007f0:	429a      	cmp	r2, r3
 80007f2:	f240 80e7 	bls.w	80009c4 <__udivmoddi4+0x22c>
 80007f6:	3902      	subs	r1, #2
 80007f8:	443b      	add	r3, r7
 80007fa:	1a9a      	subs	r2, r3, r2
 80007fc:	b2a3      	uxth	r3, r4
 80007fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000802:	fb0e 2210 	mls	r2, lr, r0, r2
 8000806:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080a:	fb00 fc0c 	mul.w	ip, r0, ip
 800080e:	459c      	cmp	ip, r3
 8000810:	d909      	bls.n	8000826 <__udivmoddi4+0x8e>
 8000812:	18fb      	adds	r3, r7, r3
 8000814:	f100 32ff 	add.w	r2, r0, #4294967295
 8000818:	f080 80d6 	bcs.w	80009c8 <__udivmoddi4+0x230>
 800081c:	459c      	cmp	ip, r3
 800081e:	f240 80d3 	bls.w	80009c8 <__udivmoddi4+0x230>
 8000822:	443b      	add	r3, r7
 8000824:	3802      	subs	r0, #2
 8000826:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800082a:	eba3 030c 	sub.w	r3, r3, ip
 800082e:	2100      	movs	r1, #0
 8000830:	b11d      	cbz	r5, 800083a <__udivmoddi4+0xa2>
 8000832:	40f3      	lsrs	r3, r6
 8000834:	2200      	movs	r2, #0
 8000836:	e9c5 3200 	strd	r3, r2, [r5]
 800083a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800083e:	428b      	cmp	r3, r1
 8000840:	d905      	bls.n	800084e <__udivmoddi4+0xb6>
 8000842:	b10d      	cbz	r5, 8000848 <__udivmoddi4+0xb0>
 8000844:	e9c5 0100 	strd	r0, r1, [r5]
 8000848:	2100      	movs	r1, #0
 800084a:	4608      	mov	r0, r1
 800084c:	e7f5      	b.n	800083a <__udivmoddi4+0xa2>
 800084e:	fab3 f183 	clz	r1, r3
 8000852:	2900      	cmp	r1, #0
 8000854:	d146      	bne.n	80008e4 <__udivmoddi4+0x14c>
 8000856:	4573      	cmp	r3, lr
 8000858:	d302      	bcc.n	8000860 <__udivmoddi4+0xc8>
 800085a:	4282      	cmp	r2, r0
 800085c:	f200 8105 	bhi.w	8000a6a <__udivmoddi4+0x2d2>
 8000860:	1a84      	subs	r4, r0, r2
 8000862:	eb6e 0203 	sbc.w	r2, lr, r3
 8000866:	2001      	movs	r0, #1
 8000868:	4690      	mov	r8, r2
 800086a:	2d00      	cmp	r5, #0
 800086c:	d0e5      	beq.n	800083a <__udivmoddi4+0xa2>
 800086e:	e9c5 4800 	strd	r4, r8, [r5]
 8000872:	e7e2      	b.n	800083a <__udivmoddi4+0xa2>
 8000874:	2a00      	cmp	r2, #0
 8000876:	f000 8090 	beq.w	800099a <__udivmoddi4+0x202>
 800087a:	fab2 f682 	clz	r6, r2
 800087e:	2e00      	cmp	r6, #0
 8000880:	f040 80a4 	bne.w	80009cc <__udivmoddi4+0x234>
 8000884:	1a8a      	subs	r2, r1, r2
 8000886:	0c03      	lsrs	r3, r0, #16
 8000888:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088c:	b280      	uxth	r0, r0
 800088e:	b2bc      	uxth	r4, r7
 8000890:	2101      	movs	r1, #1
 8000892:	fbb2 fcfe 	udiv	ip, r2, lr
 8000896:	fb0e 221c 	mls	r2, lr, ip, r2
 800089a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800089e:	fb04 f20c 	mul.w	r2, r4, ip
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d907      	bls.n	80008b6 <__udivmoddi4+0x11e>
 80008a6:	18fb      	adds	r3, r7, r3
 80008a8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008ac:	d202      	bcs.n	80008b4 <__udivmoddi4+0x11c>
 80008ae:	429a      	cmp	r2, r3
 80008b0:	f200 80e0 	bhi.w	8000a74 <__udivmoddi4+0x2dc>
 80008b4:	46c4      	mov	ip, r8
 80008b6:	1a9b      	subs	r3, r3, r2
 80008b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008c4:	fb02 f404 	mul.w	r4, r2, r4
 80008c8:	429c      	cmp	r4, r3
 80008ca:	d907      	bls.n	80008dc <__udivmoddi4+0x144>
 80008cc:	18fb      	adds	r3, r7, r3
 80008ce:	f102 30ff 	add.w	r0, r2, #4294967295
 80008d2:	d202      	bcs.n	80008da <__udivmoddi4+0x142>
 80008d4:	429c      	cmp	r4, r3
 80008d6:	f200 80ca 	bhi.w	8000a6e <__udivmoddi4+0x2d6>
 80008da:	4602      	mov	r2, r0
 80008dc:	1b1b      	subs	r3, r3, r4
 80008de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008e2:	e7a5      	b.n	8000830 <__udivmoddi4+0x98>
 80008e4:	f1c1 0620 	rsb	r6, r1, #32
 80008e8:	408b      	lsls	r3, r1
 80008ea:	fa22 f706 	lsr.w	r7, r2, r6
 80008ee:	431f      	orrs	r7, r3
 80008f0:	fa0e f401 	lsl.w	r4, lr, r1
 80008f4:	fa20 f306 	lsr.w	r3, r0, r6
 80008f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80008fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000900:	4323      	orrs	r3, r4
 8000902:	fa00 f801 	lsl.w	r8, r0, r1
 8000906:	fa1f fc87 	uxth.w	ip, r7
 800090a:	fbbe f0f9 	udiv	r0, lr, r9
 800090e:	0c1c      	lsrs	r4, r3, #16
 8000910:	fb09 ee10 	mls	lr, r9, r0, lr
 8000914:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000918:	fb00 fe0c 	mul.w	lr, r0, ip
 800091c:	45a6      	cmp	lr, r4
 800091e:	fa02 f201 	lsl.w	r2, r2, r1
 8000922:	d909      	bls.n	8000938 <__udivmoddi4+0x1a0>
 8000924:	193c      	adds	r4, r7, r4
 8000926:	f100 3aff 	add.w	sl, r0, #4294967295
 800092a:	f080 809c 	bcs.w	8000a66 <__udivmoddi4+0x2ce>
 800092e:	45a6      	cmp	lr, r4
 8000930:	f240 8099 	bls.w	8000a66 <__udivmoddi4+0x2ce>
 8000934:	3802      	subs	r0, #2
 8000936:	443c      	add	r4, r7
 8000938:	eba4 040e 	sub.w	r4, r4, lr
 800093c:	fa1f fe83 	uxth.w	lr, r3
 8000940:	fbb4 f3f9 	udiv	r3, r4, r9
 8000944:	fb09 4413 	mls	r4, r9, r3, r4
 8000948:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800094c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000950:	45a4      	cmp	ip, r4
 8000952:	d908      	bls.n	8000966 <__udivmoddi4+0x1ce>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f103 3eff 	add.w	lr, r3, #4294967295
 800095a:	f080 8082 	bcs.w	8000a62 <__udivmoddi4+0x2ca>
 800095e:	45a4      	cmp	ip, r4
 8000960:	d97f      	bls.n	8000a62 <__udivmoddi4+0x2ca>
 8000962:	3b02      	subs	r3, #2
 8000964:	443c      	add	r4, r7
 8000966:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800096a:	eba4 040c 	sub.w	r4, r4, ip
 800096e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000972:	4564      	cmp	r4, ip
 8000974:	4673      	mov	r3, lr
 8000976:	46e1      	mov	r9, ip
 8000978:	d362      	bcc.n	8000a40 <__udivmoddi4+0x2a8>
 800097a:	d05f      	beq.n	8000a3c <__udivmoddi4+0x2a4>
 800097c:	b15d      	cbz	r5, 8000996 <__udivmoddi4+0x1fe>
 800097e:	ebb8 0203 	subs.w	r2, r8, r3
 8000982:	eb64 0409 	sbc.w	r4, r4, r9
 8000986:	fa04 f606 	lsl.w	r6, r4, r6
 800098a:	fa22 f301 	lsr.w	r3, r2, r1
 800098e:	431e      	orrs	r6, r3
 8000990:	40cc      	lsrs	r4, r1
 8000992:	e9c5 6400 	strd	r6, r4, [r5]
 8000996:	2100      	movs	r1, #0
 8000998:	e74f      	b.n	800083a <__udivmoddi4+0xa2>
 800099a:	fbb1 fcf2 	udiv	ip, r1, r2
 800099e:	0c01      	lsrs	r1, r0, #16
 80009a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009a4:	b280      	uxth	r0, r0
 80009a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009aa:	463b      	mov	r3, r7
 80009ac:	4638      	mov	r0, r7
 80009ae:	463c      	mov	r4, r7
 80009b0:	46b8      	mov	r8, r7
 80009b2:	46be      	mov	lr, r7
 80009b4:	2620      	movs	r6, #32
 80009b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ba:	eba2 0208 	sub.w	r2, r2, r8
 80009be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009c2:	e766      	b.n	8000892 <__udivmoddi4+0xfa>
 80009c4:	4601      	mov	r1, r0
 80009c6:	e718      	b.n	80007fa <__udivmoddi4+0x62>
 80009c8:	4610      	mov	r0, r2
 80009ca:	e72c      	b.n	8000826 <__udivmoddi4+0x8e>
 80009cc:	f1c6 0220 	rsb	r2, r6, #32
 80009d0:	fa2e f302 	lsr.w	r3, lr, r2
 80009d4:	40b7      	lsls	r7, r6
 80009d6:	40b1      	lsls	r1, r6
 80009d8:	fa20 f202 	lsr.w	r2, r0, r2
 80009dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009e0:	430a      	orrs	r2, r1
 80009e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009e6:	b2bc      	uxth	r4, r7
 80009e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009ec:	0c11      	lsrs	r1, r2, #16
 80009ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009f2:	fb08 f904 	mul.w	r9, r8, r4
 80009f6:	40b0      	lsls	r0, r6
 80009f8:	4589      	cmp	r9, r1
 80009fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009fe:	b280      	uxth	r0, r0
 8000a00:	d93e      	bls.n	8000a80 <__udivmoddi4+0x2e8>
 8000a02:	1879      	adds	r1, r7, r1
 8000a04:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a08:	d201      	bcs.n	8000a0e <__udivmoddi4+0x276>
 8000a0a:	4589      	cmp	r9, r1
 8000a0c:	d81f      	bhi.n	8000a4e <__udivmoddi4+0x2b6>
 8000a0e:	eba1 0109 	sub.w	r1, r1, r9
 8000a12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a16:	fb09 f804 	mul.w	r8, r9, r4
 8000a1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a1e:	b292      	uxth	r2, r2
 8000a20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a24:	4542      	cmp	r2, r8
 8000a26:	d229      	bcs.n	8000a7c <__udivmoddi4+0x2e4>
 8000a28:	18ba      	adds	r2, r7, r2
 8000a2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a2e:	d2c4      	bcs.n	80009ba <__udivmoddi4+0x222>
 8000a30:	4542      	cmp	r2, r8
 8000a32:	d2c2      	bcs.n	80009ba <__udivmoddi4+0x222>
 8000a34:	f1a9 0102 	sub.w	r1, r9, #2
 8000a38:	443a      	add	r2, r7
 8000a3a:	e7be      	b.n	80009ba <__udivmoddi4+0x222>
 8000a3c:	45f0      	cmp	r8, lr
 8000a3e:	d29d      	bcs.n	800097c <__udivmoddi4+0x1e4>
 8000a40:	ebbe 0302 	subs.w	r3, lr, r2
 8000a44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a48:	3801      	subs	r0, #1
 8000a4a:	46e1      	mov	r9, ip
 8000a4c:	e796      	b.n	800097c <__udivmoddi4+0x1e4>
 8000a4e:	eba7 0909 	sub.w	r9, r7, r9
 8000a52:	4449      	add	r1, r9
 8000a54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a5c:	fb09 f804 	mul.w	r8, r9, r4
 8000a60:	e7db      	b.n	8000a1a <__udivmoddi4+0x282>
 8000a62:	4673      	mov	r3, lr
 8000a64:	e77f      	b.n	8000966 <__udivmoddi4+0x1ce>
 8000a66:	4650      	mov	r0, sl
 8000a68:	e766      	b.n	8000938 <__udivmoddi4+0x1a0>
 8000a6a:	4608      	mov	r0, r1
 8000a6c:	e6fd      	b.n	800086a <__udivmoddi4+0xd2>
 8000a6e:	443b      	add	r3, r7
 8000a70:	3a02      	subs	r2, #2
 8000a72:	e733      	b.n	80008dc <__udivmoddi4+0x144>
 8000a74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a78:	443b      	add	r3, r7
 8000a7a:	e71c      	b.n	80008b6 <__udivmoddi4+0x11e>
 8000a7c:	4649      	mov	r1, r9
 8000a7e:	e79c      	b.n	80009ba <__udivmoddi4+0x222>
 8000a80:	eba1 0109 	sub.w	r1, r1, r9
 8000a84:	46c4      	mov	ip, r8
 8000a86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8a:	fb09 f804 	mul.w	r8, r9, r4
 8000a8e:	e7c4      	b.n	8000a1a <__udivmoddi4+0x282>

08000a90 <__aeabi_idiv0>:
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08c      	sub	sp, #48	@ 0x30
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2220      	movs	r2, #32
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4618      	mov	r0, r3
 8000aae:	f008 fdcd 	bl	800964c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ab2:	4b32      	ldr	r3, [pc, #200]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ab4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ab8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000aba:	4b30      	ldr	r3, [pc, #192]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000abc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ac0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ac2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ac8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ace:	4b2b      	ldr	r3, [pc, #172]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ad4:	4b29      	ldr	r3, [pc, #164]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ada:	4b28      	ldr	r3, [pc, #160]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000adc:	2204      	movs	r2, #4
 8000ade:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ae0:	4b26      	ldr	r3, [pc, #152]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ae6:	4b25      	ldr	r3, [pc, #148]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000af2:	4b22      	ldr	r3, [pc, #136]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000afa:	4b20      	ldr	r3, [pc, #128]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b1c:	4817      	ldr	r0, [pc, #92]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b1e:	f001 fed5 	bl	80028cc <HAL_ADC_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000b28:	f000 fb06 	bl	8001138 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b34:	4619      	mov	r1, r3
 8000b36:	4811      	ldr	r0, [pc, #68]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b38:	f002 ff60 	bl	80039fc <HAL_ADCEx_MultiModeConfigChannel>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000b42:	f000 faf9 	bl	8001138 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_ADC1_Init+0xec>)
 8000b48:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000b4e:	2304      	movs	r3, #4
 8000b50:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b52:	237f      	movs	r3, #127	@ 0x7f
 8000b54:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b56:	2304      	movs	r3, #4
 8000b58:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <MX_ADC1_Init+0xe8>)
 8000b64:	f002 f960 	bl	8002e28 <HAL_ADC_ConfigChannel>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000b6e:	f000 fae3 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	3730      	adds	r7, #48	@ 0x30
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	2000007c 	.word	0x2000007c
 8000b80:	21800100 	.word	0x21800100

08000b84 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b8a:	463b      	mov	r3, r7
 8000b8c:	2220      	movs	r2, #32
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f008 fd5b 	bl	800964c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b96:	4b2b      	ldr	r3, [pc, #172]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000b98:	4a2b      	ldr	r2, [pc, #172]	@ (8000c48 <MX_ADC2_Init+0xc4>)
 8000b9a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b9c:	4b29      	ldr	r3, [pc, #164]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000b9e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ba2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ba4:	4b27      	ldr	r3, [pc, #156]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000baa:	4b26      	ldr	r3, [pc, #152]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bb6:	4b23      	ldr	r3, [pc, #140]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bbc:	4b21      	ldr	r3, [pc, #132]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000bce:	4b1d      	ldr	r3, [pc, #116]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be2:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf0:	4b14      	ldr	r3, [pc, #80]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000bf6:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000bfe:	4811      	ldr	r0, [pc, #68]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000c00:	f001 fe64 	bl	80028cc <HAL_ADC_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000c0a:	f000 fa95 	bl	8001138 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_ADC2_Init+0xc8>)
 8000c10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c12:	2306      	movs	r3, #6
 8000c14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1a:	237f      	movs	r3, #127	@ 0x7f
 8000c1c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c1e:	2304      	movs	r3, #4
 8000c20:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c26:	463b      	mov	r3, r7
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4806      	ldr	r0, [pc, #24]	@ (8000c44 <MX_ADC2_Init+0xc0>)
 8000c2c:	f002 f8fc 	bl	8002e28 <HAL_ADC_ConfigChannel>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000c36:	f000 fa7f 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c3a:	bf00      	nop
 8000c3c:	3720      	adds	r7, #32
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200000e8 	.word	0x200000e8
 8000c48:	50000100 	.word	0x50000100
 8000c4c:	19200040 	.word	0x19200040

08000c50 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b0a4      	sub	sp, #144	@ 0x90
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c6c:	2254      	movs	r2, #84	@ 0x54
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f008 fceb 	bl	800964c <memset>
  if(adcHandle->Instance==ADC1)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c7e:	d174      	bne.n	8000d6a <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000c86:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c90:	4618      	mov	r0, r3
 8000c92:	f004 f947 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000c9c:	f000 fa4c 	bl	8001138 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ca0:	4b63      	ldr	r3, [pc, #396]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	4a62      	ldr	r2, [pc, #392]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000ca8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000caa:	4b61      	ldr	r3, [pc, #388]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d10b      	bne.n	8000cca <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000cb2:	4b60      	ldr	r3, [pc, #384]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	4a5f      	ldr	r2, [pc, #380]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cb8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbe:	4b5d      	ldr	r3, [pc, #372]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cca:	4b5a      	ldr	r3, [pc, #360]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cce:	4a59      	ldr	r2, [pc, #356]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd6:	4b57      	ldr	r3, [pc, #348]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	623b      	str	r3, [r7, #32]
 8000ce0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce2:	4b54      	ldr	r3, [pc, #336]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce6:	4a53      	ldr	r2, [pc, #332]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cee:	4b51      	ldr	r3, [pc, #324]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	61fb      	str	r3, [r7, #28]
 8000cf8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfa:	4b4e      	ldr	r3, [pc, #312]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfe:	4a4d      	ldr	r2, [pc, #308]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000d00:	f043 0302 	orr.w	r3, r3, #2
 8000d04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d06:	4b4b      	ldr	r3, [pc, #300]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	61bb      	str	r3, [r7, #24]
 8000d10:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 8000d12:	2304      	movs	r3, #4
 8000d14:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d16:	2303      	movs	r3, #3
 8000d18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d26:	4619      	mov	r1, r3
 8000d28:	4843      	ldr	r0, [pc, #268]	@ (8000e38 <HAL_ADC_MspInit+0x1e8>)
 8000d2a:	f003 f90f 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d32:	2303      	movs	r3, #3
 8000d34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d42:	4619      	mov	r1, r3
 8000d44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d48:	f003 f900 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_Imes_Pin|V_Imes_Pin;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d50:	2303      	movs	r3, #3
 8000d52:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d60:	4619      	mov	r1, r3
 8000d62:	4836      	ldr	r0, [pc, #216]	@ (8000e3c <HAL_ADC_MspInit+0x1ec>)
 8000d64:	f003 f8f2 	bl	8003f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d68:	e05e      	b.n	8000e28 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a34      	ldr	r2, [pc, #208]	@ (8000e40 <HAL_ADC_MspInit+0x1f0>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d159      	bne.n	8000e28 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000d74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000d7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d84:	4618      	mov	r0, r3
 8000d86:	f004 f8cd 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000d90:	f000 f9d2 	bl	8001138 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000d94:	4b26      	ldr	r3, [pc, #152]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	4a25      	ldr	r2, [pc, #148]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000d9c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000d9e:	4b24      	ldr	r3, [pc, #144]	@ (8000e30 <HAL_ADC_MspInit+0x1e0>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d10b      	bne.n	8000dbe <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000da6:	4b23      	ldr	r3, [pc, #140]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000daa:	4a22      	ldr	r2, [pc, #136]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000dac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db2:	4b20      	ldr	r3, [pc, #128]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dba:	617b      	str	r3, [r7, #20]
 8000dbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000dc4:	f043 0304 	orr.w	r3, r3, #4
 8000dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dca:	4b1a      	ldr	r3, [pc, #104]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	f003 0304 	and.w	r3, r3, #4
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	4b17      	ldr	r3, [pc, #92]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dda:	4a16      	ldr	r2, [pc, #88]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de2:	4b14      	ldr	r3, [pc, #80]	@ (8000e34 <HAL_ADC_MspInit+0x1e4>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000dee:	230b      	movs	r3, #11
 8000df0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000df2:	2303      	movs	r3, #3
 8000df4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfe:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000e02:	4619      	mov	r1, r3
 8000e04:	480c      	ldr	r0, [pc, #48]	@ (8000e38 <HAL_ADC_MspInit+0x1e8>)
 8000e06:	f003 f8a1 	bl	8003f4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000e1e:	4619      	mov	r1, r3
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e24:	f003 f892 	bl	8003f4c <HAL_GPIO_Init>
}
 8000e28:	bf00      	nop
 8000e2a:	3790      	adds	r7, #144	@ 0x90
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000154 	.word	0x20000154
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48000800 	.word	0x48000800
 8000e3c:	48000400 	.word	0x48000400
 8000e40:	50000100 	.word	0x50000100

08000e44 <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 8000e48:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <init_device+0x34>)
 8000e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8000e7c <init_device+0x38>)
 8000e4c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8000e50:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <init_device+0x34>)
 8000e52:	4a0b      	ldr	r2, [pc, #44]	@ (8000e80 <init_device+0x3c>)
 8000e54:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 8000e58:	4807      	ldr	r0, [pc, #28]	@ (8000e78 <init_device+0x34>)
 8000e5a:	f001 f90d 	bl	8002078 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4908      	ldr	r1, [pc, #32]	@ (8000e84 <init_device+0x40>)
 8000e62:	4809      	ldr	r0, [pc, #36]	@ (8000e88 <init_device+0x44>)
 8000e64:	f006 fac8 	bl	80073f8 <HAL_UART_Receive_IT>

	// LED
	led_init();
 8000e68:	f000 ff20 	bl	8001cac <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8000e6c:	f000 fec0 	bl	8001bf0 <motor_init>
	// ASSERV (PID)
	asserv_init();
 8000e70:	f000 fe1e 	bl	8001ab0 <asserv_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200003bc 	.word	0x200003bc
 8000e7c:	08000e8d 	.word	0x08000e8d
 8000e80:	08000eb9 	.word	0x08000eb9
 8000e84:	20000158 	.word	0x20000158
 8000e88:	20000290 	.word	0x20000290

08000e8c <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000e98:	887a      	ldrh	r2, [r7, #2]
 8000e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <shell_uart2_transmit+0x28>)
 8000ea2:	f006 fa1a 	bl	80072da <HAL_UART_Transmit>
	return size;
 8000ea6:	887b      	ldrh	r3, [r7, #2]
 8000ea8:	b2db      	uxtb	r3, r3
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000290 	.word	0x20000290

08000eb8 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000ec4:	4b05      	ldr	r3, [pc, #20]	@ (8000edc <shell_uart2_receive+0x24>)
 8000ec6:	781a      	ldrb	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	701a      	strb	r2, [r3, #0]
	return 1;
 8000ecc:	2301      	movs	r3, #1
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	20000158 	.word	0x20000158

08000ee0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a07      	ldr	r2, [pc, #28]	@ (8000f0c <HAL_UART_RxCpltCallback+0x2c>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d107      	bne.n	8000f02 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4906      	ldr	r1, [pc, #24]	@ (8000f10 <HAL_UART_RxCpltCallback+0x30>)
 8000ef6:	4807      	ldr	r0, [pc, #28]	@ (8000f14 <HAL_UART_RxCpltCallback+0x34>)
 8000ef8:	f006 fa7e 	bl	80073f8 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <HAL_UART_RxCpltCallback+0x38>)
 8000efe:	f001 f9cf 	bl	80022a0 <shell_run>
	}
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40004400 	.word	0x40004400
 8000f10:	20000158 	.word	0x20000158
 8000f14:	20000290 	.word	0x20000290
 8000f18:	200003bc 	.word	0x200003bc

08000f1c <loop>:

void loop(){
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0

}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]
 8000f40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	4b3f      	ldr	r3, [pc, #252]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	4a3e      	ldr	r2, [pc, #248]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f5a:	4b39      	ldr	r3, [pc, #228]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5e:	4a38      	ldr	r2, [pc, #224]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f60:	f043 0320 	orr.w	r3, r3, #32
 8000f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f66:	4b36      	ldr	r3, [pc, #216]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	f003 0320 	and.w	r3, r3, #32
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	4a32      	ldr	r2, [pc, #200]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7e:	4b30      	ldr	r3, [pc, #192]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a2c      	ldr	r2, [pc, #176]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b2a      	ldr	r3, [pc, #168]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa2:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a26      	ldr	r2, [pc, #152]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000fa8:	f043 0308 	orr.w	r3, r3, #8
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <MX_GPIO_Init+0x114>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0308 	and.w	r3, r3, #8
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2120      	movs	r1, #32
 8000fbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc2:	f003 f945 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2104      	movs	r1, #4
 8000fca:	481e      	ldr	r0, [pc, #120]	@ (8001044 <MX_GPIO_Init+0x118>)
 8000fcc:	f003 f940 	bl	8004250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000fd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4818      	ldr	r0, [pc, #96]	@ (8001048 <MX_GPIO_Init+0x11c>)
 8000fe8:	f002 ffb0 	bl	8003f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000fec:	2320      	movs	r3, #32
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001006:	f002 ffa1 	bl	8003f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 800100a:	2304      	movs	r3, #4
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100e:	2301      	movs	r3, #1
 8001010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	4808      	ldr	r0, [pc, #32]	@ (8001044 <MX_GPIO_Init+0x118>)
 8001022:	f002 ff93 	bl	8003f4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2100      	movs	r1, #0
 800102a:	2028      	movs	r0, #40	@ 0x28
 800102c:	f002 fea6 	bl	8003d7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001030:	2028      	movs	r0, #40	@ 0x28
 8001032:	f002 febd 	bl	8003db0 <HAL_NVIC_EnableIRQ>

}
 8001036:	bf00      	nop
 8001038:	3728      	adds	r7, #40	@ 0x28
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	48000c00 	.word	0x48000c00
 8001048:	48000800 	.word	0x48000800

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001050:	f001 f9d3 	bl	80023fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001054:	f000 f815 	bl	8001082 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001058:	f7ff ff68 	bl	8000f2c <MX_GPIO_Init>
  MX_ADC2_Init();
 800105c:	f7ff fd92 	bl	8000b84 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001060:	f7ff fd18 	bl	8000a94 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001064:	f000 f99e 	bl	80013a4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001068:	f000 fa64 	bl	8001534 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800106c:	f000 fbe8 	bl	8001840 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001070:	f000 fc32 	bl	80018d8 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001074:	f000 faaa 	bl	80015cc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001078:	f7ff fee4 	bl	8000e44 <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 800107c:	f7ff ff4e 	bl	8000f1c <loop>
 8001080:	e7fc      	b.n	800107c <main+0x30>

08001082 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b094      	sub	sp, #80	@ 0x50
 8001086:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001088:	f107 0318 	add.w	r3, r7, #24
 800108c:	2238      	movs	r2, #56	@ 0x38
 800108e:	2100      	movs	r1, #0
 8001090:	4618      	mov	r0, r3
 8001092:	f008 fadb 	bl	800964c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f003 f929 	bl	80042fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010aa:	2301      	movs	r3, #1
 80010ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b4:	2302      	movs	r3, #2
 80010b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010b8:	2303      	movs	r3, #3
 80010ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80010bc:	2306      	movs	r3, #6
 80010be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80010c0:	2355      	movs	r3, #85	@ 0x55
 80010c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c4:	2302      	movs	r3, #2
 80010c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010cc:	2302      	movs	r3, #2
 80010ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d0:	f107 0318 	add.w	r3, r7, #24
 80010d4:	4618      	mov	r0, r3
 80010d6:	f003 f9c5 	bl	8004464 <HAL_RCC_OscConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80010e0:	f000 f82a 	bl	8001138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e4:	230f      	movs	r3, #15
 80010e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e8:	2303      	movs	r3, #3
 80010ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2104      	movs	r1, #4
 80010fc:	4618      	mov	r0, r3
 80010fe:	f003 fcc3 	bl	8004a88 <HAL_RCC_ClockConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001108:	f000 f816 	bl	8001138 <Error_Handler>
  }
}
 800110c:	bf00      	nop
 800110e:	3750      	adds	r7, #80	@ 0x50
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d101      	bne.n	800112a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001126:	f001 f981 	bl	800242c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40001000 	.word	0x40001000

08001138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <Error_Handler+0x8>

08001144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <HAL_MspInit+0x44>)
 800114c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114e:	4a0e      	ldr	r2, [pc, #56]	@ (8001188 <HAL_MspInit+0x44>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6613      	str	r3, [r2, #96]	@ 0x60
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <HAL_MspInit+0x44>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <HAL_MspInit+0x44>)
 8001164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001166:	4a08      	ldr	r2, [pc, #32]	@ (8001188 <HAL_MspInit+0x44>)
 8001168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800116c:	6593      	str	r3, [r2, #88]	@ 0x58
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <HAL_MspInit+0x44>)
 8001170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800117a:	f003 f963 	bl	8004444 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000

0800118c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800119c:	4b2c      	ldr	r3, [pc, #176]	@ (8001250 <HAL_InitTick+0xc4>)
 800119e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001250 <HAL_InitTick+0xc4>)
 80011a2:	f043 0310 	orr.w	r3, r3, #16
 80011a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a8:	4b29      	ldr	r3, [pc, #164]	@ (8001250 <HAL_InitTick+0xc4>)
 80011aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ac:	f003 0310 	and.w	r3, r3, #16
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011b4:	f107 020c 	add.w	r2, r7, #12
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	4611      	mov	r1, r2
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fe38 	bl	8004e34 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011c4:	f003 fe0a 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 80011c8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011cc:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <HAL_InitTick+0xc8>)
 80011ce:	fba2 2303 	umull	r2, r3, r2, r3
 80011d2:	0c9b      	lsrs	r3, r3, #18
 80011d4:	3b01      	subs	r3, #1
 80011d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80011d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <HAL_InitTick+0xcc>)
 80011da:	4a20      	ldr	r2, [pc, #128]	@ (800125c <HAL_InitTick+0xd0>)
 80011dc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80011de:	4b1e      	ldr	r3, [pc, #120]	@ (8001258 <HAL_InitTick+0xcc>)
 80011e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011e4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80011e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001258 <HAL_InitTick+0xcc>)
 80011e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ea:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80011ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <HAL_InitTick+0xcc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f2:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_InitTick+0xcc>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80011f8:	4817      	ldr	r0, [pc, #92]	@ (8001258 <HAL_InitTick+0xcc>)
 80011fa:	f004 f8e1 	bl	80053c0 <HAL_TIM_Base_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001204:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001208:	2b00      	cmp	r3, #0
 800120a:	d11b      	bne.n	8001244 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800120c:	4812      	ldr	r0, [pc, #72]	@ (8001258 <HAL_InitTick+0xcc>)
 800120e:	f004 f92f 	bl	8005470 <HAL_TIM_Base_Start_IT>
 8001212:	4603      	mov	r3, r0
 8001214:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001218:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800121c:	2b00      	cmp	r3, #0
 800121e:	d111      	bne.n	8001244 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001220:	2036      	movs	r0, #54	@ 0x36
 8001222:	f002 fdc5 	bl	8003db0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2b0f      	cmp	r3, #15
 800122a:	d808      	bhi.n	800123e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800122c:	2200      	movs	r2, #0
 800122e:	6879      	ldr	r1, [r7, #4]
 8001230:	2036      	movs	r0, #54	@ 0x36
 8001232:	f002 fda3 	bl	8003d7c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001236:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <HAL_InitTick+0xd4>)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6013      	str	r3, [r2, #0]
 800123c:	e002      	b.n	8001244 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001244:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001248:	4618      	mov	r0, r3
 800124a:	3730      	adds	r7, #48	@ 0x30
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40021000 	.word	0x40021000
 8001254:	431bde83 	.word	0x431bde83
 8001258:	2000015c 	.word	0x2000015c
 800125c:	40001000 	.word	0x40001000
 8001260:	20000008 	.word	0x20000008

08001264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <NMI_Handler+0x4>

0800126c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <HardFault_Handler+0x4>

08001274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <MemManage_Handler+0x4>

0800127c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <BusFault_Handler+0x4>

08001284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <UsageFault_Handler+0x4>

0800128c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <USART2_IRQHandler+0x10>)
 80012ca:	f006 f8e1 	bl	8007490 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000290 	.word	0x20000290

080012d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 80012dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80012e0:	f002 ffe8 	bl	80042b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80012ec:	4802      	ldr	r0, [pc, #8]	@ (80012f8 <TIM6_DAC_IRQHandler+0x10>)
 80012ee:	f004 fb75 	bl	80059dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000015c 	.word	0x2000015c

080012fc <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */
	asserv_duty_cycle();
 8001300:	f000 fbf6 	bl	8001af0 <asserv_duty_cycle>
  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001304:	4802      	ldr	r0, [pc, #8]	@ (8001310 <TIM7_DAC_IRQHandler+0x14>)
 8001306:	f004 fb69 	bl	80059dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000244 	.word	0x20000244

08001314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800131c:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <_sbrk+0x5c>)
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <_sbrk+0x60>)
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001328:	4b13      	ldr	r3, [pc, #76]	@ (8001378 <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001330:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <_sbrk+0x64>)
 8001332:	4a12      	ldr	r2, [pc, #72]	@ (800137c <_sbrk+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001336:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	429a      	cmp	r2, r3
 8001342:	d207      	bcs.n	8001354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001344:	f008 f98a 	bl	800965c <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	220c      	movs	r2, #12
 800134c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e009      	b.n	8001368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <_sbrk+0x64>)
 8001364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001366:	68fb      	ldr	r3, [r7, #12]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20020000 	.word	0x20020000
 8001374:	00000400 	.word	0x00000400
 8001378:	200001a8 	.word	0x200001a8
 800137c:	20000898 	.word	0x20000898

08001380 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <SystemInit+0x20>)
 8001386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <SystemInit+0x20>)
 800138c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b09c      	sub	sp, #112	@ 0x70
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
 80013d4:	615a      	str	r2, [r3, #20]
 80013d6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	2234      	movs	r2, #52	@ 0x34
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f008 f934 	bl	800964c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013e4:	4b51      	ldr	r3, [pc, #324]	@ (800152c <MX_TIM1_Init+0x188>)
 80013e6:	4a52      	ldr	r2, [pc, #328]	@ (8001530 <MX_TIM1_Init+0x18c>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013ea:	4b50      	ldr	r3, [pc, #320]	@ (800152c <MX_TIM1_Init+0x188>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80013f0:	4b4e      	ldr	r3, [pc, #312]	@ (800152c <MX_TIM1_Init+0x188>)
 80013f2:	2220      	movs	r2, #32
 80013f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 80013f6:	4b4d      	ldr	r3, [pc, #308]	@ (800152c <MX_TIM1_Init+0x188>)
 80013f8:	f242 1233 	movw	r2, #8499	@ 0x2133
 80013fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b4b      	ldr	r3, [pc, #300]	@ (800152c <MX_TIM1_Init+0x188>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001404:	4b49      	ldr	r3, [pc, #292]	@ (800152c <MX_TIM1_Init+0x188>)
 8001406:	2200      	movs	r2, #0
 8001408:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800140a:	4b48      	ldr	r3, [pc, #288]	@ (800152c <MX_TIM1_Init+0x188>)
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001410:	4846      	ldr	r0, [pc, #280]	@ (800152c <MX_TIM1_Init+0x188>)
 8001412:	f003 ffd5 	bl	80053c0 <HAL_TIM_Base_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800141c:	f7ff fe8c 	bl	8001138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001420:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001424:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001426:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800142a:	4619      	mov	r1, r3
 800142c:	483f      	ldr	r0, [pc, #252]	@ (800152c <MX_TIM1_Init+0x188>)
 800142e:	f004 fd39 	bl	8005ea4 <HAL_TIM_ConfigClockSource>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001438:	f7ff fe7e 	bl	8001138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800143c:	483b      	ldr	r0, [pc, #236]	@ (800152c <MX_TIM1_Init+0x188>)
 800143e:	f004 f8be 	bl	80055be <HAL_TIM_PWM_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001448:	f7ff fe76 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144c:	2300      	movs	r3, #0
 800144e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001450:	2300      	movs	r3, #0
 8001452:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001454:	2300      	movs	r3, #0
 8001456:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001458:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800145c:	4619      	mov	r1, r3
 800145e:	4833      	ldr	r0, [pc, #204]	@ (800152c <MX_TIM1_Init+0x188>)
 8001460:	f005 fd40 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800146a:	f7ff fe65 	bl	8001138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800146e:	2360      	movs	r3, #96	@ 0x60
 8001470:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001476:	2300      	movs	r3, #0
 8001478:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800148a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800148e:	2200      	movs	r2, #0
 8001490:	4619      	mov	r1, r3
 8001492:	4826      	ldr	r0, [pc, #152]	@ (800152c <MX_TIM1_Init+0x188>)
 8001494:	f004 fbf2 	bl	8005c7c <HAL_TIM_PWM_ConfigChannel>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800149e:	f7ff fe4b 	bl	8001138 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014a6:	2204      	movs	r2, #4
 80014a8:	4619      	mov	r1, r3
 80014aa:	4820      	ldr	r0, [pc, #128]	@ (800152c <MX_TIM1_Init+0x188>)
 80014ac:	f004 fbe6 	bl	8005c7c <HAL_TIM_PWM_ConfigChannel>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80014b6:	f7ff fe3f 	bl	8001138 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014be:	2208      	movs	r2, #8
 80014c0:	4619      	mov	r1, r3
 80014c2:	481a      	ldr	r0, [pc, #104]	@ (800152c <MX_TIM1_Init+0x188>)
 80014c4:	f004 fbda 	bl	8005c7c <HAL_TIM_PWM_ConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80014ce:	f7ff fe33 	bl	8001138 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80014f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001502:	2300      	movs	r3, #0
 8001504:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001506:	2300      	movs	r3, #0
 8001508:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4619      	mov	r1, r3
 800150e:	4807      	ldr	r0, [pc, #28]	@ (800152c <MX_TIM1_Init+0x188>)
 8001510:	f005 fd7e 	bl	8007010 <HAL_TIMEx_ConfigBreakDeadTime>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800151a:	f7ff fe0d 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800151e:	4803      	ldr	r0, [pc, #12]	@ (800152c <MX_TIM1_Init+0x188>)
 8001520:	f000 f926 	bl	8001770 <HAL_TIM_MspPostInit>

}
 8001524:	bf00      	nop
 8001526:	3770      	adds	r7, #112	@ 0x70
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200001ac 	.word	0x200001ac
 8001530:	40012c00 	.word	0x40012c00

08001534 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b088      	sub	sp, #32
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800153a:	f107 0310 	add.w	r3, r7, #16
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001552:	4b1c      	ldr	r3, [pc, #112]	@ (80015c4 <MX_TIM3_Init+0x90>)
 8001554:	4a1c      	ldr	r2, [pc, #112]	@ (80015c8 <MX_TIM3_Init+0x94>)
 8001556:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001558:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <MX_TIM3_Init+0x90>)
 800155a:	2200      	movs	r2, #0
 800155c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155e:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <MX_TIM3_Init+0x90>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001564:	4b17      	ldr	r3, [pc, #92]	@ (80015c4 <MX_TIM3_Init+0x90>)
 8001566:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800156a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156c:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <MX_TIM3_Init+0x90>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001572:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <MX_TIM3_Init+0x90>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	4619      	mov	r1, r3
 800158e:	480d      	ldr	r0, [pc, #52]	@ (80015c4 <MX_TIM3_Init+0x90>)
 8001590:	f005 fad9 	bl	8006b46 <HAL_TIMEx_HallSensor_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800159a:	f7ff fdcd 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800159e:	2350      	movs	r3, #80	@ 0x50
 80015a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <MX_TIM3_Init+0x90>)
 80015ac:	f005 fc9a 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80015b6:	f7ff fdbf 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200001f8 	.word	0x200001f8
 80015c8:	40000400 	.word	0x40000400

080015cc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015de:	4a15      	ldr	r2, [pc, #84]	@ (8001634 <MX_TIM7_Init+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 80015e2:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015e4:	22a9      	movs	r2, #169	@ 0xa9
 80015e6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015f4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015f8:	2280      	movs	r2, #128	@ 0x80
 80015fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015fc:	480c      	ldr	r0, [pc, #48]	@ (8001630 <MX_TIM7_Init+0x64>)
 80015fe:	f003 fedf 	bl	80053c0 <HAL_TIM_Base_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001608:	f7ff fd96 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_TIM7_Init+0x64>)
 800161a:	f005 fc63 	bl	8006ee4 <HAL_TIMEx_MasterConfigSynchronization>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001624:	f7ff fd88 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000244 	.word	0x20000244
 8001634:	40001400 	.word	0x40001400

08001638 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a16      	ldr	r2, [pc, #88]	@ (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d10c      	bne.n	8001664 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800164a:	4b16      	ldr	r3, [pc, #88]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 800164c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800164e:	4a15      	ldr	r2, [pc, #84]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001650:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001654:	6613      	str	r3, [r2, #96]	@ 0x60
 8001656:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001662:	e018      	b.n	8001696 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM7)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0f      	ldr	r2, [pc, #60]	@ (80016a8 <HAL_TIM_Base_MspInit+0x70>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d113      	bne.n	8001696 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800166e:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001672:	4a0c      	ldr	r2, [pc, #48]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 8001674:	f043 0320 	orr.w	r3, r3, #32
 8001678:	6593      	str	r3, [r2, #88]	@ 0x58
 800167a:	4b0a      	ldr	r3, [pc, #40]	@ (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 800167c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167e:	f003 0320 	and.w	r3, r3, #32
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	2100      	movs	r1, #0
 800168a:	2037      	movs	r0, #55	@ 0x37
 800168c:	f002 fb76 	bl	8003d7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001690:	2037      	movs	r0, #55	@ 0x37
 8001692:	f002 fb8d 	bl	8003db0 <HAL_NVIC_EnableIRQ>
}
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40012c00 	.word	0x40012c00
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40001400 	.word	0x40001400

080016ac <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a26      	ldr	r2, [pc, #152]	@ (8001764 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d145      	bne.n	800175a <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ce:	4b26      	ldr	r3, [pc, #152]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	4a25      	ldr	r2, [pc, #148]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016da:	4b23      	ldr	r3, [pc, #140]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	4a19      	ldr	r2, [pc, #100]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800170a:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001716:	2350      	movs	r3, #80	@ 0x50
 8001718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001726:	2302      	movs	r3, #2
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	4619      	mov	r1, r3
 8001730:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001734:	f002 fc0a 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001738:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800174a:	2302      	movs	r3, #2
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	@ (800176c <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001756:	f002 fbf9 	bl	8003f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	@ 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40000400 	.word	0x40000400
 8001768:	40021000 	.word	0x40021000
 800176c:	48000800 	.word	0x48000800

08001770 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	@ 0x28
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a29      	ldr	r2, [pc, #164]	@ (8001834 <HAL_TIM_MspPostInit+0xc4>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d14b      	bne.n	800182a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	4b29      	ldr	r3, [pc, #164]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	4a28      	ldr	r2, [pc, #160]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179e:	4b26      	ldr	r3, [pc, #152]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017aa:	4b23      	ldr	r3, [pc, #140]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a22      	ldr	r2, [pc, #136]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b20      	ldr	r3, [pc, #128]	@ (8001838 <HAL_TIM_MspPostInit+0xc8>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80017c2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80017d4:	2306      	movs	r3, #6
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	4619      	mov	r1, r3
 80017de:	4817      	ldr	r0, [pc, #92]	@ (800183c <HAL_TIM_MspPostInit+0xcc>)
 80017e0:	f002 fbb4 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 80017e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80017f6:	2304      	movs	r3, #4
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	480e      	ldr	r0, [pc, #56]	@ (800183c <HAL_TIM_MspPostInit+0xcc>)
 8001802:	f002 fba3 	bl	8003f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001806:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800180a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180c:	2302      	movs	r3, #2
 800180e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001818:	2306      	movs	r3, #6
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4619      	mov	r1, r3
 8001822:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001826:	f002 fb91 	bl	8003f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800182a:	bf00      	nop
 800182c:	3728      	adds	r7, #40	@ 0x28
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40012c00 	.word	0x40012c00
 8001838:	40021000 	.word	0x40021000
 800183c:	48000400 	.word	0x48000400

08001840 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001844:	4b22      	ldr	r3, [pc, #136]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001846:	4a23      	ldr	r2, [pc, #140]	@ (80018d4 <MX_USART2_UART_Init+0x94>)
 8001848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800184a:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800184c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001852:	4b1f      	ldr	r3, [pc, #124]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001858:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800185a:	2200      	movs	r2, #0
 800185c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001866:	220c      	movs	r2, #12
 8001868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001870:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001876:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001878:	2200      	movs	r2, #0
 800187a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800187c:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800187e:	2200      	movs	r2, #0
 8001880:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 8001884:	2200      	movs	r2, #0
 8001886:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001888:	4811      	ldr	r0, [pc, #68]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800188a:	f005 fcd6 	bl	800723a <HAL_UART_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001894:	f7ff fc50 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001898:	2100      	movs	r1, #0
 800189a:	480d      	ldr	r0, [pc, #52]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 800189c:	f007 fd4d 	bl	800933a <HAL_UARTEx_SetTxFifoThreshold>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80018a6:	f7ff fc47 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018aa:	2100      	movs	r1, #0
 80018ac:	4808      	ldr	r0, [pc, #32]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 80018ae:	f007 fd82 	bl	80093b6 <HAL_UARTEx_SetRxFifoThreshold>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80018b8:	f7ff fc3e 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	@ (80018d0 <MX_USART2_UART_Init+0x90>)
 80018be:	f007 fd03 	bl	80092c8 <HAL_UARTEx_DisableFifoMode>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80018c8:	f7ff fc36 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000290 	.word	0x20000290
 80018d4:	40004400 	.word	0x40004400

080018d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018dc:	4b22      	ldr	r3, [pc, #136]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018de:	4a23      	ldr	r2, [pc, #140]	@ (800196c <MX_USART3_UART_Init+0x94>)
 80018e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018e2:	4b21      	ldr	r3, [pc, #132]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 80018fe:	220c      	movs	r2, #12
 8001900:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001902:	4b19      	ldr	r3, [pc, #100]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001908:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 800190a:	2200      	movs	r2, #0
 800190c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800190e:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001910:	2200      	movs	r2, #0
 8001912:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001914:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001916:	2200      	movs	r2, #0
 8001918:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800191a:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 800191c:	2200      	movs	r2, #0
 800191e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001920:	4811      	ldr	r0, [pc, #68]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001922:	f005 fc8a 	bl	800723a <HAL_UART_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800192c:	f7ff fc04 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001930:	2100      	movs	r1, #0
 8001932:	480d      	ldr	r0, [pc, #52]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001934:	f007 fd01 	bl	800933a <HAL_UARTEx_SetTxFifoThreshold>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800193e:	f7ff fbfb 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001942:	2100      	movs	r1, #0
 8001944:	4808      	ldr	r0, [pc, #32]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001946:	f007 fd36 	bl	80093b6 <HAL_UARTEx_SetRxFifoThreshold>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001950:	f7ff fbf2 	bl	8001138 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001954:	4804      	ldr	r0, [pc, #16]	@ (8001968 <MX_USART3_UART_Init+0x90>)
 8001956:	f007 fcb7 	bl	80092c8 <HAL_UARTEx_DisableFifoMode>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001960:	f7ff fbea 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000324 	.word	0x20000324
 800196c:	40004800 	.word	0x40004800

08001970 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b0a0      	sub	sp, #128	@ 0x80
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001988:	f107 0318 	add.w	r3, r7, #24
 800198c:	2254      	movs	r2, #84	@ 0x54
 800198e:	2100      	movs	r1, #0
 8001990:	4618      	mov	r0, r3
 8001992:	f007 fe5b 	bl	800964c <memset>
  if(uartHandle->Instance==USART2)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a41      	ldr	r2, [pc, #260]	@ (8001aa0 <HAL_UART_MspInit+0x130>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d13f      	bne.n	8001a20 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019a0:	2302      	movs	r3, #2
 80019a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019a4:	2300      	movs	r3, #0
 80019a6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a8:	f107 0318 	add.w	r3, r7, #24
 80019ac:	4618      	mov	r0, r3
 80019ae:	f003 fab9 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019b8:	f7ff fbbe 	bl	8001138 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019bc:	4b39      	ldr	r3, [pc, #228]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c0:	4a38      	ldr	r2, [pc, #224]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c8:	4b36      	ldr	r3, [pc, #216]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d4:	4b33      	ldr	r3, [pc, #204]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d8:	4a32      	ldr	r2, [pc, #200]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019da:	f043 0301 	orr.w	r3, r3, #1
 80019de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e0:	4b30      	ldr	r3, [pc, #192]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 80019e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ec:	230c      	movs	r3, #12
 80019ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	2302      	movs	r3, #2
 80019f2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019fc:	2307      	movs	r3, #7
 80019fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a04:	4619      	mov	r1, r3
 8001a06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a0a:	f002 fa9f 	bl	8003f4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2100      	movs	r1, #0
 8001a12:	2026      	movs	r0, #38	@ 0x26
 8001a14:	f002 f9b2 	bl	8003d7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a18:	2026      	movs	r0, #38	@ 0x26
 8001a1a:	f002 f9c9 	bl	8003db0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a1e:	e03b      	b.n	8001a98 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a20      	ldr	r2, [pc, #128]	@ (8001aa8 <HAL_UART_MspInit+0x138>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d136      	bne.n	8001a98 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a32:	f107 0318 	add.w	r3, r7, #24
 8001a36:	4618      	mov	r0, r3
 8001a38:	f003 fa74 	bl	8004f24 <HAL_RCCEx_PeriphCLKConfig>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001a42:	f7ff fb79 	bl	8001138 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a46:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	4a16      	ldr	r2, [pc, #88]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a52:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a62:	4a10      	ldr	r2, [pc, #64]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <HAL_UART_MspInit+0x134>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a76:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a88:	2307      	movs	r3, #7
 8001a8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a90:	4619      	mov	r1, r3
 8001a92:	4806      	ldr	r0, [pc, #24]	@ (8001aac <HAL_UART_MspInit+0x13c>)
 8001a94:	f002 fa5a 	bl	8003f4c <HAL_GPIO_Init>
}
 8001a98:	bf00      	nop
 8001a9a:	3780      	adds	r7, #128	@ 0x80
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40004400 	.word	0x40004400
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40004800 	.word	0x40004800
 8001aac:	48000800 	.word	0x48000800

08001ab0 <asserv_init>:


float duty_cycle_goal;
float duty_cycle_current = DUTY_CYCLE_STOP;

void asserv_init() {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001ab4:	217f      	movs	r1, #127	@ 0x7f
 8001ab6:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <asserv_init+0x10>)
 8001ab8:	f001 ff3e 	bl	8003938 <HAL_ADCEx_Calibration_Start>
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	2000007c 	.word	0x2000007c

08001ac4 <motor_set_duty_cycle>:

	return ;
}*/


void motor_set_duty_cycle(float duty_cycle) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	ed87 0a01 	vstr	s0, [r7, #4]
	duty_cycle_goal = duty_cycle;
 8001ace:	4a05      	ldr	r2, [pc, #20]	@ (8001ae4 <motor_set_duty_cycle+0x20>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim7);
 8001ad4:	4804      	ldr	r0, [pc, #16]	@ (8001ae8 <motor_set_duty_cycle+0x24>)
 8001ad6:	f003 fccb 	bl	8005470 <HAL_TIM_Base_Start_IT>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	200003b8 	.word	0x200003b8
 8001ae8:	20000244 	.word	0x20000244
 8001aec:	00000000 	.word	0x00000000

08001af0 <asserv_duty_cycle>:

void asserv_duty_cycle(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
	uint32_t Imes = HAL_ADC_GetValue(&hadc1); // Lit le courant
 8001af6:	4836      	ldr	r0, [pc, #216]	@ (8001bd0 <asserv_duty_cycle+0xe0>)
 8001af8:	f001 f988 	bl	8002e0c <HAL_ADC_GetValue>
 8001afc:	60b8      	str	r0, [r7, #8]

	//static float duty_cycle_current = DUTY_CYCLE_INITIAL;
	float delta = duty_cycle_goal - duty_cycle_current;
 8001afe:	4b35      	ldr	r3, [pc, #212]	@ (8001bd4 <asserv_duty_cycle+0xe4>)
 8001b00:	ed93 7a00 	vldr	s14, [r3]
 8001b04:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <asserv_duty_cycle+0xe8>)
 8001b06:	edd3 7a00 	vldr	s15, [r3]
 8001b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0e:	edc7 7a03 	vstr	s15, [r7, #12]
	// Saturation
	if (delta > ALPHA_DUTY_CYCLE) {
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f7fe fd48 	bl	80005a8 <__aeabi_f2d>
 8001b18:	a329      	add	r3, pc, #164	@ (adr r3, 8001bc0 <asserv_duty_cycle+0xd0>)
 8001b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1e:	f7fe fe19 	bl	8000754 <__aeabi_dcmpgt>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d002      	beq.n	8001b2e <asserv_duty_cycle+0x3e>
		delta = ALPHA_DUTY_CYCLE;
 8001b28:	4b2c      	ldr	r3, [pc, #176]	@ (8001bdc <asserv_duty_cycle+0xec>)
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	e010      	b.n	8001b50 <asserv_duty_cycle+0x60>
	} else if (delta < -ALPHA_DUTY_CYCLE) {
 8001b2e:	68f8      	ldr	r0, [r7, #12]
 8001b30:	f7fe fd3a 	bl	80005a8 <__aeabi_f2d>
 8001b34:	a324      	add	r3, pc, #144	@ (adr r3, 8001bc8 <asserv_duty_cycle+0xd8>)
 8001b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3a:	f7fe fded 	bl	8000718 <__aeabi_dcmplt>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d002      	beq.n	8001b4a <asserv_duty_cycle+0x5a>
		delta = -ALPHA_DUTY_CYCLE;
 8001b44:	4b26      	ldr	r3, [pc, #152]	@ (8001be0 <asserv_duty_cycle+0xf0>)
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	e002      	b.n	8001b50 <asserv_duty_cycle+0x60>
	} else {
		// Stop asservissement
		HAL_TIM_Base_Stop_IT(&htim7);
 8001b4a:	4826      	ldr	r0, [pc, #152]	@ (8001be4 <asserv_duty_cycle+0xf4>)
 8001b4c:	f003 fd08 	bl	8005560 <HAL_TIM_Base_Stop_IT>
	}
	duty_cycle_current += delta;/*
 8001b50:	4b21      	ldr	r3, [pc, #132]	@ (8001bd8 <asserv_duty_cycle+0xe8>)
 8001b52:	ed93 7a00 	vldr	s14, [r3]
 8001b56:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd8 <asserv_duty_cycle+0xe8>)
 8001b60:	edc3 7a00 	vstr	s15, [r3]
	if (duty_cycle_goal > duty_cycle_current) {
		duty_cycle_current += ALPHA_DUTY_CYCLE;
	} else {
		duty_cycle_current -= ALPHA_DUTY_CYCLE;
	}*/
	int ccr1 = ARR * duty_cycle_current;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd8 <asserv_duty_cycle+0xe8>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001be8 <asserv_duty_cycle+0xf8>
 8001b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b76:	ee17 3a90 	vmov	r3, s15
 8001b7a:	607b      	str	r3, [r7, #4]
	int ccr2 = ARR * (1 - duty_cycle_current);
 8001b7c:	4b16      	ldr	r3, [pc, #88]	@ (8001bd8 <asserv_duty_cycle+0xe8>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001be8 <asserv_duty_cycle+0xf8>
 8001b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b96:	ee17 3a90 	vmov	r3, s15
 8001b9a:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
 8001b9c:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <asserv_duty_cycle+0xfc>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <asserv_duty_cycle+0xfc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	639a      	str	r2, [r3, #56]	@ 0x38

	HAL_ADC_Start(&hadc1); // Lance une conversion du courant
 8001bac:	4808      	ldr	r0, [pc, #32]	@ (8001bd0 <asserv_duty_cycle+0xe0>)
 8001bae:	f001 f849 	bl	8002c44 <HAL_ADC_Start>
}
 8001bb2:	bf00      	nop
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	f3af 8000 	nop.w
 8001bc0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001bc4:	3f50624d 	.word	0x3f50624d
 8001bc8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001bcc:	bf50624d 	.word	0xbf50624d
 8001bd0:	2000007c 	.word	0x2000007c
 8001bd4:	200003b8 	.word	0x200003b8
 8001bd8:	20000004 	.word	0x20000004
 8001bdc:	3a83126f 	.word	0x3a83126f
 8001be0:	ba83126f 	.word	0xba83126f
 8001be4:	20000244 	.word	0x20000244
 8001be8:	4604d000 	.word	0x4604d000
 8001bec:	200001ac 	.word	0x200001ac

08001bf0 <motor_init>:
	int ccr2 = ARR * (1 - duty_cycle_current);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
}*/

void motor_init(void) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 8001bf4:	4804      	ldr	r0, [pc, #16]	@ (8001c08 <motor_init+0x18>)
 8001bf6:	f003 fce2 	bl	80055be <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 8001bfa:	2127      	movs	r1, #39	@ 0x27
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <motor_init+0x18>)
 8001bfe:	f005 fa9b 	bl	8007138 <HAL_TIMEx_ConfigDeadTime>
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200001ac 	.word	0x200001ac

08001c0c <motor_start>:

void motor_start() {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001c10:	2100      	movs	r1, #0
 8001c12:	480a      	ldr	r0, [pc, #40]	@ (8001c3c <motor_start+0x30>)
 8001c14:	f003 fd34 	bl	8005680 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001c18:	2100      	movs	r1, #0
 8001c1a:	4808      	ldr	r0, [pc, #32]	@ (8001c3c <motor_start+0x30>)
 8001c1c:	f005 f842 	bl	8006ca4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c20:	2104      	movs	r1, #4
 8001c22:	4806      	ldr	r0, [pc, #24]	@ (8001c3c <motor_start+0x30>)
 8001c24:	f003 fd2c 	bl	8005680 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001c28:	2104      	movs	r1, #4
 8001c2a:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <motor_start+0x30>)
 8001c2c:	f005 f83a 	bl	8006ca4 <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_INITIAL);
 8001c30:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001c34:	f7ff ff46 	bl	8001ac4 <motor_set_duty_cycle>
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200001ac 	.word	0x200001ac

08001c40 <motor_stop>:

void motor_stop() {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8001c44:	2100      	movs	r1, #0
 8001c46:	4808      	ldr	r0, [pc, #32]	@ (8001c68 <motor_stop+0x28>)
 8001c48:	f003 fe2c 	bl	80058a4 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4806      	ldr	r0, [pc, #24]	@ (8001c68 <motor_stop+0x28>)
 8001c50:	f005 f8ea 	bl	8006e28 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001c54:	2104      	movs	r1, #4
 8001c56:	4804      	ldr	r0, [pc, #16]	@ (8001c68 <motor_stop+0x28>)
 8001c58:	f003 fe24 	bl	80058a4 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001c5c:	2104      	movs	r1, #4
 8001c5e:	4802      	ldr	r0, [pc, #8]	@ (8001c68 <motor_stop+0x28>)
 8001c60:	f005 f8e2 	bl	8006e28 <HAL_TIMEx_PWMN_Stop>
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	200001ac 	.word	0x200001ac

08001c6c <set_speed>:

void set_speed(int speed) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c7a:	dd02      	ble.n	8001c82 <set_speed+0x16>
		speed = MAX_SPEED;
 8001c7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c80:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = (float) speed / MAX_SPEED;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c8c:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001ca8 <set_speed+0x3c>
 8001c90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c94:	edc7 7a03 	vstr	s15, [r7, #12]
	//duty_cycle = DUTY_CYCLE_STOP + ((duty_cycle / MAX_SPEED) * DUTY_CYCLE_RANGE);
	motor_set_duty_cycle(duty_cycle);
 8001c98:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c9c:	f7ff ff12 	bl	8001ac4 <motor_set_duty_cycle>
}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	447a0000 	.word	0x447a0000

08001cac <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001cb0:	4b04      	ldr	r3, [pc, #16]	@ (8001cc4 <led_init+0x18>)
 8001cb2:	4a05      	ldr	r2, [pc, #20]	@ (8001cc8 <led_init+0x1c>)
 8001cb4:	4905      	ldr	r1, [pc, #20]	@ (8001ccc <led_init+0x20>)
 8001cb6:	4806      	ldr	r0, [pc, #24]	@ (8001cd0 <led_init+0x24>)
 8001cb8:	f000 fa44 	bl	8002144 <shell_add>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	08009f60 	.word	0x08009f60
 8001cc8:	08001cd5 	.word	0x08001cd5
 8001ccc:	08009f6c 	.word	0x08009f6c
 8001cd0:	200003bc 	.word	0x200003bc

08001cd4 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d014      	beq.n	8001d10 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001cec:	4a4b      	ldr	r2, [pc, #300]	@ (8001e1c <led_control+0x148>)
 8001cee:	2140      	movs	r1, #64	@ 0x40
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f007 fc75 	bl	80095e0 <sniprintf>
 8001cf6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d04:	6979      	ldr	r1, [r7, #20]
 8001d06:	b289      	uxth	r1, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4798      	blx	r3
		return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e081      	b.n	8001e14 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3304      	adds	r3, #4
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4942      	ldr	r1, [pc, #264]	@ (8001e20 <led_control+0x14c>)
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fa81 	bl	8000220 <strcmp>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d11a      	bne.n	8001d5a <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001d24:	2201      	movs	r2, #1
 8001d26:	2120      	movs	r1, #32
 8001d28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d2c:	f002 fa90 	bl	8004250 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d36:	4a3b      	ldr	r2, [pc, #236]	@ (8001e24 <led_control+0x150>)
 8001d38:	2140      	movs	r1, #64	@ 0x40
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f007 fc50 	bl	80095e0 <sniprintf>
 8001d40:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d4e:	6979      	ldr	r1, [r7, #20]
 8001d50:	b289      	uxth	r1, r1
 8001d52:	4610      	mov	r0, r2
 8001d54:	4798      	blx	r3
		return HAL_OK;
 8001d56:	2300      	movs	r3, #0
 8001d58:	e05c      	b.n	8001e14 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4931      	ldr	r1, [pc, #196]	@ (8001e28 <led_control+0x154>)
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fa5c 	bl	8000220 <strcmp>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d11a      	bne.n	8001da4 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2120      	movs	r1, #32
 8001d72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d76:	f002 fa6b 	bl	8004250 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d80:	4a2a      	ldr	r2, [pc, #168]	@ (8001e2c <led_control+0x158>)
 8001d82:	2140      	movs	r1, #64	@ 0x40
 8001d84:	4618      	mov	r0, r3
 8001d86:	f007 fc2b 	bl	80095e0 <sniprintf>
 8001d8a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d98:	6979      	ldr	r1, [r7, #20]
 8001d9a:	b289      	uxth	r1, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4798      	blx	r3
		return HAL_OK;
 8001da0:	2300      	movs	r3, #0
 8001da2:	e037      	b.n	8001e14 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3304      	adds	r3, #4
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4921      	ldr	r1, [pc, #132]	@ (8001e30 <led_control+0x15c>)
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fa37 	bl	8000220 <strcmp>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d119      	bne.n	8001dec <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001db8:	2120      	movs	r1, #32
 8001dba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dbe:	f002 fa5f 	bl	8004280 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001dc8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e34 <led_control+0x160>)
 8001dca:	2140      	movs	r1, #64	@ 0x40
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f007 fc07 	bl	80095e0 <sniprintf>
 8001dd2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001de0:	6979      	ldr	r1, [r7, #20]
 8001de2:	b289      	uxth	r1, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4798      	blx	r3
		return HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e013      	b.n	8001e14 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001df2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <led_control+0x148>)
 8001df4:	2140      	movs	r1, #64	@ 0x40
 8001df6:	4618      	mov	r0, r3
 8001df8:	f007 fbf2 	bl	80095e0 <sniprintf>
 8001dfc:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001e0a:	6979      	ldr	r1, [r7, #20]
 8001e0c:	b289      	uxth	r1, r1
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4798      	blx	r3
	return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	08009f70 	.word	0x08009f70
 8001e20:	08009f98 	.word	0x08009f98
 8001e24:	08009f9c 	.word	0x08009f9c
 8001e28:	08009fa8 	.word	0x08009fa8
 8001e2c:	08009fac 	.word	0x08009fac
 8001e30:	08009fb8 	.word	0x08009fb8
 8001e34:	08009fc0 	.word	0x08009fc0

08001e38 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	2b60      	cmp	r3, #96	@ 0x60
 8001e46:	d902      	bls.n	8001e4e <is_character_valid+0x16>
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	2b7a      	cmp	r3, #122	@ 0x7a
 8001e4c:	d911      	bls.n	8001e72 <is_character_valid+0x3a>
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	2b40      	cmp	r3, #64	@ 0x40
 8001e52:	d902      	bls.n	8001e5a <is_character_valid+0x22>
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	2b5a      	cmp	r3, #90	@ 0x5a
 8001e58:	d90b      	bls.n	8001e72 <is_character_valid+0x3a>
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	2b2f      	cmp	r3, #47	@ 0x2f
 8001e5e:	d902      	bls.n	8001e66 <is_character_valid+0x2e>
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	2b39      	cmp	r3, #57	@ 0x39
 8001e64:	d905      	bls.n	8001e72 <is_character_valid+0x3a>
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d002      	beq.n	8001e72 <is_character_valid+0x3a>
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	2b3d      	cmp	r3, #61	@ 0x3d
 8001e70:	d101      	bne.n	8001e76 <is_character_valid+0x3e>
 8001e72:	2301      	movs	r3, #1
 8001e74:	e000      	b.n	8001e78 <is_character_valid+0x40>
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001e90:	e018      	b.n	8001ec4 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	4413      	add	r3, r2
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff ffcc 	bl	8001e38 <is_character_valid>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10b      	bne.n	8001ebe <is_string_valid+0x3a>
			if(reading_head == 0){
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <is_string_valid+0x2c>
				return 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e010      	b.n	8001ed2 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
				return 1;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e009      	b.n	8001ed2 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1e0      	bne.n	8001e92 <is_string_valid+0xe>
	}
	return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b089      	sub	sp, #36	@ 0x24
 8001ee0:	af02      	add	r7, sp, #8
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001eee:	4a2c      	ldr	r2, [pc, #176]	@ (8001fa0 <sh_help+0xc4>)
 8001ef0:	2140      	movs	r1, #64	@ 0x40
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f007 fb74 	bl	80095e0 <sniprintf>
 8001ef8:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f06:	6939      	ldr	r1, [r7, #16]
 8001f08:	b289      	uxth	r1, r1
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f14:	4a23      	ldr	r2, [pc, #140]	@ (8001fa4 <sh_help+0xc8>)
 8001f16:	2140      	movs	r1, #64	@ 0x40
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f007 fb61 	bl	80095e0 <sniprintf>
 8001f1e:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f2c:	6939      	ldr	r1, [r7, #16]
 8001f2e:	b289      	uxth	r1, r1
 8001f30:	4610      	mov	r0, r2
 8001f32:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e028      	b.n	8001f8c <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001f40:	68f9      	ldr	r1, [r7, #12]
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4613      	mov	r3, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3304      	adds	r3, #4
 8001f50:	681c      	ldr	r4, [r3, #0]
 8001f52:	68f9      	ldr	r1, [r7, #12]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	330c      	adds	r3, #12
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	4623      	mov	r3, r4
 8001f68:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa8 <sh_help+0xcc>)
 8001f6a:	2140      	movs	r1, #64	@ 0x40
 8001f6c:	f007 fb38 	bl	80095e0 <sniprintf>
 8001f70:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f7e:	6939      	ldr	r1, [r7, #16]
 8001f80:	b289      	uxth	r1, r1
 8001f82:	4610      	mov	r0, r2
 8001f84:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	dbd1      	blt.n	8001f3a <sh_help+0x5e>
	}
	return 0;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	371c      	adds	r7, #28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd90      	pop	{r4, r7, pc}
 8001fa0:	08009fd0 	.word	0x08009fd0
 8001fa4:	08009fe8 	.word	0x08009fe8
 8001fa8:	0800a004 	.word	0x0800a004

08001fac <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b088      	sub	sp, #32
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	e01b      	b.n	8001ff6 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	4413      	add	r3, r2
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <sh_test_list+0x5c>)
 8001fd4:	2140      	movs	r1, #64	@ 0x40
 8001fd6:	f007 fb03 	bl	80095e0 <sniprintf>
 8001fda:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001fe8:	6939      	ldr	r1, [r7, #16]
 8001fea:	b289      	uxth	r1, r1
 8001fec:	4610      	mov	r0, r2
 8001fee:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	dbdf      	blt.n	8001fbe <sh_test_list+0x12>
	}
	return 0;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	0800a010 	.word	0x0800a010

0800200c <sh_start>:


static int sh_start(h_shell_t* h_shell, int argc, char ** argv) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
	motor_start();
 8002018:	f7ff fdf8 	bl	8001c0c <motor_start>
	return 0;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <sh_stop>:

static int sh_stop(h_shell_t* h_shell, int argc, char ** argv) {
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
	motor_stop();
 8002032:	f7ff fe05 	bl	8001c40 <motor_stop>
	return 0;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <sh_speed>:

static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2b00      	cmp	r3, #0
 8002050:	dc02      	bgt.n	8002058 <sh_speed+0x18>
		return -1;
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
 8002056:	e00a      	b.n	800206e <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3304      	adds	r3, #4
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f007 fa36 	bl	80094d0 <atoi>
 8002064:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 8002066:	6978      	ldr	r0, [r7, #20]
 8002068:	f7ff fe00 	bl	8001c6c <set_speed>
	return 0;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002090:	4a1b      	ldr	r2, [pc, #108]	@ (8002100 <shell_init+0x88>)
 8002092:	2140      	movs	r1, #64	@ 0x40
 8002094:	4618      	mov	r0, r3
 8002096:	f007 faa3 	bl	80095e0 <sniprintf>
 800209a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80020a8:	68f9      	ldr	r1, [r7, #12]
 80020aa:	b289      	uxth	r1, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80020b6:	210d      	movs	r1, #13
 80020b8:	4812      	ldr	r0, [pc, #72]	@ (8002104 <shell_init+0x8c>)
 80020ba:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80020bc:	4b12      	ldr	r3, [pc, #72]	@ (8002108 <shell_init+0x90>)
 80020be:	4a13      	ldr	r2, [pc, #76]	@ (800210c <shell_init+0x94>)
 80020c0:	4913      	ldr	r1, [pc, #76]	@ (8002110 <shell_init+0x98>)
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f83e 	bl	8002144 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <shell_init+0x9c>)
 80020ca:	4a13      	ldr	r2, [pc, #76]	@ (8002118 <shell_init+0xa0>)
 80020cc:	4913      	ldr	r1, [pc, #76]	@ (800211c <shell_init+0xa4>)
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f838 	bl	8002144 <shell_add>
	shell_add(h_shell, "start", sh_start, "Vitesse nulle et activer la gnration des PWM");
 80020d4:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <shell_init+0xa8>)
 80020d6:	4a13      	ldr	r2, [pc, #76]	@ (8002124 <shell_init+0xac>)
 80020d8:	4913      	ldr	r1, [pc, #76]	@ (8002128 <shell_init+0xb0>)
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f832 	bl	8002144 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Dsactiver la gnration des PWM");
 80020e0:	4b12      	ldr	r3, [pc, #72]	@ (800212c <shell_init+0xb4>)
 80020e2:	4a13      	ldr	r2, [pc, #76]	@ (8002130 <shell_init+0xb8>)
 80020e4:	4913      	ldr	r1, [pc, #76]	@ (8002134 <shell_init+0xbc>)
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 f82c 	bl	8002144 <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <shell_init+0xc0>)
 80020ee:	4a13      	ldr	r2, [pc, #76]	@ (800213c <shell_init+0xc4>)
 80020f0:	4913      	ldr	r1, [pc, #76]	@ (8002140 <shell_init+0xc8>)
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f826 	bl	8002144 <shell_add>
}
 80020f8:	bf00      	nop
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	0800a020 	.word	0x0800a020
 8002104:	0800a054 	.word	0x0800a054
 8002108:	0800a064 	.word	0x0800a064
 800210c:	08001edd 	.word	0x08001edd
 8002110:	0800a06c 	.word	0x0800a06c
 8002114:	0800a074 	.word	0x0800a074
 8002118:	08001fad 	.word	0x08001fad
 800211c:	0800a080 	.word	0x0800a080
 8002120:	0800a088 	.word	0x0800a088
 8002124:	0800200d 	.word	0x0800200d
 8002128:	0800a0bc 	.word	0x0800a0bc
 800212c:	0800a0c4 	.word	0x0800a0c4
 8002130:	08002027 	.word	0x08002027
 8002134:	0800a0e8 	.word	0x0800a0e8
 8002138:	0800a0f0 	.word	0x0800a0f0
 800213c:	08002041 	.word	0x08002041
 8002140:	0800a110 	.word	0x0800a110

08002144 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8002152:	68b8      	ldr	r0, [r7, #8]
 8002154:	f7ff fe96 	bl	8001e84 <is_string_valid>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d02b      	beq.n	80021b6 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b3f      	cmp	r3, #63	@ 0x3f
 8002164:	dc27      	bgt.n	80021b6 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68f9      	ldr	r1, [r7, #12]
 800216c:	4613      	mov	r3, r2
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	3304      	adds	r3, #4
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	68f9      	ldr	r1, [r7, #12]
 8002182:	4613      	mov	r3, r2
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	3308      	adds	r3, #8
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	4613      	mov	r3, r2
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	4413      	add	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	330c      	adds	r3, #12
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	601a      	str	r2, [r3, #0]
			return 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	e001      	b.n	80021ba <shell_add+0x76>
		}
	}
	return -1;
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
	...

080021c4 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08e      	sub	sp, #56	@ 0x38
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 80021ce:	2301      	movs	r3, #1
 80021d0:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021da:	e013      	b.n	8002204 <shell_exec+0x40>
	{
		if (*p == ' ')
 80021dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d10c      	bne.n	80021fe <shell_exec+0x3a>
		{
			*p = '\0';
 80021e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80021ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80021f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021f2:	3201      	adds	r2, #1
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	3338      	adds	r3, #56	@ 0x38
 80021f8:	443b      	add	r3, r7
 80021fa:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80021fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002200:	3301      	adds	r3, #1
 8002202:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d002      	beq.n	8002212 <shell_exec+0x4e>
 800220c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220e:	2b07      	cmp	r3, #7
 8002210:	dde4      	ble.n	80021dc <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8002212:	2300      	movs	r3, #0
 8002214:	637b      	str	r3, [r7, #52]	@ 0x34
 8002216:	e023      	b.n	8002260 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800221c:	4613      	mov	r3, r2
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	4413      	add	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	3304      	adds	r3, #4
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f7fd fff6 	bl	8000220 <strcmp>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10f      	bne.n	800225a <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	3308      	adds	r3, #8
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f107 0208 	add.w	r2, r7, #8
 8002250:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	4798      	blx	r3
 8002256:	4603      	mov	r3, r0
 8002258:	e01c      	b.n	8002294 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 800225a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800225c:	3301      	adds	r3, #1
 800225e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002266:	429a      	cmp	r2, r3
 8002268:	dbd6      	blt.n	8002218 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <shell_exec+0xd8>)
 8002274:	2140      	movs	r1, #64	@ 0x40
 8002276:	f007 f9b3 	bl	80095e0 <sniprintf>
 800227a:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800228a:	b289      	uxth	r1, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4798      	blx	r3
	return -1;
 8002290:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002294:	4618      	mov	r0, r3
 8002296:	3738      	adds	r7, #56	@ 0x38
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	0800a118 	.word	0x0800a118

080022a0 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80022ae:	f107 020b 	add.w	r2, r7, #11
 80022b2:	2101      	movs	r1, #1
 80022b4:	4610      	mov	r0, r2
 80022b6:	4798      	blx	r3

	switch(c)
 80022b8:	7afb      	ldrb	r3, [r7, #11]
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d02f      	beq.n	800231e <shell_run+0x7e>
 80022be:	2b0d      	cmp	r3, #13
 80022c0:	d144      	bne.n	800234c <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80022c8:	4a33      	ldr	r2, [pc, #204]	@ (8002398 <shell_run+0xf8>)
 80022ca:	2140      	movs	r1, #64	@ 0x40
 80022cc:	4618      	mov	r0, r3
 80022ce:	f007 f987 	bl	80095e0 <sniprintf>
 80022d2:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80022e0:	68f9      	ldr	r1, [r7, #12]
 80022e2:	b289      	uxth	r1, r1
 80022e4:	4610      	mov	r0, r2
 80022e6:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80022e8:	4b2c      	ldr	r3, [pc, #176]	@ (800239c <shell_run+0xfc>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	1c5a      	adds	r2, r3, #1
 80022ee:	492b      	ldr	r1, [pc, #172]	@ (800239c <shell_run+0xfc>)
 80022f0:	600a      	str	r2, [r1, #0]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80022fc:	4b27      	ldr	r3, [pc, #156]	@ (800239c <shell_run+0xfc>)
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8002308:	4619      	mov	r1, r3
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7ff ff5a 	bl	80021c4 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002316:	210d      	movs	r1, #13
 8002318:	4821      	ldr	r0, [pc, #132]	@ (80023a0 <shell_run+0x100>)
 800231a:	4798      	blx	r3
		break;
 800231c:	e036      	b.n	800238c <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 800231e:	4b1f      	ldr	r3, [pc, #124]	@ (800239c <shell_run+0xfc>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	dd31      	ble.n	800238a <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8002326:	4b1d      	ldr	r3, [pc, #116]	@ (800239c <shell_run+0xfc>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8002334:	4b19      	ldr	r3, [pc, #100]	@ (800239c <shell_run+0xfc>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3b01      	subs	r3, #1
 800233a:	4a18      	ldr	r2, [pc, #96]	@ (800239c <shell_run+0xfc>)
 800233c:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002344:	2103      	movs	r1, #3
 8002346:	4817      	ldr	r0, [pc, #92]	@ (80023a4 <shell_run+0x104>)
 8002348:	4798      	blx	r3
		}
		break;
 800234a:	e01e      	b.n	800238a <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <shell_run+0xfc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b3f      	cmp	r3, #63	@ 0x3f
 8002352:	dc1b      	bgt.n	800238c <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002354:	7afb      	ldrb	r3, [r7, #11]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fd6e 	bl	8001e38 <is_character_valid>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d014      	beq.n	800238c <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002368:	f107 020b 	add.w	r2, r7, #11
 800236c:	2101      	movs	r1, #1
 800236e:	4610      	mov	r0, r2
 8002370:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <shell_run+0xfc>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	1c5a      	adds	r2, r3, #1
 8002378:	4908      	ldr	r1, [pc, #32]	@ (800239c <shell_run+0xfc>)
 800237a:	600a      	str	r2, [r1, #0]
 800237c:	7af9      	ldrb	r1, [r7, #11]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	460a      	mov	r2, r1
 8002384:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002388:	e000      	b.n	800238c <shell_run+0xec>
		break;
 800238a:	bf00      	nop
			}
		}
	}
	return 0;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	0800a130 	.word	0x0800a130
 800239c:	20000748 	.word	0x20000748
 80023a0:	0800a054 	.word	0x0800a054
 80023a4:	0800a134 	.word	0x0800a134

080023a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023a8:	480d      	ldr	r0, [pc, #52]	@ (80023e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023ac:	f7fe ffe8 	bl	8001380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023b0:	480c      	ldr	r0, [pc, #48]	@ (80023e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023b2:	490d      	ldr	r1, [pc, #52]	@ (80023e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023b4:	4a0d      	ldr	r2, [pc, #52]	@ (80023ec <LoopForever+0xe>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80023b8:	e002      	b.n	80023c0 <LoopCopyDataInit>

080023ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023be:	3304      	adds	r3, #4

080023c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c4:	d3f9      	bcc.n	80023ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c6:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023c8:	4c0a      	ldr	r4, [pc, #40]	@ (80023f4 <LoopForever+0x16>)
  movs r3, #0
 80023ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023cc:	e001      	b.n	80023d2 <LoopFillZerobss>

080023ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023d0:	3204      	adds	r2, #4

080023d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d4:	d3fb      	bcc.n	80023ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023d6:	f007 f947 	bl	8009668 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023da:	f7fe fe37 	bl	800104c <main>

080023de <LoopForever>:

LoopForever:
    b LoopForever
 80023de:	e7fe      	b.n	80023de <LoopForever>
  ldr   r0, =_estack
 80023e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80023ec:	0800a2bc 	.word	0x0800a2bc
  ldr r2, =_sbss
 80023f0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80023f4:	20000898 	.word	0x20000898

080023f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023f8:	e7fe      	b.n	80023f8 <ADC1_2_IRQHandler>

080023fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f001 fcae 	bl	8003d66 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800240a:	200f      	movs	r0, #15
 800240c:	f7fe febe 	bl	800118c <HAL_InitTick>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	71fb      	strb	r3, [r7, #7]
 800241a:	e001      	b.n	8002420 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800241c:	f7fe fe92 	bl	8001144 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002420:	79fb      	ldrb	r3, [r7, #7]

}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <HAL_IncTick+0x1c>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b05      	ldr	r3, [pc, #20]	@ (800244c <HAL_IncTick+0x20>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4413      	add	r3, r2
 800243a:	4a03      	ldr	r2, [pc, #12]	@ (8002448 <HAL_IncTick+0x1c>)
 800243c:	6013      	str	r3, [r2, #0]
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	2000074c 	.word	0x2000074c
 800244c:	2000000c 	.word	0x2000000c

08002450 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return uwTick;
 8002454:	4b03      	ldr	r3, [pc, #12]	@ (8002464 <HAL_GetTick+0x14>)
 8002456:	681b      	ldr	r3, [r3, #0]
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	2000074c 	.word	0x2000074c

08002468 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	609a      	str	r2, [r3, #8]
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	609a      	str	r2, [r3, #8]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
 80024dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	3360      	adds	r3, #96	@ 0x60
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <LL_ADC_SetOffset+0x44>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	4313      	orrs	r3, r2
 8002500:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002508:	bf00      	nop
 800250a:	371c      	adds	r7, #28
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	03fff000 	.word	0x03fff000

08002518 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3360      	adds	r3, #96	@ 0x60
 8002526:	461a      	mov	r2, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3360      	adds	r3, #96	@ 0x60
 8002554:	461a      	mov	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	431a      	orrs	r2, r3
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800257a:	b480      	push	{r7}
 800257c:	b087      	sub	sp, #28
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3360      	adds	r3, #96	@ 0x60
 800258a:	461a      	mov	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	431a      	orrs	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80025a4:	bf00      	nop
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3360      	adds	r3, #96	@ 0x60
 80025c0:	461a      	mov	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	615a      	str	r2, [r3, #20]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	3330      	adds	r3, #48	@ 0x30
 800261c:	461a      	mov	r2, r3
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	0a1b      	lsrs	r3, r3, #8
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	4413      	add	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	f003 031f 	and.w	r3, r3, #31
 8002636:	211f      	movs	r1, #31
 8002638:	fa01 f303 	lsl.w	r3, r1, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	401a      	ands	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	0e9b      	lsrs	r3, r3, #26
 8002644:	f003 011f 	and.w	r1, r3, #31
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 031f 	and.w	r3, r3, #31
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	431a      	orrs	r2, r3
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002658:	bf00      	nop
 800265a:	371c      	adds	r7, #28
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002664:	b480      	push	{r7}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3314      	adds	r3, #20
 8002674:	461a      	mov	r2, r3
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	0e5b      	lsrs	r3, r3, #25
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	4413      	add	r3, r2
 8002682:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	0d1b      	lsrs	r3, r3, #20
 800268c:	f003 031f 	and.w	r3, r3, #31
 8002690:	2107      	movs	r1, #7
 8002692:	fa01 f303 	lsl.w	r3, r1, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	401a      	ands	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	0d1b      	lsrs	r3, r3, #20
 800269e:	f003 031f 	and.w	r3, r3, #31
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	fa01 f303 	lsl.w	r3, r1, r3
 80026a8:	431a      	orrs	r2, r3
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026ae:	bf00      	nop
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d4:	43db      	mvns	r3, r3
 80026d6:	401a      	ands	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f003 0318 	and.w	r3, r3, #24
 80026de:	4908      	ldr	r1, [pc, #32]	@ (8002700 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026e0:	40d9      	lsrs	r1, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	400b      	ands	r3, r1
 80026e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ea:	431a      	orrs	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	0007ffff 	.word	0x0007ffff

08002704 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 031f 	and.w	r3, r3, #31
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002730:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6093      	str	r3, [r2, #8]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002754:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002758:	d101      	bne.n	800275e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800277c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002780:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027a8:	d101      	bne.n	80027ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027f8:	f043 0202 	orr.w	r2, r3, #2
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <LL_ADC_IsEnabled+0x18>
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <LL_ADC_IsEnabled+0x1a>
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b02      	cmp	r3, #2
 8002844:	d101      	bne.n	800284a <LL_ADC_IsDisableOngoing+0x18>
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <LL_ADC_IsDisableOngoing+0x1a>
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002868:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800286c:	f043 0204 	orr.w	r2, r3, #4
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b04      	cmp	r3, #4
 8002892:	d101      	bne.n	8002898 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002894:	2301      	movs	r3, #1
 8002896:	e000      	b.n	800289a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	370c      	adds	r7, #12
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	2b08      	cmp	r3, #8
 80028b8:	d101      	bne.n	80028be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028ba:	2301      	movs	r3, #1
 80028bc:	e000      	b.n	80028c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b089      	sub	sp, #36	@ 0x24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e1a9      	b.n	8002c3a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d109      	bne.n	8002908 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7fe f9ab 	bl	8000c50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff19 	bl	8002744 <LL_ADC_IsDeepPowerDownEnabled>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d004      	beq.n	8002922 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff feff 	bl	8002720 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ff34 	bl	8002794 <LL_ADC_IsInternalRegulatorEnabled>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d115      	bne.n	800295e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff ff18 	bl	800276c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800293c:	4b9c      	ldr	r3, [pc, #624]	@ (8002bb0 <HAL_ADC_Init+0x2e4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	099b      	lsrs	r3, r3, #6
 8002942:	4a9c      	ldr	r2, [pc, #624]	@ (8002bb4 <HAL_ADC_Init+0x2e8>)
 8002944:	fba2 2303 	umull	r2, r3, r2, r3
 8002948:	099b      	lsrs	r3, r3, #6
 800294a:	3301      	adds	r3, #1
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002950:	e002      	b.n	8002958 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	3b01      	subs	r3, #1
 8002956:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f9      	bne.n	8002952 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff ff16 	bl	8002794 <LL_ADC_IsInternalRegulatorEnabled>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10d      	bne.n	800298a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002972:	f043 0210 	orr.w	r2, r3, #16
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800297e:	f043 0201 	orr.w	r2, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff ff76 	bl	8002880 <LL_ADC_REG_IsConversionOngoing>
 8002994:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299a:	f003 0310 	and.w	r3, r3, #16
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f040 8142 	bne.w	8002c28 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f040 813e 	bne.w	8002c28 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029b4:	f043 0202 	orr.w	r2, r3, #2
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff23 	bl	800280c <LL_ADC_IsEnabled>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d141      	bne.n	8002a50 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029d4:	d004      	beq.n	80029e0 <HAL_ADC_Init+0x114>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a77      	ldr	r2, [pc, #476]	@ (8002bb8 <HAL_ADC_Init+0x2ec>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d10f      	bne.n	8002a00 <HAL_ADC_Init+0x134>
 80029e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029e4:	f7ff ff12 	bl	800280c <LL_ADC_IsEnabled>
 80029e8:	4604      	mov	r4, r0
 80029ea:	4873      	ldr	r0, [pc, #460]	@ (8002bb8 <HAL_ADC_Init+0x2ec>)
 80029ec:	f7ff ff0e 	bl	800280c <LL_ADC_IsEnabled>
 80029f0:	4603      	mov	r3, r0
 80029f2:	4323      	orrs	r3, r4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	e012      	b.n	8002a26 <HAL_ADC_Init+0x15a>
 8002a00:	486e      	ldr	r0, [pc, #440]	@ (8002bbc <HAL_ADC_Init+0x2f0>)
 8002a02:	f7ff ff03 	bl	800280c <LL_ADC_IsEnabled>
 8002a06:	4604      	mov	r4, r0
 8002a08:	486d      	ldr	r0, [pc, #436]	@ (8002bc0 <HAL_ADC_Init+0x2f4>)
 8002a0a:	f7ff feff 	bl	800280c <LL_ADC_IsEnabled>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	431c      	orrs	r4, r3
 8002a12:	486c      	ldr	r0, [pc, #432]	@ (8002bc4 <HAL_ADC_Init+0x2f8>)
 8002a14:	f7ff fefa 	bl	800280c <LL_ADC_IsEnabled>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	4323      	orrs	r3, r4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	bf0c      	ite	eq
 8002a20:	2301      	moveq	r3, #1
 8002a22:	2300      	movne	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d012      	beq.n	8002a50 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a32:	d004      	beq.n	8002a3e <HAL_ADC_Init+0x172>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a5f      	ldr	r2, [pc, #380]	@ (8002bb8 <HAL_ADC_Init+0x2ec>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_ADC_Init+0x176>
 8002a3e:	4a62      	ldr	r2, [pc, #392]	@ (8002bc8 <HAL_ADC_Init+0x2fc>)
 8002a40:	e000      	b.n	8002a44 <HAL_ADC_Init+0x178>
 8002a42:	4a62      	ldr	r2, [pc, #392]	@ (8002bcc <HAL_ADC_Init+0x300>)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	f7ff fd0c 	bl	8002468 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	7f5b      	ldrb	r3, [r3, #29]
 8002a54:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a5a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a60:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a66:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a6e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d106      	bne.n	8002a8c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	3b01      	subs	r3, #1
 8002a84:	045b      	lsls	r3, r3, #17
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d009      	beq.n	8002aa8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	4b48      	ldr	r3, [pc, #288]	@ (8002bd0 <HAL_ADC_Init+0x304>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	69b9      	ldr	r1, [r7, #24]
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fee5 	bl	80028a6 <LL_ADC_INJ_IsConversionOngoing>
 8002adc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d17f      	bne.n	8002be4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d17c      	bne.n	8002be4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002aee:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002af6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b06:	f023 0302 	bic.w	r3, r3, #2
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	69b9      	ldr	r1, [r7, #24]
 8002b10:	430b      	orrs	r3, r1
 8002b12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d017      	beq.n	8002b4c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b2a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b34:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6911      	ldr	r1, [r2, #16]
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	430b      	orrs	r3, r1
 8002b46:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002b4a:	e013      	b.n	8002b74 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002b5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b70:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d12a      	bne.n	8002bd4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b88:	f023 0304 	bic.w	r3, r3, #4
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b94:	4311      	orrs	r1, r2
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b9a:	4311      	orrs	r1, r2
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f042 0201 	orr.w	r2, r2, #1
 8002bac:	611a      	str	r2, [r3, #16]
 8002bae:	e019      	b.n	8002be4 <HAL_ADC_Init+0x318>
 8002bb0:	20000000 	.word	0x20000000
 8002bb4:	053e2d63 	.word	0x053e2d63
 8002bb8:	50000100 	.word	0x50000100
 8002bbc:	50000400 	.word	0x50000400
 8002bc0:	50000500 	.word	0x50000500
 8002bc4:	50000600 	.word	0x50000600
 8002bc8:	50000300 	.word	0x50000300
 8002bcc:	50000700 	.word	0x50000700
 8002bd0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0201 	bic.w	r2, r2, #1
 8002be2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d10c      	bne.n	8002c06 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f023 010f 	bic.w	r1, r3, #15
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	1e5a      	subs	r2, r3, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c04:	e007      	b.n	8002c16 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 020f 	bic.w	r2, r2, #15
 8002c14:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1a:	f023 0303 	bic.w	r3, r3, #3
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c26:	e007      	b.n	8002c38 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2c:	f043 0210 	orr.w	r2, r3, #16
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c38:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3724      	adds	r7, #36	@ 0x24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd90      	pop	{r4, r7, pc}
 8002c42:	bf00      	nop

08002c44 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c54:	d004      	beq.n	8002c60 <HAL_ADC_Start+0x1c>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a67      	ldr	r2, [pc, #412]	@ (8002df8 <HAL_ADC_Start+0x1b4>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d101      	bne.n	8002c64 <HAL_ADC_Start+0x20>
 8002c60:	4b66      	ldr	r3, [pc, #408]	@ (8002dfc <HAL_ADC_Start+0x1b8>)
 8002c62:	e000      	b.n	8002c66 <HAL_ADC_Start+0x22>
 8002c64:	4b66      	ldr	r3, [pc, #408]	@ (8002e00 <HAL_ADC_Start+0x1bc>)
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff fd4c 	bl	8002704 <LL_ADC_GetMultimode>
 8002c6c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe04 	bl	8002880 <LL_ADC_REG_IsConversionOngoing>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f040 80b4 	bne.w	8002de8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_Start+0x4a>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e0af      	b.n	8002dee <HAL_ADC_Start+0x1aa>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 fd06 	bl	80036a8 <ADC_Enable>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ca0:	7dfb      	ldrb	r3, [r7, #23]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 809b 	bne.w	8002dde <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8002df8 <HAL_ADC_Start+0x1b4>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d009      	beq.n	8002cda <HAL_ADC_Start+0x96>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a4e      	ldr	r2, [pc, #312]	@ (8002e04 <HAL_ADC_Start+0x1c0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d002      	beq.n	8002cd6 <HAL_ADC_Start+0x92>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	e003      	b.n	8002cde <HAL_ADC_Start+0x9a>
 8002cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e08 <HAL_ADC_Start+0x1c4>)
 8002cd8:	e001      	b.n	8002cde <HAL_ADC_Start+0x9a>
 8002cda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d002      	beq.n	8002cec <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d105      	bne.n	8002cf8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d04:	d106      	bne.n	8002d14 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d0a:	f023 0206 	bic.w	r2, r3, #6
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	661a      	str	r2, [r3, #96]	@ 0x60
 8002d12:	e002      	b.n	8002d1a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	221c      	movs	r2, #28
 8002d20:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a32      	ldr	r2, [pc, #200]	@ (8002df8 <HAL_ADC_Start+0x1b4>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d009      	beq.n	8002d48 <HAL_ADC_Start+0x104>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a32      	ldr	r2, [pc, #200]	@ (8002e04 <HAL_ADC_Start+0x1c0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d002      	beq.n	8002d44 <HAL_ADC_Start+0x100>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	e003      	b.n	8002d4c <HAL_ADC_Start+0x108>
 8002d44:	4b30      	ldr	r3, [pc, #192]	@ (8002e08 <HAL_ADC_Start+0x1c4>)
 8002d46:	e001      	b.n	8002d4c <HAL_ADC_Start+0x108>
 8002d48:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d008      	beq.n	8002d66 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d005      	beq.n	8002d66 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	2b05      	cmp	r3, #5
 8002d5e:	d002      	beq.n	8002d66 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	2b09      	cmp	r3, #9
 8002d64:	d114      	bne.n	8002d90 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d7c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fd65 	bl	8002858 <LL_ADC_REG_StartConversion>
 8002d8e:	e02d      	b.n	8002dec <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d94:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a15      	ldr	r2, [pc, #84]	@ (8002df8 <HAL_ADC_Start+0x1b4>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d009      	beq.n	8002dba <HAL_ADC_Start+0x176>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a16      	ldr	r2, [pc, #88]	@ (8002e04 <HAL_ADC_Start+0x1c0>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d002      	beq.n	8002db6 <HAL_ADC_Start+0x172>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	e003      	b.n	8002dbe <HAL_ADC_Start+0x17a>
 8002db6:	4b14      	ldr	r3, [pc, #80]	@ (8002e08 <HAL_ADC_Start+0x1c4>)
 8002db8:	e001      	b.n	8002dbe <HAL_ADC_Start+0x17a>
 8002dba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002dbe:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00f      	beq.n	8002dec <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002dd4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ddc:	e006      	b.n	8002dec <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002de6:	e001      	b.n	8002dec <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
 8002dea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	50000100 	.word	0x50000100
 8002dfc:	50000300 	.word	0x50000300
 8002e00:	50000700 	.word	0x50000700
 8002e04:	50000500 	.word	0x50000500
 8002e08:	50000400 	.word	0x50000400

08002e0c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
	...

08002e28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b0b6      	sub	sp, #216	@ 0xd8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d102      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x24>
 8002e46:	2302      	movs	r3, #2
 8002e48:	f000 bc13 	b.w	8003672 <HAL_ADC_ConfigChannel+0x84a>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7ff fd11 	bl	8002880 <LL_ADC_REG_IsConversionOngoing>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f040 83f3 	bne.w	800364c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6818      	ldr	r0, [r3, #0]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	6859      	ldr	r1, [r3, #4]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	461a      	mov	r2, r3
 8002e74:	f7ff fbca 	bl	800260c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fcff 	bl	8002880 <LL_ADC_REG_IsConversionOngoing>
 8002e82:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fd0b 	bl	80028a6 <LL_ADC_INJ_IsConversionOngoing>
 8002e90:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f040 81d9 	bne.w	8003250 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 81d4 	bne.w	8003250 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002eb0:	d10f      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f7ff fbd1 	bl	8002664 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff fb8b 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002ed0:	e00e      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	6819      	ldr	r1, [r3, #0]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f7ff fbc0 	bl	8002664 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fb7b 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	695a      	ldr	r2, [r3, #20]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	08db      	lsrs	r3, r3, #3
 8002efc:	f003 0303 	and.w	r3, r3, #3
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	d022      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6818      	ldr	r0, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	6919      	ldr	r1, [r3, #16]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f22:	f7ff fad5 	bl	80024d0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	6919      	ldr	r1, [r3, #16]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	461a      	mov	r2, r3
 8002f34:	f7ff fb21 	bl	800257a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6818      	ldr	r0, [r3, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d102      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x126>
 8002f48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f4c:	e000      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x128>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	461a      	mov	r2, r3
 8002f52:	f7ff fb2d 	bl	80025b0 <LL_ADC_SetOffsetSaturation>
 8002f56:	e17b      	b.n	8003250 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7ff fada 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10a      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x15c>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2100      	movs	r1, #0
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff facf 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	0e9b      	lsrs	r3, r3, #26
 8002f7e:	f003 021f 	and.w	r2, r3, #31
 8002f82:	e01e      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x19a>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fac4 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002f90:	4603      	mov	r3, r0
 8002f92:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002fa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fa6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002faa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002fb2:	2320      	movs	r3, #32
 8002fb4:	e004      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002fb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002fba:	fab3 f383 	clz	r3, r3
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d105      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x1b2>
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	0e9b      	lsrs	r3, r3, #26
 8002fd4:	f003 031f 	and.w	r3, r3, #31
 8002fd8:	e018      	b.n	800300c <HAL_ADC_ConfigChannel+0x1e4>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fe6:	fa93 f3a3 	rbit	r3, r3
 8002fea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ff2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002ff6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002ffe:	2320      	movs	r3, #32
 8003000:	e004      	b.n	800300c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003002:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003006:	fab3 f383 	clz	r3, r3
 800300a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800300c:	429a      	cmp	r2, r3
 800300e:	d106      	bne.n	800301e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2200      	movs	r2, #0
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fa93 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2101      	movs	r1, #1
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fa77 	bl	8002518 <LL_ADC_GetOffsetChannel>
 800302a:	4603      	mov	r3, r0
 800302c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10a      	bne.n	800304a <HAL_ADC_ConfigChannel+0x222>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2101      	movs	r1, #1
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fa6c 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003040:	4603      	mov	r3, r0
 8003042:	0e9b      	lsrs	r3, r3, #26
 8003044:	f003 021f 	and.w	r2, r3, #31
 8003048:	e01e      	b.n	8003088 <HAL_ADC_ConfigChannel+0x260>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2101      	movs	r1, #1
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fa61 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003056:	4603      	mov	r3, r0
 8003058:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003060:	fa93 f3a3 	rbit	r3, r3
 8003064:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003068:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800306c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003070:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003078:	2320      	movs	r3, #32
 800307a:	e004      	b.n	8003086 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800307c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003080:	fab3 f383 	clz	r3, r3
 8003084:	b2db      	uxtb	r3, r3
 8003086:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003090:	2b00      	cmp	r3, #0
 8003092:	d105      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x278>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	0e9b      	lsrs	r3, r3, #26
 800309a:	f003 031f 	and.w	r3, r3, #31
 800309e:	e018      	b.n	80030d2 <HAL_ADC_ConfigChannel+0x2aa>
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80030ac:	fa93 f3a3 	rbit	r3, r3
 80030b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80030b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80030bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80030c4:	2320      	movs	r3, #32
 80030c6:	e004      	b.n	80030d2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80030c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030cc:	fab3 f383 	clz	r3, r3
 80030d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d106      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2200      	movs	r2, #0
 80030dc:	2101      	movs	r1, #1
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fa30 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2102      	movs	r1, #2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fa14 	bl	8002518 <LL_ADC_GetOffsetChannel>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10a      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x2e8>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2102      	movs	r1, #2
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff fa09 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003106:	4603      	mov	r3, r0
 8003108:	0e9b      	lsrs	r3, r3, #26
 800310a:	f003 021f 	and.w	r2, r3, #31
 800310e:	e01e      	b.n	800314e <HAL_ADC_ConfigChannel+0x326>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2102      	movs	r1, #2
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff f9fe 	bl	8002518 <LL_ADC_GetOffsetChannel>
 800311c:	4603      	mov	r3, r0
 800311e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003126:	fa93 f3a3 	rbit	r3, r3
 800312a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800312e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003132:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003136:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800313e:	2320      	movs	r3, #32
 8003140:	e004      	b.n	800314c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003142:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003146:	fab3 f383 	clz	r3, r3
 800314a:	b2db      	uxtb	r3, r3
 800314c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003156:	2b00      	cmp	r3, #0
 8003158:	d105      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x33e>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	0e9b      	lsrs	r3, r3, #26
 8003160:	f003 031f 	and.w	r3, r3, #31
 8003164:	e016      	b.n	8003194 <HAL_ADC_ConfigChannel+0x36c>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003172:	fa93 f3a3 	rbit	r3, r3
 8003176:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003178:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800317a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800317e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003186:	2320      	movs	r3, #32
 8003188:	e004      	b.n	8003194 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800318a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800318e:	fab3 f383 	clz	r3, r3
 8003192:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003194:	429a      	cmp	r2, r3
 8003196:	d106      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2200      	movs	r2, #0
 800319e:	2102      	movs	r1, #2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff f9cf 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2103      	movs	r1, #3
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff f9b3 	bl	8002518 <LL_ADC_GetOffsetChannel>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <HAL_ADC_ConfigChannel+0x3aa>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2103      	movs	r1, #3
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff f9a8 	bl	8002518 <LL_ADC_GetOffsetChannel>
 80031c8:	4603      	mov	r3, r0
 80031ca:	0e9b      	lsrs	r3, r3, #26
 80031cc:	f003 021f 	and.w	r2, r3, #31
 80031d0:	e017      	b.n	8003202 <HAL_ADC_ConfigChannel+0x3da>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2103      	movs	r1, #3
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff f99d 	bl	8002518 <LL_ADC_GetOffsetChannel>
 80031de:	4603      	mov	r3, r0
 80031e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031e4:	fa93 f3a3 	rbit	r3, r3
 80031e8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80031ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80031ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80031f4:	2320      	movs	r3, #32
 80031f6:	e003      	b.n	8003200 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80031f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d105      	bne.n	800321a <HAL_ADC_ConfigChannel+0x3f2>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	e011      	b.n	800323e <HAL_ADC_ConfigChannel+0x416>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003228:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800322a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800322c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e003      	b.n	800323e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003236:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800323e:	429a      	cmp	r2, r3
 8003240:	d106      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2200      	movs	r2, #0
 8003248:	2103      	movs	r1, #3
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff f97a 	bl	8002544 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fad9 	bl	800280c <LL_ADC_IsEnabled>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	f040 813d 	bne.w	80034dc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	6819      	ldr	r1, [r3, #0]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	461a      	mov	r2, r3
 8003270:	f7ff fa24 	bl	80026bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	4aa2      	ldr	r2, [pc, #648]	@ (8003504 <HAL_ADC_ConfigChannel+0x6dc>)
 800327a:	4293      	cmp	r3, r2
 800327c:	f040 812e 	bne.w	80034dc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10b      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x480>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	0e9b      	lsrs	r3, r3, #26
 8003296:	3301      	adds	r3, #1
 8003298:	f003 031f 	and.w	r3, r3, #31
 800329c:	2b09      	cmp	r3, #9
 800329e:	bf94      	ite	ls
 80032a0:	2301      	movls	r3, #1
 80032a2:	2300      	movhi	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	e019      	b.n	80032dc <HAL_ADC_ConfigChannel+0x4b4>
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032b0:	fa93 f3a3 	rbit	r3, r3
 80032b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80032b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032b8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80032ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80032c0:	2320      	movs	r3, #32
 80032c2:	e003      	b.n	80032cc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80032c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032c6:	fab3 f383 	clz	r3, r3
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	3301      	adds	r3, #1
 80032ce:	f003 031f 	and.w	r3, r3, #31
 80032d2:	2b09      	cmp	r3, #9
 80032d4:	bf94      	ite	ls
 80032d6:	2301      	movls	r3, #1
 80032d8:	2300      	movhi	r3, #0
 80032da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d079      	beq.n	80033d4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d107      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x4d4>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	0e9b      	lsrs	r3, r3, #26
 80032f2:	3301      	adds	r3, #1
 80032f4:	069b      	lsls	r3, r3, #26
 80032f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032fa:	e015      	b.n	8003328 <HAL_ADC_ConfigChannel+0x500>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003304:	fa93 f3a3 	rbit	r3, r3
 8003308:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800330a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800330c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800330e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003314:	2320      	movs	r3, #32
 8003316:	e003      	b.n	8003320 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003318:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	3301      	adds	r3, #1
 8003322:	069b      	lsls	r3, r3, #26
 8003324:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x520>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	0e9b      	lsrs	r3, r3, #26
 800333a:	3301      	adds	r3, #1
 800333c:	f003 031f 	and.w	r3, r3, #31
 8003340:	2101      	movs	r1, #1
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	e017      	b.n	8003378 <HAL_ADC_ConfigChannel+0x550>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003350:	fa93 f3a3 	rbit	r3, r3
 8003354:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003358:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800335a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003360:	2320      	movs	r3, #32
 8003362:	e003      	b.n	800336c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003366:	fab3 f383 	clz	r3, r3
 800336a:	b2db      	uxtb	r3, r3
 800336c:	3301      	adds	r3, #1
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f303 	lsl.w	r3, r1, r3
 8003378:	ea42 0103 	orr.w	r1, r2, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10a      	bne.n	800339e <HAL_ADC_ConfigChannel+0x576>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	0e9b      	lsrs	r3, r3, #26
 800338e:	3301      	adds	r3, #1
 8003390:	f003 021f 	and.w	r2, r3, #31
 8003394:	4613      	mov	r3, r2
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	4413      	add	r3, r2
 800339a:	051b      	lsls	r3, r3, #20
 800339c:	e018      	b.n	80033d0 <HAL_ADC_ConfigChannel+0x5a8>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80033b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80033b6:	2320      	movs	r3, #32
 80033b8:	e003      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80033ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	3301      	adds	r3, #1
 80033c4:	f003 021f 	and.w	r2, r3, #31
 80033c8:	4613      	mov	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4413      	add	r3, r2
 80033ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d0:	430b      	orrs	r3, r1
 80033d2:	e07e      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d107      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x5c8>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	0e9b      	lsrs	r3, r3, #26
 80033e6:	3301      	adds	r3, #1
 80033e8:	069b      	lsls	r3, r3, #26
 80033ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033ee:	e015      	b.n	800341c <HAL_ADC_ConfigChannel+0x5f4>
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80033fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003400:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003408:	2320      	movs	r3, #32
 800340a:	e003      	b.n	8003414 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800340c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340e:	fab3 f383 	clz	r3, r3
 8003412:	b2db      	uxtb	r3, r3
 8003414:	3301      	adds	r3, #1
 8003416:	069b      	lsls	r3, r3, #26
 8003418:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003424:	2b00      	cmp	r3, #0
 8003426:	d109      	bne.n	800343c <HAL_ADC_ConfigChannel+0x614>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0e9b      	lsrs	r3, r3, #26
 800342e:	3301      	adds	r3, #1
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2101      	movs	r1, #1
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	e017      	b.n	800346c <HAL_ADC_ConfigChannel+0x644>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	61fb      	str	r3, [r7, #28]
  return result;
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003454:	2320      	movs	r3, #32
 8003456:	e003      	b.n	8003460 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	b2db      	uxtb	r3, r3
 8003460:	3301      	adds	r3, #1
 8003462:	f003 031f 	and.w	r3, r3, #31
 8003466:	2101      	movs	r1, #1
 8003468:	fa01 f303 	lsl.w	r3, r1, r3
 800346c:	ea42 0103 	orr.w	r1, r2, r3
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10d      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x670>
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	0e9b      	lsrs	r3, r3, #26
 8003482:	3301      	adds	r3, #1
 8003484:	f003 021f 	and.w	r2, r3, #31
 8003488:	4613      	mov	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4413      	add	r3, r2
 800348e:	3b1e      	subs	r3, #30
 8003490:	051b      	lsls	r3, r3, #20
 8003492:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003496:	e01b      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x6a8>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	fa93 f3a3 	rbit	r3, r3
 80034a4:	613b      	str	r3, [r7, #16]
  return result;
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80034b0:	2320      	movs	r3, #32
 80034b2:	e003      	b.n	80034bc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	fab3 f383 	clz	r3, r3
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	f003 021f 	and.w	r2, r3, #31
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	3b1e      	subs	r3, #30
 80034ca:	051b      	lsls	r3, r3, #20
 80034cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034d0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7ff f8c4 	bl	8002664 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	4b09      	ldr	r3, [pc, #36]	@ (8003508 <HAL_ADC_ConfigChannel+0x6e0>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 80be 	beq.w	8003666 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f2:	d004      	beq.n	80034fe <HAL_ADC_ConfigChannel+0x6d6>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <HAL_ADC_ConfigChannel+0x6e4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d10a      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x6ec>
 80034fe:	4b04      	ldr	r3, [pc, #16]	@ (8003510 <HAL_ADC_ConfigChannel+0x6e8>)
 8003500:	e009      	b.n	8003516 <HAL_ADC_ConfigChannel+0x6ee>
 8003502:	bf00      	nop
 8003504:	407f0000 	.word	0x407f0000
 8003508:	80080000 	.word	0x80080000
 800350c:	50000100 	.word	0x50000100
 8003510:	50000300 	.word	0x50000300
 8003514:	4b59      	ldr	r3, [pc, #356]	@ (800367c <HAL_ADC_ConfigChannel+0x854>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7fe ffcc 	bl	80024b4 <LL_ADC_GetCommonPathInternalCh>
 800351c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a56      	ldr	r2, [pc, #344]	@ (8003680 <HAL_ADC_ConfigChannel+0x858>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_ADC_ConfigChannel+0x70c>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a55      	ldr	r2, [pc, #340]	@ (8003684 <HAL_ADC_ConfigChannel+0x85c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d13a      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003534:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003538:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d134      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003548:	d005      	beq.n	8003556 <HAL_ADC_ConfigChannel+0x72e>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a4e      	ldr	r2, [pc, #312]	@ (8003688 <HAL_ADC_ConfigChannel+0x860>)
 8003550:	4293      	cmp	r3, r2
 8003552:	f040 8085 	bne.w	8003660 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800355e:	d004      	beq.n	800356a <HAL_ADC_ConfigChannel+0x742>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a49      	ldr	r2, [pc, #292]	@ (800368c <HAL_ADC_ConfigChannel+0x864>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d101      	bne.n	800356e <HAL_ADC_ConfigChannel+0x746>
 800356a:	4a49      	ldr	r2, [pc, #292]	@ (8003690 <HAL_ADC_ConfigChannel+0x868>)
 800356c:	e000      	b.n	8003570 <HAL_ADC_ConfigChannel+0x748>
 800356e:	4a43      	ldr	r2, [pc, #268]	@ (800367c <HAL_ADC_ConfigChannel+0x854>)
 8003570:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003574:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003578:	4619      	mov	r1, r3
 800357a:	4610      	mov	r0, r2
 800357c:	f7fe ff87 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003580:	4b44      	ldr	r3, [pc, #272]	@ (8003694 <HAL_ADC_ConfigChannel+0x86c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	099b      	lsrs	r3, r3, #6
 8003586:	4a44      	ldr	r2, [pc, #272]	@ (8003698 <HAL_ADC_ConfigChannel+0x870>)
 8003588:	fba2 2303 	umull	r2, r3, r2, r3
 800358c:	099b      	lsrs	r3, r3, #6
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	4613      	mov	r3, r2
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4413      	add	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800359a:	e002      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	3b01      	subs	r3, #1
 80035a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1f9      	bne.n	800359c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035a8:	e05a      	b.n	8003660 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a3b      	ldr	r2, [pc, #236]	@ (800369c <HAL_ADC_ConfigChannel+0x874>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d125      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d11f      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a31      	ldr	r2, [pc, #196]	@ (800368c <HAL_ADC_ConfigChannel+0x864>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d104      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x7ac>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a34      	ldr	r2, [pc, #208]	@ (80036a0 <HAL_ADC_ConfigChannel+0x878>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d047      	beq.n	8003664 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035dc:	d004      	beq.n	80035e8 <HAL_ADC_ConfigChannel+0x7c0>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a2a      	ldr	r2, [pc, #168]	@ (800368c <HAL_ADC_ConfigChannel+0x864>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d101      	bne.n	80035ec <HAL_ADC_ConfigChannel+0x7c4>
 80035e8:	4a29      	ldr	r2, [pc, #164]	@ (8003690 <HAL_ADC_ConfigChannel+0x868>)
 80035ea:	e000      	b.n	80035ee <HAL_ADC_ConfigChannel+0x7c6>
 80035ec:	4a23      	ldr	r2, [pc, #140]	@ (800367c <HAL_ADC_ConfigChannel+0x854>)
 80035ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80035f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035f6:	4619      	mov	r1, r3
 80035f8:	4610      	mov	r0, r2
 80035fa:	f7fe ff48 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035fe:	e031      	b.n	8003664 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a27      	ldr	r2, [pc, #156]	@ (80036a4 <HAL_ADC_ConfigChannel+0x87c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d12d      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800360a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800360e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d127      	bne.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a1c      	ldr	r2, [pc, #112]	@ (800368c <HAL_ADC_ConfigChannel+0x864>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d022      	beq.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003628:	d004      	beq.n	8003634 <HAL_ADC_ConfigChannel+0x80c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a17      	ldr	r2, [pc, #92]	@ (800368c <HAL_ADC_ConfigChannel+0x864>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d101      	bne.n	8003638 <HAL_ADC_ConfigChannel+0x810>
 8003634:	4a16      	ldr	r2, [pc, #88]	@ (8003690 <HAL_ADC_ConfigChannel+0x868>)
 8003636:	e000      	b.n	800363a <HAL_ADC_ConfigChannel+0x812>
 8003638:	4a10      	ldr	r2, [pc, #64]	@ (800367c <HAL_ADC_ConfigChannel+0x854>)
 800363a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800363e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003642:	4619      	mov	r1, r3
 8003644:	4610      	mov	r0, r2
 8003646:	f7fe ff22 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
 800364a:	e00c      	b.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003650:	f043 0220 	orr.w	r2, r3, #32
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800365e:	e002      	b.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003660:	bf00      	nop
 8003662:	e000      	b.n	8003666 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003664:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800366e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003672:	4618      	mov	r0, r3
 8003674:	37d8      	adds	r7, #216	@ 0xd8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	50000700 	.word	0x50000700
 8003680:	c3210000 	.word	0xc3210000
 8003684:	90c00010 	.word	0x90c00010
 8003688:	50000600 	.word	0x50000600
 800368c:	50000100 	.word	0x50000100
 8003690:	50000300 	.word	0x50000300
 8003694:	20000000 	.word	0x20000000
 8003698:	053e2d63 	.word	0x053e2d63
 800369c:	c7520000 	.word	0xc7520000
 80036a0:	50000500 	.word	0x50000500
 80036a4:	cb840000 	.word	0xcb840000

080036a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80036b0:	2300      	movs	r3, #0
 80036b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff f8a7 	bl	800280c <LL_ADC_IsEnabled>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d176      	bne.n	80037b2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	4b3c      	ldr	r3, [pc, #240]	@ (80037bc <ADC_Enable+0x114>)
 80036cc:	4013      	ands	r3, r2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00d      	beq.n	80036ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d6:	f043 0210 	orr.w	r2, r3, #16
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e2:	f043 0201 	orr.w	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e062      	b.n	80037b4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff f862 	bl	80027bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003700:	d004      	beq.n	800370c <ADC_Enable+0x64>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a2e      	ldr	r2, [pc, #184]	@ (80037c0 <ADC_Enable+0x118>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d101      	bne.n	8003710 <ADC_Enable+0x68>
 800370c:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <ADC_Enable+0x11c>)
 800370e:	e000      	b.n	8003712 <ADC_Enable+0x6a>
 8003710:	4b2d      	ldr	r3, [pc, #180]	@ (80037c8 <ADC_Enable+0x120>)
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fece 	bl	80024b4 <LL_ADC_GetCommonPathInternalCh>
 8003718:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800371a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800371e:	2b00      	cmp	r3, #0
 8003720:	d013      	beq.n	800374a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <ADC_Enable+0x124>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	4a29      	ldr	r2, [pc, #164]	@ (80037d0 <ADC_Enable+0x128>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	099b      	lsrs	r3, r3, #6
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	4613      	mov	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	4413      	add	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800373c:	e002      	b.n	8003744 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3b01      	subs	r3, #1
 8003742:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f9      	bne.n	800373e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800374a:	f7fe fe81 	bl	8002450 <HAL_GetTick>
 800374e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003750:	e028      	b.n	80037a4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f7ff f858 	bl	800280c <LL_ADC_IsEnabled>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7ff f828 	bl	80027bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800376c:	f7fe fe70 	bl	8002450 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d914      	bls.n	80037a4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b01      	cmp	r3, #1
 8003786:	d00d      	beq.n	80037a4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	f043 0210 	orr.w	r2, r3, #16
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003798:	f043 0201 	orr.w	r2, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e007      	b.n	80037b4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d1cf      	bne.n	8003752 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	8000003f 	.word	0x8000003f
 80037c0:	50000100 	.word	0x50000100
 80037c4:	50000300 	.word	0x50000300
 80037c8:	50000700 	.word	0x50000700
 80037cc:	20000000 	.word	0x20000000
 80037d0:	053e2d63 	.word	0x053e2d63

080037d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff f826 	bl	8002832 <LL_ADC_IsDisableOngoing>
 80037e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff f80d 	bl	800280c <LL_ADC_IsEnabled>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d047      	beq.n	8003888 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d144      	bne.n	8003888 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 030d 	and.w	r3, r3, #13
 8003808:	2b01      	cmp	r3, #1
 800380a:	d10c      	bne.n	8003826 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4618      	mov	r0, r3
 8003812:	f7fe ffe7 	bl	80027e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2203      	movs	r2, #3
 800381c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800381e:	f7fe fe17 	bl	8002450 <HAL_GetTick>
 8003822:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003824:	e029      	b.n	800387a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800382a:	f043 0210 	orr.w	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003836:	f043 0201 	orr.w	r2, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e023      	b.n	800388a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003842:	f7fe fe05 	bl	8002450 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d914      	bls.n	800387a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00d      	beq.n	800387a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003862:	f043 0210 	orr.w	r2, r3, #16
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800386e:	f043 0201 	orr.w	r2, r3, #1
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e007      	b.n	800388a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1dc      	bne.n	8003842 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <LL_ADC_IsEnabled>:
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <LL_ADC_IsEnabled+0x18>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <LL_ADC_IsEnabled+0x1a>
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <LL_ADC_StartCalibration>:
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80038ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80038d4:	4313      	orrs	r3, r2
 80038d6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	609a      	str	r2, [r3, #8]
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <LL_ADC_IsCalibrationOnGoing>:
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80038fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80038fe:	d101      	bne.n	8003904 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <LL_ADC_REG_IsConversionOngoing>:
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b04      	cmp	r3, #4
 8003924:	d101      	bne.n	800392a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003926:	2301      	movs	r3, #1
 8003928:	e000      	b.n	800392c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003942:	2300      	movs	r3, #0
 8003944:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <HAL_ADCEx_Calibration_Start+0x1c>
 8003950:	2302      	movs	r3, #2
 8003952:	e04d      	b.n	80039f0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ff39 	bl	80037d4 <ADC_Disable>
 8003962:	4603      	mov	r3, r0
 8003964:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d136      	bne.n	80039da <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003970:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003974:	f023 0302 	bic.w	r3, r3, #2
 8003978:	f043 0202 	orr.w	r2, r3, #2
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6839      	ldr	r1, [r7, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff ff96 	bl	80038b8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800398c:	e014      	b.n	80039b8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	3301      	adds	r3, #1
 8003992:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	4a18      	ldr	r2, [pc, #96]	@ (80039f8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d90d      	bls.n	80039b8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	f023 0312 	bic.w	r3, r3, #18
 80039a4:	f043 0210 	orr.w	r2, r3, #16
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e01b      	b.n	80039f0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ff94 	bl	80038ea <LL_ADC_IsCalibrationOnGoing>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1e2      	bne.n	800398e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	f023 0303 	bic.w	r3, r3, #3
 80039d0:	f043 0201 	orr.w	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039d8:	e005      	b.n	80039e6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039de:	f043 0210 	orr.w	r2, r3, #16
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	0004de01 	.word	0x0004de01

080039fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b0a1      	sub	sp, #132	@ 0x84
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e0e7      	b.n	8003bea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003a22:	2300      	movs	r3, #0
 8003a24:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003a26:	2300      	movs	r3, #0
 8003a28:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a32:	d102      	bne.n	8003a3a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a34:	4b6f      	ldr	r3, [pc, #444]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	e009      	b.n	8003a4e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d102      	bne.n	8003a4a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003a44:	4b6d      	ldr	r3, [pc, #436]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	e001      	b.n	8003a4e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10b      	bne.n	8003a6c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a58:	f043 0220 	orr.w	r2, r3, #32
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0be      	b.n	8003bea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff ff4f 	bl	8003912 <LL_ADC_REG_IsConversionOngoing>
 8003a74:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff ff49 	bl	8003912 <LL_ADC_REG_IsConversionOngoing>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f040 80a0 	bne.w	8003bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f040 809c 	bne.w	8003bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a98:	d004      	beq.n	8003aa4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a55      	ldr	r2, [pc, #340]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003aa4:	4b56      	ldr	r3, [pc, #344]	@ (8003c00 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003aa6:	e000      	b.n	8003aaa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003aa8:	4b56      	ldr	r3, [pc, #344]	@ (8003c04 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003aaa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d04b      	beq.n	8003b4c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ab4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	6859      	ldr	r1, [r3, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ac6:	035b      	lsls	r3, r3, #13
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	431a      	orrs	r2, r3
 8003acc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ace:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ad8:	d004      	beq.n	8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a45      	ldr	r2, [pc, #276]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d10f      	bne.n	8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003ae4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ae8:	f7ff fed3 	bl	8003892 <LL_ADC_IsEnabled>
 8003aec:	4604      	mov	r4, r0
 8003aee:	4841      	ldr	r0, [pc, #260]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003af0:	f7ff fecf 	bl	8003892 <LL_ADC_IsEnabled>
 8003af4:	4603      	mov	r3, r0
 8003af6:	4323      	orrs	r3, r4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf0c      	ite	eq
 8003afc:	2301      	moveq	r3, #1
 8003afe:	2300      	movne	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	e012      	b.n	8003b2a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003b04:	483c      	ldr	r0, [pc, #240]	@ (8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b06:	f7ff fec4 	bl	8003892 <LL_ADC_IsEnabled>
 8003b0a:	4604      	mov	r4, r0
 8003b0c:	483b      	ldr	r0, [pc, #236]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b0e:	f7ff fec0 	bl	8003892 <LL_ADC_IsEnabled>
 8003b12:	4603      	mov	r3, r0
 8003b14:	431c      	orrs	r4, r3
 8003b16:	483c      	ldr	r0, [pc, #240]	@ (8003c08 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003b18:	f7ff febb 	bl	8003892 <LL_ADC_IsEnabled>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	4323      	orrs	r3, r4
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	bf0c      	ite	eq
 8003b24:	2301      	moveq	r3, #1
 8003b26:	2300      	movne	r3, #0
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d056      	beq.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003b2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b36:	f023 030f 	bic.w	r3, r3, #15
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	6811      	ldr	r1, [r2, #0]
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	6892      	ldr	r2, [r2, #8]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	431a      	orrs	r2, r3
 8003b46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b48:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b4a:	e047      	b.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003b4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b56:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b60:	d004      	beq.n	8003b6c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a23      	ldr	r2, [pc, #140]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d10f      	bne.n	8003b8c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003b6c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003b70:	f7ff fe8f 	bl	8003892 <LL_ADC_IsEnabled>
 8003b74:	4604      	mov	r4, r0
 8003b76:	481f      	ldr	r0, [pc, #124]	@ (8003bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b78:	f7ff fe8b 	bl	8003892 <LL_ADC_IsEnabled>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4323      	orrs	r3, r4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf0c      	ite	eq
 8003b84:	2301      	moveq	r3, #1
 8003b86:	2300      	movne	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	e012      	b.n	8003bb2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003b8c:	481a      	ldr	r0, [pc, #104]	@ (8003bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b8e:	f7ff fe80 	bl	8003892 <LL_ADC_IsEnabled>
 8003b92:	4604      	mov	r4, r0
 8003b94:	4819      	ldr	r0, [pc, #100]	@ (8003bfc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b96:	f7ff fe7c 	bl	8003892 <LL_ADC_IsEnabled>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	431c      	orrs	r4, r3
 8003b9e:	481a      	ldr	r0, [pc, #104]	@ (8003c08 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003ba0:	f7ff fe77 	bl	8003892 <LL_ADC_IsEnabled>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4323      	orrs	r3, r4
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d012      	beq.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003bb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003bbe:	f023 030f 	bic.w	r3, r3, #15
 8003bc2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003bc4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bc6:	e009      	b.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bcc:	f043 0220 	orr.w	r2, r3, #32
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003bda:	e000      	b.n	8003bde <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bdc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003be6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3784      	adds	r7, #132	@ 0x84
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd90      	pop	{r4, r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	50000100 	.word	0x50000100
 8003bf8:	50000400 	.word	0x50000400
 8003bfc:	50000500 	.word	0x50000500
 8003c00:	50000300 	.word	0x50000300
 8003c04:	50000700 	.word	0x50000700
 8003c08:	50000600 	.word	0x50000600

08003c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c50 <__NVIC_SetPriorityGrouping+0x44>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c28:	4013      	ands	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c3e:	4a04      	ldr	r2, [pc, #16]	@ (8003c50 <__NVIC_SetPriorityGrouping+0x44>)
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	60d3      	str	r3, [r2, #12]
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	e000ed00 	.word	0xe000ed00

08003c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c58:	4b04      	ldr	r3, [pc, #16]	@ (8003c6c <__NVIC_GetPriorityGrouping+0x18>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	0a1b      	lsrs	r3, r3, #8
 8003c5e:	f003 0307 	and.w	r3, r3, #7
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	e000ed00 	.word	0xe000ed00

08003c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	db0b      	blt.n	8003c9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	f003 021f 	and.w	r2, r3, #31
 8003c88:	4907      	ldr	r1, [pc, #28]	@ (8003ca8 <__NVIC_EnableIRQ+0x38>)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2001      	movs	r0, #1
 8003c92:	fa00 f202 	lsl.w	r2, r0, r2
 8003c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	e000e100 	.word	0xe000e100

08003cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	6039      	str	r1, [r7, #0]
 8003cb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	db0a      	blt.n	8003cd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	490c      	ldr	r1, [pc, #48]	@ (8003cf8 <__NVIC_SetPriority+0x4c>)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	0112      	lsls	r2, r2, #4
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	440b      	add	r3, r1
 8003cd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cd4:	e00a      	b.n	8003cec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	4908      	ldr	r1, [pc, #32]	@ (8003cfc <__NVIC_SetPriority+0x50>)
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	3b04      	subs	r3, #4
 8003ce4:	0112      	lsls	r2, r2, #4
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	440b      	add	r3, r1
 8003cea:	761a      	strb	r2, [r3, #24]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000e100 	.word	0xe000e100
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b089      	sub	sp, #36	@ 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f1c3 0307 	rsb	r3, r3, #7
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	bf28      	it	cs
 8003d1e:	2304      	movcs	r3, #4
 8003d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	3304      	adds	r3, #4
 8003d26:	2b06      	cmp	r3, #6
 8003d28:	d902      	bls.n	8003d30 <NVIC_EncodePriority+0x30>
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3b03      	subs	r3, #3
 8003d2e:	e000      	b.n	8003d32 <NVIC_EncodePriority+0x32>
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d34:	f04f 32ff 	mov.w	r2, #4294967295
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	401a      	ands	r2, r3
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d48:	f04f 31ff 	mov.w	r1, #4294967295
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d52:	43d9      	mvns	r1, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d58:	4313      	orrs	r3, r2
         );
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3724      	adds	r7, #36	@ 0x24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b082      	sub	sp, #8
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7ff ff4c 	bl	8003c0c <__NVIC_SetPriorityGrouping>
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
 8003d88:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d8a:	f7ff ff63 	bl	8003c54 <__NVIC_GetPriorityGrouping>
 8003d8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	68b9      	ldr	r1, [r7, #8]
 8003d94:	6978      	ldr	r0, [r7, #20]
 8003d96:	f7ff ffb3 	bl	8003d00 <NVIC_EncodePriority>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003da0:	4611      	mov	r1, r2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff ff82 	bl	8003cac <__NVIC_SetPriority>
}
 8003da8:	bf00      	nop
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7ff ff56 	bl	8003c70 <__NVIC_EnableIRQ>
}
 8003dc4:	bf00      	nop
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d005      	beq.n	8003df0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2204      	movs	r2, #4
 8003de8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
 8003dee:	e037      	b.n	8003e60 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 020e 	bic.w	r2, r2, #14
 8003dfe:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e0e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0201 	bic.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e24:	f003 021f 	and.w	r2, r3, #31
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e32:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e3c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00c      	beq.n	8003e60 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e54:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e5e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b084      	sub	sp, #16
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d00d      	beq.n	8003eb2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2204      	movs	r2, #4
 8003e9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	73fb      	strb	r3, [r7, #15]
 8003eb0:	e047      	b.n	8003f42 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 020e 	bic.w	r2, r2, #14
 8003ec0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0201 	bic.w	r2, r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003edc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ee0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	f003 021f 	and.w	r2, r3, #31
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	2101      	movs	r1, #1
 8003ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003efe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00c      	beq.n	8003f22 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f16:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f20:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	4798      	blx	r3
    }
  }
  return status;
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f5a:	e15a      	b.n	8004212 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	2101      	movs	r1, #1
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	fa01 f303 	lsl.w	r3, r1, r3
 8003f68:	4013      	ands	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 814c 	beq.w	800420c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0303 	and.w	r3, r3, #3
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d005      	beq.n	8003f8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d130      	bne.n	8003fee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	2203      	movs	r2, #3
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	f003 0201 	and.w	r2, r3, #1
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d017      	beq.n	800402a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	005b      	lsls	r3, r3, #1
 8004004:	2203      	movs	r2, #3
 8004006:	fa02 f303 	lsl.w	r3, r2, r3
 800400a:	43db      	mvns	r3, r3
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d123      	bne.n	800407e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	08da      	lsrs	r2, r3, #3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	3208      	adds	r2, #8
 800403e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004042:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	220f      	movs	r2, #15
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43db      	mvns	r3, r3
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4013      	ands	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	691a      	ldr	r2, [r3, #16]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	08da      	lsrs	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3208      	adds	r2, #8
 8004078:	6939      	ldr	r1, [r7, #16]
 800407a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	2203      	movs	r2, #3
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43db      	mvns	r3, r3
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4013      	ands	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f003 0203 	and.w	r2, r3, #3
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 80a6 	beq.w	800420c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040c0:	4b5b      	ldr	r3, [pc, #364]	@ (8004230 <HAL_GPIO_Init+0x2e4>)
 80040c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c4:	4a5a      	ldr	r2, [pc, #360]	@ (8004230 <HAL_GPIO_Init+0x2e4>)
 80040c6:	f043 0301 	orr.w	r3, r3, #1
 80040ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80040cc:	4b58      	ldr	r3, [pc, #352]	@ (8004230 <HAL_GPIO_Init+0x2e4>)
 80040ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	60bb      	str	r3, [r7, #8]
 80040d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040d8:	4a56      	ldr	r2, [pc, #344]	@ (8004234 <HAL_GPIO_Init+0x2e8>)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	089b      	lsrs	r3, r3, #2
 80040de:	3302      	adds	r3, #2
 80040e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f003 0303 	and.w	r3, r3, #3
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	220f      	movs	r2, #15
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	43db      	mvns	r3, r3
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	4013      	ands	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004102:	d01f      	beq.n	8004144 <HAL_GPIO_Init+0x1f8>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a4c      	ldr	r2, [pc, #304]	@ (8004238 <HAL_GPIO_Init+0x2ec>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d019      	beq.n	8004140 <HAL_GPIO_Init+0x1f4>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a4b      	ldr	r2, [pc, #300]	@ (800423c <HAL_GPIO_Init+0x2f0>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d013      	beq.n	800413c <HAL_GPIO_Init+0x1f0>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a4a      	ldr	r2, [pc, #296]	@ (8004240 <HAL_GPIO_Init+0x2f4>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d00d      	beq.n	8004138 <HAL_GPIO_Init+0x1ec>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a49      	ldr	r2, [pc, #292]	@ (8004244 <HAL_GPIO_Init+0x2f8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d007      	beq.n	8004134 <HAL_GPIO_Init+0x1e8>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a48      	ldr	r2, [pc, #288]	@ (8004248 <HAL_GPIO_Init+0x2fc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d101      	bne.n	8004130 <HAL_GPIO_Init+0x1e4>
 800412c:	2305      	movs	r3, #5
 800412e:	e00a      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 8004130:	2306      	movs	r3, #6
 8004132:	e008      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 8004134:	2304      	movs	r3, #4
 8004136:	e006      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 8004138:	2303      	movs	r3, #3
 800413a:	e004      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 800413c:	2302      	movs	r3, #2
 800413e:	e002      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 8004140:	2301      	movs	r3, #1
 8004142:	e000      	b.n	8004146 <HAL_GPIO_Init+0x1fa>
 8004144:	2300      	movs	r3, #0
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	f002 0203 	and.w	r2, r2, #3
 800414c:	0092      	lsls	r2, r2, #2
 800414e:	4093      	lsls	r3, r2
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	4313      	orrs	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004156:	4937      	ldr	r1, [pc, #220]	@ (8004234 <HAL_GPIO_Init+0x2e8>)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	089b      	lsrs	r3, r3, #2
 800415c:	3302      	adds	r3, #2
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004164:	4b39      	ldr	r3, [pc, #228]	@ (800424c <HAL_GPIO_Init+0x300>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	43db      	mvns	r3, r3
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4013      	ands	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4313      	orrs	r3, r2
 8004186:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004188:	4a30      	ldr	r2, [pc, #192]	@ (800424c <HAL_GPIO_Init+0x300>)
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800418e:	4b2f      	ldr	r3, [pc, #188]	@ (800424c <HAL_GPIO_Init+0x300>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	43db      	mvns	r3, r3
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	4013      	ands	r3, r2
 800419c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041b2:	4a26      	ldr	r2, [pc, #152]	@ (800424c <HAL_GPIO_Init+0x300>)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041b8:	4b24      	ldr	r3, [pc, #144]	@ (800424c <HAL_GPIO_Init+0x300>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	43db      	mvns	r3, r3
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4013      	ands	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041dc:	4a1b      	ldr	r2, [pc, #108]	@ (800424c <HAL_GPIO_Init+0x300>)
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041e2:	4b1a      	ldr	r3, [pc, #104]	@ (800424c <HAL_GPIO_Init+0x300>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	43db      	mvns	r3, r3
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	4013      	ands	r3, r2
 80041f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004206:	4a11      	ldr	r2, [pc, #68]	@ (800424c <HAL_GPIO_Init+0x300>)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	3301      	adds	r3, #1
 8004210:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	fa22 f303 	lsr.w	r3, r2, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	f47f ae9d 	bne.w	8003f5c <HAL_GPIO_Init+0x10>
  }
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	371c      	adds	r7, #28
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	40021000 	.word	0x40021000
 8004234:	40010000 	.word	0x40010000
 8004238:	48000400 	.word	0x48000400
 800423c:	48000800 	.word	0x48000800
 8004240:	48000c00 	.word	0x48000c00
 8004244:	48001000 	.word	0x48001000
 8004248:	48001400 	.word	0x48001400
 800424c:	40010400 	.word	0x40010400

08004250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	460b      	mov	r3, r1
 800425a:	807b      	strh	r3, [r7, #2]
 800425c:	4613      	mov	r3, r2
 800425e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004260:	787b      	ldrb	r3, [r7, #1]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004266:	887a      	ldrh	r2, [r7, #2]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800426c:	e002      	b.n	8004274 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800426e:	887a      	ldrh	r2, [r7, #2]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004292:	887a      	ldrh	r2, [r7, #2]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4013      	ands	r3, r2
 8004298:	041a      	lsls	r2, r3, #16
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	43d9      	mvns	r1, r3
 800429e:	887b      	ldrh	r3, [r7, #2]
 80042a0:	400b      	ands	r3, r1
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	619a      	str	r2, [r3, #24]
}
 80042a8:	bf00      	nop
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042c0:	695a      	ldr	r2, [r3, #20]
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d006      	beq.n	80042d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042ca:	4a05      	ldr	r2, [pc, #20]	@ (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042d0:	88fb      	ldrh	r3, [r7, #6]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 f806 	bl	80042e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80042d8:	bf00      	nop
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40010400 	.word	0x40010400

080042e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4603      	mov	r3, r0
 80042ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80042ee:	bf00      	nop
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d141      	bne.n	800438e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800430a:	4b4b      	ldr	r3, [pc, #300]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004316:	d131      	bne.n	800437c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004318:	4b47      	ldr	r3, [pc, #284]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431e:	4a46      	ldr	r2, [pc, #280]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004324:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004328:	4b43      	ldr	r3, [pc, #268]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004330:	4a41      	ldr	r2, [pc, #260]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004332:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004336:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004338:	4b40      	ldr	r3, [pc, #256]	@ (800443c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2232      	movs	r2, #50	@ 0x32
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	4a3f      	ldr	r2, [pc, #252]	@ (8004440 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004344:	fba2 2303 	umull	r2, r3, r2, r3
 8004348:	0c9b      	lsrs	r3, r3, #18
 800434a:	3301      	adds	r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434e:	e002      	b.n	8004356 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	3b01      	subs	r3, #1
 8004354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004356:	4b38      	ldr	r3, [pc, #224]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004362:	d102      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f2      	bne.n	8004350 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800436a:	4b33      	ldr	r3, [pc, #204]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004376:	d158      	bne.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e057      	b.n	800442c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800437c:	4b2e      	ldr	r3, [pc, #184]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004382:	4a2d      	ldr	r2, [pc, #180]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004388:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800438c:	e04d      	b.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004394:	d141      	bne.n	800441a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004396:	4b28      	ldr	r3, [pc, #160]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800439e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a2:	d131      	bne.n	8004408 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043a4:	4b24      	ldr	r3, [pc, #144]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043aa:	4a23      	ldr	r2, [pc, #140]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043b4:	4b20      	ldr	r3, [pc, #128]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043bc:	4a1e      	ldr	r2, [pc, #120]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043c4:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2232      	movs	r2, #50	@ 0x32
 80043ca:	fb02 f303 	mul.w	r3, r2, r3
 80043ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004440 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	0c9b      	lsrs	r3, r3, #18
 80043d6:	3301      	adds	r3, #1
 80043d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043da:	e002      	b.n	80043e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	3b01      	subs	r3, #1
 80043e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043e2:	4b15      	ldr	r3, [pc, #84]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ee:	d102      	bne.n	80043f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1f2      	bne.n	80043dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043f6:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004402:	d112      	bne.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e011      	b.n	800442c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004408:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800440a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440e:	4a0a      	ldr	r2, [pc, #40]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004414:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004418:	e007      	b.n	800442a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800441a:	4b07      	ldr	r3, [pc, #28]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004422:	4a05      	ldr	r2, [pc, #20]	@ (8004438 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004424:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004428:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	40007000 	.word	0x40007000
 800443c:	20000000 	.word	0x20000000
 8004440:	431bde83 	.word	0x431bde83

08004444 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004448:	4b05      	ldr	r3, [pc, #20]	@ (8004460 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	4a04      	ldr	r2, [pc, #16]	@ (8004460 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800444e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004452:	6093      	str	r3, [r2, #8]
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40007000 	.word	0x40007000

08004464 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e2fe      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d075      	beq.n	800456e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004482:	4b97      	ldr	r3, [pc, #604]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800448c:	4b94      	ldr	r3, [pc, #592]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	2b0c      	cmp	r3, #12
 800449a:	d102      	bne.n	80044a2 <HAL_RCC_OscConfig+0x3e>
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	2b03      	cmp	r3, #3
 80044a0:	d002      	beq.n	80044a8 <HAL_RCC_OscConfig+0x44>
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d10b      	bne.n	80044c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a8:	4b8d      	ldr	r3, [pc, #564]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d05b      	beq.n	800456c <HAL_RCC_OscConfig+0x108>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d157      	bne.n	800456c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e2d9      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c8:	d106      	bne.n	80044d8 <HAL_RCC_OscConfig+0x74>
 80044ca:	4b85      	ldr	r3, [pc, #532]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a84      	ldr	r2, [pc, #528]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	e01d      	b.n	8004514 <HAL_RCC_OscConfig+0xb0>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044e0:	d10c      	bne.n	80044fc <HAL_RCC_OscConfig+0x98>
 80044e2:	4b7f      	ldr	r3, [pc, #508]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a7e      	ldr	r2, [pc, #504]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b7c      	ldr	r3, [pc, #496]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7b      	ldr	r2, [pc, #492]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	e00b      	b.n	8004514 <HAL_RCC_OscConfig+0xb0>
 80044fc:	4b78      	ldr	r3, [pc, #480]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a77      	ldr	r2, [pc, #476]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004506:	6013      	str	r3, [r2, #0]
 8004508:	4b75      	ldr	r3, [pc, #468]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a74      	ldr	r2, [pc, #464]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800450e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d013      	beq.n	8004544 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451c:	f7fd ff98 	bl	8002450 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004524:	f7fd ff94 	bl	8002450 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b64      	cmp	r3, #100	@ 0x64
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e29e      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004536:	4b6a      	ldr	r3, [pc, #424]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0xc0>
 8004542:	e014      	b.n	800456e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004544:	f7fd ff84 	bl	8002450 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800454c:	f7fd ff80 	bl	8002450 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b64      	cmp	r3, #100	@ 0x64
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e28a      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800455e:	4b60      	ldr	r3, [pc, #384]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1f0      	bne.n	800454c <HAL_RCC_OscConfig+0xe8>
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d075      	beq.n	8004666 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800457a:	4b59      	ldr	r3, [pc, #356]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004584:	4b56      	ldr	r3, [pc, #344]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	2b0c      	cmp	r3, #12
 8004592:	d102      	bne.n	800459a <HAL_RCC_OscConfig+0x136>
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d002      	beq.n	80045a0 <HAL_RCC_OscConfig+0x13c>
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	2b04      	cmp	r3, #4
 800459e:	d11f      	bne.n	80045e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045a0:	4b4f      	ldr	r3, [pc, #316]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_OscConfig+0x154>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e25d      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b8:	4b49      	ldr	r3, [pc, #292]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	061b      	lsls	r3, r3, #24
 80045c6:	4946      	ldr	r1, [pc, #280]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80045cc:	4b45      	ldr	r3, [pc, #276]	@ (80046e4 <HAL_RCC_OscConfig+0x280>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fc fddb 	bl	800118c <HAL_InitTick>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d043      	beq.n	8004664 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e249      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d023      	beq.n	8004630 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e8:	4b3d      	ldr	r3, [pc, #244]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a3c      	ldr	r2, [pc, #240]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80045ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd ff2c 	bl	8002450 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045fc:	f7fd ff28 	bl	8002450 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e232      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800460e:	4b34      	ldr	r3, [pc, #208]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004616:	2b00      	cmp	r3, #0
 8004618:	d0f0      	beq.n	80045fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461a:	4b31      	ldr	r3, [pc, #196]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	061b      	lsls	r3, r3, #24
 8004628:	492d      	ldr	r1, [pc, #180]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	604b      	str	r3, [r1, #4]
 800462e:	e01a      	b.n	8004666 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004630:	4b2b      	ldr	r3, [pc, #172]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a2a      	ldr	r2, [pc, #168]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004636:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800463a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463c:	f7fd ff08 	bl	8002450 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004644:	f7fd ff04 	bl	8002450 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e20e      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004656:	4b22      	ldr	r3, [pc, #136]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f0      	bne.n	8004644 <HAL_RCC_OscConfig+0x1e0>
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004664:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d041      	beq.n	80046f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d01c      	beq.n	80046b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800467a:	4b19      	ldr	r3, [pc, #100]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 800467c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004680:	4a17      	ldr	r2, [pc, #92]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468a:	f7fd fee1 	bl	8002450 <HAL_GetTick>
 800468e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004692:	f7fd fedd 	bl	8002450 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e1e7      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046a4:	4b0e      	ldr	r3, [pc, #56]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0ef      	beq.n	8004692 <HAL_RCC_OscConfig+0x22e>
 80046b2:	e020      	b.n	80046f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b4:	4b0a      	ldr	r3, [pc, #40]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ba:	4a09      	ldr	r2, [pc, #36]	@ (80046e0 <HAL_RCC_OscConfig+0x27c>)
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7fd fec4 	bl	8002450 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046ca:	e00d      	b.n	80046e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046cc:	f7fd fec0 	bl	8002450 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d906      	bls.n	80046e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e1ca      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80046e8:	4b8c      	ldr	r3, [pc, #560]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80046ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1ea      	bne.n	80046cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0304 	and.w	r3, r3, #4
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 80a6 	beq.w	8004850 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004704:	2300      	movs	r3, #0
 8004706:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004708:	4b84      	ldr	r3, [pc, #528]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800470a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <HAL_RCC_OscConfig+0x2b4>
 8004714:	2301      	movs	r3, #1
 8004716:	e000      	b.n	800471a <HAL_RCC_OscConfig+0x2b6>
 8004718:	2300      	movs	r3, #0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00d      	beq.n	800473a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b7f      	ldr	r3, [pc, #508]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004722:	4a7e      	ldr	r2, [pc, #504]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004728:	6593      	str	r3, [r2, #88]	@ 0x58
 800472a:	4b7c      	ldr	r3, [pc, #496]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800472c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800472e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004736:	2301      	movs	r3, #1
 8004738:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800473a:	4b79      	ldr	r3, [pc, #484]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d118      	bne.n	8004778 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004746:	4b76      	ldr	r3, [pc, #472]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a75      	ldr	r2, [pc, #468]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800474c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004752:	f7fd fe7d 	bl	8002450 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475a:	f7fd fe79 	bl	8002450 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e183      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800476c:	4b6c      	ldr	r3, [pc, #432]	@ (8004920 <HAL_RCC_OscConfig+0x4bc>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d108      	bne.n	8004792 <HAL_RCC_OscConfig+0x32e>
 8004780:	4b66      	ldr	r3, [pc, #408]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004786:	4a65      	ldr	r2, [pc, #404]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004788:	f043 0301 	orr.w	r3, r3, #1
 800478c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004790:	e024      	b.n	80047dc <HAL_RCC_OscConfig+0x378>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b05      	cmp	r3, #5
 8004798:	d110      	bne.n	80047bc <HAL_RCC_OscConfig+0x358>
 800479a:	4b60      	ldr	r3, [pc, #384]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800479c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a0:	4a5e      	ldr	r2, [pc, #376]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047a2:	f043 0304 	orr.w	r3, r3, #4
 80047a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047aa:	4b5c      	ldr	r3, [pc, #368]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b0:	4a5a      	ldr	r2, [pc, #360]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047b2:	f043 0301 	orr.w	r3, r3, #1
 80047b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047ba:	e00f      	b.n	80047dc <HAL_RCC_OscConfig+0x378>
 80047bc:	4b57      	ldr	r3, [pc, #348]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047c2:	4a56      	ldr	r2, [pc, #344]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80047cc:	4b53      	ldr	r3, [pc, #332]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d2:	4a52      	ldr	r2, [pc, #328]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80047d4:	f023 0304 	bic.w	r3, r3, #4
 80047d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d016      	beq.n	8004812 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e4:	f7fd fe34 	bl	8002450 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ec:	f7fd fe30 	bl	8002450 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e138      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004802:	4b46      	ldr	r3, [pc, #280]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0ed      	beq.n	80047ec <HAL_RCC_OscConfig+0x388>
 8004810:	e015      	b.n	800483e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004812:	f7fd fe1d 	bl	8002450 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004818:	e00a      	b.n	8004830 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800481a:	f7fd fe19 	bl	8002450 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004828:	4293      	cmp	r3, r2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e121      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004830:	4b3a      	ldr	r3, [pc, #232]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1ed      	bne.n	800481a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800483e:	7ffb      	ldrb	r3, [r7, #31]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d105      	bne.n	8004850 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004844:	4b35      	ldr	r3, [pc, #212]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004848:	4a34      	ldr	r2, [pc, #208]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800484a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800484e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0320 	and.w	r3, r3, #32
 8004858:	2b00      	cmp	r3, #0
 800485a:	d03c      	beq.n	80048d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01c      	beq.n	800489e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004864:	4b2d      	ldr	r3, [pc, #180]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800486a:	4a2c      	ldr	r2, [pc, #176]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 800486c:	f043 0301 	orr.w	r3, r3, #1
 8004870:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004874:	f7fd fdec 	bl	8002450 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800487c:	f7fd fde8 	bl	8002450 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e0f2      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800488e:	4b23      	ldr	r3, [pc, #140]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 8004890:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0ef      	beq.n	800487c <HAL_RCC_OscConfig+0x418>
 800489c:	e01b      	b.n	80048d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800489e:	4b1f      	ldr	r3, [pc, #124]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048a4:	4a1d      	ldr	r2, [pc, #116]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ae:	f7fd fdcf 	bl	8002450 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048b6:	f7fd fdcb 	bl	8002450 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e0d5      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80048c8:	4b14      	ldr	r3, [pc, #80]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1ef      	bne.n	80048b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f000 80c9 	beq.w	8004a72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048e0:	4b0e      	ldr	r3, [pc, #56]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	f000 8083 	beq.w	80049f4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d15e      	bne.n	80049b4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f6:	4b09      	ldr	r3, [pc, #36]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a08      	ldr	r2, [pc, #32]	@ (800491c <HAL_RCC_OscConfig+0x4b8>)
 80048fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004902:	f7fd fda5 	bl	8002450 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004908:	e00c      	b.n	8004924 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490a:	f7fd fda1 	bl	8002450 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d905      	bls.n	8004924 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e0ab      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
 800491c:	40021000 	.word	0x40021000
 8004920:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004924:	4b55      	ldr	r3, [pc, #340]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1ec      	bne.n	800490a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004930:	4b52      	ldr	r3, [pc, #328]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004932:	68da      	ldr	r2, [r3, #12]
 8004934:	4b52      	ldr	r3, [pc, #328]	@ (8004a80 <HAL_RCC_OscConfig+0x61c>)
 8004936:	4013      	ands	r3, r2
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6a11      	ldr	r1, [r2, #32]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004940:	3a01      	subs	r2, #1
 8004942:	0112      	lsls	r2, r2, #4
 8004944:	4311      	orrs	r1, r2
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800494a:	0212      	lsls	r2, r2, #8
 800494c:	4311      	orrs	r1, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004952:	0852      	lsrs	r2, r2, #1
 8004954:	3a01      	subs	r2, #1
 8004956:	0552      	lsls	r2, r2, #21
 8004958:	4311      	orrs	r1, r2
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800495e:	0852      	lsrs	r2, r2, #1
 8004960:	3a01      	subs	r2, #1
 8004962:	0652      	lsls	r2, r2, #25
 8004964:	4311      	orrs	r1, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800496a:	06d2      	lsls	r2, r2, #27
 800496c:	430a      	orrs	r2, r1
 800496e:	4943      	ldr	r1, [pc, #268]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004970:	4313      	orrs	r3, r2
 8004972:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004974:	4b41      	ldr	r3, [pc, #260]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a40      	ldr	r2, [pc, #256]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 800497a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800497e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004980:	4b3e      	ldr	r3, [pc, #248]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4a3d      	ldr	r2, [pc, #244]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800498a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800498c:	f7fd fd60 	bl	8002450 <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004994:	f7fd fd5c 	bl	8002450 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e066      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049a6:	4b35      	ldr	r3, [pc, #212]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x530>
 80049b2:	e05e      	b.n	8004a72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b4:	4b31      	ldr	r3, [pc, #196]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a30      	ldr	r2, [pc, #192]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fd fd46 	bl	8002450 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fd fd42 	bl	8002450 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e04c      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049da:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80049e6:	4b25      	ldr	r3, [pc, #148]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	4924      	ldr	r1, [pc, #144]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 80049ec:	4b25      	ldr	r3, [pc, #148]	@ (8004a84 <HAL_RCC_OscConfig+0x620>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	60cb      	str	r3, [r1, #12]
 80049f2:	e03e      	b.n	8004a72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e039      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004a00:	4b1e      	ldr	r3, [pc, #120]	@ (8004a7c <HAL_RCC_OscConfig+0x618>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f003 0203 	and.w	r2, r3, #3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d12c      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d123      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d11b      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d113      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a50:	085b      	lsrs	r3, r3, #1
 8004a52:	3b01      	subs	r3, #1
 8004a54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d109      	bne.n	8004a6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	3b01      	subs	r3, #1
 8004a68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d001      	beq.n	8004a72 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e000      	b.n	8004a74 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3720      	adds	r7, #32
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	019f800c 	.word	0x019f800c
 8004a84:	feeefffc 	.word	0xfeeefffc

08004a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e11e      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b91      	ldr	r3, [pc, #580]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d910      	bls.n	8004ad0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b8e      	ldr	r3, [pc, #568]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f023 020f 	bic.w	r2, r3, #15
 8004ab6:	498c      	ldr	r1, [pc, #560]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004abe:	4b8a      	ldr	r3, [pc, #552]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d001      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e106      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d073      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	2b03      	cmp	r3, #3
 8004ae2:	d129      	bne.n	8004b38 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae4:	4b81      	ldr	r3, [pc, #516]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e0f4      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004af4:	f000 f9d0 	bl	8004e98 <RCC_GetSysClockFreqFromPLLSource>
 8004af8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4a7c      	ldr	r2, [pc, #496]	@ (8004cf0 <HAL_RCC_ClockConfig+0x268>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d93f      	bls.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b02:	4b7a      	ldr	r3, [pc, #488]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d033      	beq.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d12f      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b22:	4b72      	ldr	r3, [pc, #456]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b2a:	4a70      	ldr	r2, [pc, #448]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b30:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004b32:	2380      	movs	r3, #128	@ 0x80
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	e024      	b.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d107      	bne.n	8004b50 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b40:	4b6a      	ldr	r3, [pc, #424]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e0c6      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b50:	4b66      	ldr	r3, [pc, #408]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0be      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004b60:	f000 f8ce 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8004b64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	4a61      	ldr	r2, [pc, #388]	@ (8004cf0 <HAL_RCC_ClockConfig+0x268>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d909      	bls.n	8004b82 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b76:	4a5d      	ldr	r2, [pc, #372]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b7c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b7e:	2380      	movs	r3, #128	@ 0x80
 8004b80:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b82:	4b5a      	ldr	r3, [pc, #360]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f023 0203 	bic.w	r2, r3, #3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4957      	ldr	r1, [pc, #348]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b94:	f7fd fc5c 	bl	8002450 <HAL_GetTick>
 8004b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fd fc58 	bl	8002450 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e095      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	4b4e      	ldr	r3, [pc, #312]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 020c 	and.w	r2, r3, #12
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d1eb      	bne.n	8004b9c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d023      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bdc:	4b43      	ldr	r3, [pc, #268]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4a42      	ldr	r2, [pc, #264]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004be2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004be6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004bf4:	4b3d      	ldr	r3, [pc, #244]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004bfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c04:	4b39      	ldr	r3, [pc, #228]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4936      	ldr	r1, [pc, #216]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	608b      	str	r3, [r1, #8]
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	2b80      	cmp	r3, #128	@ 0x80
 8004c1c:	d105      	bne.n	8004c2a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004c1e:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	4a32      	ldr	r2, [pc, #200]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c28:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d21d      	bcs.n	8004c74 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f023 020f 	bic.w	r2, r3, #15
 8004c40:	4929      	ldr	r1, [pc, #164]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c48:	f7fd fc02 	bl	8002450 <HAL_GetTick>
 8004c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	e00a      	b.n	8004c66 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c50:	f7fd fbfe 	bl	8002450 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e03b      	b.n	8004cde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c66:	4b20      	ldr	r3, [pc, #128]	@ (8004ce8 <HAL_RCC_ClockConfig+0x260>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d1ed      	bne.n	8004c50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c80:	4b1a      	ldr	r3, [pc, #104]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	4917      	ldr	r1, [pc, #92]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d009      	beq.n	8004cb2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c9e:	4b13      	ldr	r3, [pc, #76]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	490f      	ldr	r1, [pc, #60]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cb2:	f000 f825 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8004cec <HAL_RCC_ClockConfig+0x264>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	091b      	lsrs	r3, r3, #4
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	490c      	ldr	r1, [pc, #48]	@ (8004cf4 <HAL_RCC_ClockConfig+0x26c>)
 8004cc4:	5ccb      	ldrb	r3, [r1, r3]
 8004cc6:	f003 031f 	and.w	r3, r3, #31
 8004cca:	fa22 f303 	lsr.w	r3, r2, r3
 8004cce:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf8 <HAL_RCC_ClockConfig+0x270>)
 8004cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004cfc <HAL_RCC_ClockConfig+0x274>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fc fa58 	bl	800118c <HAL_InitTick>
 8004cdc:	4603      	mov	r3, r0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40022000 	.word	0x40022000
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	04c4b400 	.word	0x04c4b400
 8004cf4:	0800a138 	.word	0x0800a138
 8004cf8:	20000000 	.word	0x20000000
 8004cfc:	20000008 	.word	0x20000008

08004d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d06:	4b2c      	ldr	r3, [pc, #176]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d102      	bne.n	8004d18 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d12:	4b2a      	ldr	r3, [pc, #168]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	e047      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d18:	4b27      	ldr	r3, [pc, #156]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f003 030c 	and.w	r3, r3, #12
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d102      	bne.n	8004d2a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d24:	4b26      	ldr	r3, [pc, #152]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d26:	613b      	str	r3, [r7, #16]
 8004d28:	e03e      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d2a:	4b23      	ldr	r3, [pc, #140]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f003 030c 	and.w	r3, r3, #12
 8004d32:	2b0c      	cmp	r3, #12
 8004d34:	d136      	bne.n	8004da4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d36:	4b20      	ldr	r3, [pc, #128]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d40:	4b1d      	ldr	r3, [pc, #116]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	091b      	lsrs	r3, r3, #4
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d10c      	bne.n	8004d6e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d54:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5c:	4a16      	ldr	r2, [pc, #88]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d5e:	68d2      	ldr	r2, [r2, #12]
 8004d60:	0a12      	lsrs	r2, r2, #8
 8004d62:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	617b      	str	r3, [r7, #20]
      break;
 8004d6c:	e00c      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d6e:	4a13      	ldr	r2, [pc, #76]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	4a10      	ldr	r2, [pc, #64]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d78:	68d2      	ldr	r2, [r2, #12]
 8004d7a:	0a12      	lsrs	r2, r2, #8
 8004d7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d80:	fb02 f303 	mul.w	r3, r2, r3
 8004d84:	617b      	str	r3, [r7, #20]
      break;
 8004d86:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d88:	4b0b      	ldr	r3, [pc, #44]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	0e5b      	lsrs	r3, r3, #25
 8004d8e:	f003 0303 	and.w	r3, r3, #3
 8004d92:	3301      	adds	r3, #1
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	e001      	b.n	8004da8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004da8:	693b      	ldr	r3, [r7, #16]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	00f42400 	.word	0x00f42400
 8004dc0:	016e3600 	.word	0x016e3600

08004dc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dc8:	4b03      	ldr	r3, [pc, #12]	@ (8004dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dca:	681b      	ldr	r3, [r3, #0]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	20000000 	.word	0x20000000

08004ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004de0:	f7ff fff0 	bl	8004dc4 <HAL_RCC_GetHCLKFreq>
 8004de4:	4602      	mov	r2, r0
 8004de6:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	0a1b      	lsrs	r3, r3, #8
 8004dec:	f003 0307 	and.w	r3, r3, #7
 8004df0:	4904      	ldr	r1, [pc, #16]	@ (8004e04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004df2:	5ccb      	ldrb	r3, [r1, r3]
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40021000 	.word	0x40021000
 8004e04:	0800a148 	.word	0x0800a148

08004e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e0c:	f7ff ffda 	bl	8004dc4 <HAL_RCC_GetHCLKFreq>
 8004e10:	4602      	mov	r2, r0
 8004e12:	4b06      	ldr	r3, [pc, #24]	@ (8004e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	0adb      	lsrs	r3, r3, #11
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	4904      	ldr	r1, [pc, #16]	@ (8004e30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e1e:	5ccb      	ldrb	r3, [r1, r3]
 8004e20:	f003 031f 	and.w	r3, r3, #31
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	40021000 	.word	0x40021000
 8004e30:	0800a148 	.word	0x0800a148

08004e34 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	220f      	movs	r2, #15
 8004e42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004e44:	4b12      	ldr	r3, [pc, #72]	@ (8004e90 <HAL_RCC_GetClockConfig+0x5c>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f003 0203 	and.w	r2, r3, #3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004e50:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <HAL_RCC_GetClockConfig+0x5c>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e90 <HAL_RCC_GetClockConfig+0x5c>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004e68:	4b09      	ldr	r3, [pc, #36]	@ (8004e90 <HAL_RCC_GetClockConfig+0x5c>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	08db      	lsrs	r3, r3, #3
 8004e6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004e76:	4b07      	ldr	r3, [pc, #28]	@ (8004e94 <HAL_RCC_GetClockConfig+0x60>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 020f 	and.w	r2, r3, #15
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	601a      	str	r2, [r3, #0]
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	40021000 	.word	0x40021000
 8004e94:	40022000 	.word	0x40022000

08004e98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004f18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d10c      	bne.n	8004ed6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ebc:	4a17      	ldr	r2, [pc, #92]	@ (8004f1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec4:	4a14      	ldr	r2, [pc, #80]	@ (8004f18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ec6:	68d2      	ldr	r2, [r2, #12]
 8004ec8:	0a12      	lsrs	r2, r2, #8
 8004eca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ece:	fb02 f303 	mul.w	r3, r2, r3
 8004ed2:	617b      	str	r3, [r7, #20]
    break;
 8004ed4:	e00c      	b.n	8004ef0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ed6:	4a12      	ldr	r2, [pc, #72]	@ (8004f20 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ede:	4a0e      	ldr	r2, [pc, #56]	@ (8004f18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ee0:	68d2      	ldr	r2, [r2, #12]
 8004ee2:	0a12      	lsrs	r2, r2, #8
 8004ee4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ee8:	fb02 f303 	mul.w	r3, r2, r3
 8004eec:	617b      	str	r3, [r7, #20]
    break;
 8004eee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ef0:	4b09      	ldr	r3, [pc, #36]	@ (8004f18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	0e5b      	lsrs	r3, r3, #25
 8004ef6:	f003 0303 	and.w	r3, r3, #3
 8004efa:	3301      	adds	r3, #1
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f08:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004f0a:	687b      	ldr	r3, [r7, #4]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	016e3600 	.word	0x016e3600
 8004f20:	00f42400 	.word	0x00f42400

08004f24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f30:	2300      	movs	r3, #0
 8004f32:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 8098 	beq.w	8005072 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f42:	2300      	movs	r3, #0
 8004f44:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f46:	4b43      	ldr	r3, [pc, #268]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10d      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f52:	4b40      	ldr	r3, [pc, #256]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f56:	4a3f      	ldr	r2, [pc, #252]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	60bb      	str	r3, [r7, #8]
 8004f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a39      	ldr	r2, [pc, #228]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f7a:	f7fd fa69 	bl	8002450 <HAL_GetTick>
 8004f7e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f80:	e009      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f82:	f7fd fa65 	bl	8002450 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d902      	bls.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	74fb      	strb	r3, [r7, #19]
        break;
 8004f94:	e005      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f96:	4b30      	ldr	r3, [pc, #192]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0ef      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004fa2:	7cfb      	ldrb	r3, [r7, #19]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d159      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d01e      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d019      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fc4:	4b23      	ldr	r3, [pc, #140]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fd0:	4b20      	ldr	r3, [pc, #128]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ff0:	4a18      	ldr	r2, [pc, #96]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d016      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005002:	f7fd fa25 	bl	8002450 <HAL_GetTick>
 8005006:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005008:	e00b      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800500a:	f7fd fa21 	bl	8002450 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005018:	4293      	cmp	r3, r2
 800501a:	d902      	bls.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	74fb      	strb	r3, [r7, #19]
            break;
 8005020:	e006      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005022:	4b0c      	ldr	r3, [pc, #48]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d0ec      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005030:	7cfb      	ldrb	r3, [r7, #19]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10b      	bne.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005036:	4b07      	ldr	r3, [pc, #28]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800503c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005044:	4903      	ldr	r1, [pc, #12]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800504c:	e008      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800504e:	7cfb      	ldrb	r3, [r7, #19]
 8005050:	74bb      	strb	r3, [r7, #18]
 8005052:	e005      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005054:	40021000 	.word	0x40021000
 8005058:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	7cfb      	ldrb	r3, [r7, #19]
 800505e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005060:	7c7b      	ldrb	r3, [r7, #17]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d105      	bne.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005066:	4ba7      	ldr	r3, [pc, #668]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506a:	4aa6      	ldr	r2, [pc, #664]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800506c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005070:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800507e:	4ba1      	ldr	r3, [pc, #644]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005084:	f023 0203 	bic.w	r2, r3, #3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	499d      	ldr	r1, [pc, #628]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050a0:	4b98      	ldr	r3, [pc, #608]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a6:	f023 020c 	bic.w	r2, r3, #12
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	4995      	ldr	r1, [pc, #596]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00a      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050c2:	4b90      	ldr	r3, [pc, #576]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	498c      	ldr	r1, [pc, #560]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050e4:	4b87      	ldr	r3, [pc, #540]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	4984      	ldr	r1, [pc, #528]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0310 	and.w	r3, r3, #16
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005106:	4b7f      	ldr	r3, [pc, #508]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	497b      	ldr	r1, [pc, #492]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005128:	4b76      	ldr	r3, [pc, #472]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800512e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	4973      	ldr	r1, [pc, #460]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800514a:	4b6e      	ldr	r3, [pc, #440]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800514c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005150:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	496a      	ldr	r1, [pc, #424]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800516c:	4b65      	ldr	r3, [pc, #404]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005172:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	4962      	ldr	r1, [pc, #392]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800518e:	4b5d      	ldr	r3, [pc, #372]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005194:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	4959      	ldr	r1, [pc, #356]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051b0:	4b54      	ldr	r3, [pc, #336]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051b6:	f023 0203 	bic.w	r2, r3, #3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	4951      	ldr	r1, [pc, #324]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051d2:	4b4c      	ldr	r3, [pc, #304]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	4948      	ldr	r1, [pc, #288]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d015      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051f4:	4b43      	ldr	r3, [pc, #268]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005202:	4940      	ldr	r1, [pc, #256]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005212:	d105      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005214:	4b3b      	ldr	r3, [pc, #236]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	4a3a      	ldr	r2, [pc, #232]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800521a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800521e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005228:	2b00      	cmp	r3, #0
 800522a:	d015      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800522c:	4b35      	ldr	r3, [pc, #212]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523a:	4932      	ldr	r1, [pc, #200]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005246:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800524a:	d105      	bne.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800524c:	4b2d      	ldr	r3, [pc, #180]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a2c      	ldr	r2, [pc, #176]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005256:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d015      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005264:	4b27      	ldr	r3, [pc, #156]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005272:	4924      	ldr	r1, [pc, #144]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005282:	d105      	bne.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005284:	4b1f      	ldr	r3, [pc, #124]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	4a1e      	ldr	r2, [pc, #120]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800528a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800528e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d015      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800529c:	4b19      	ldr	r3, [pc, #100]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800529e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052aa:	4916      	ldr	r1, [pc, #88]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052ba:	d105      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052bc:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	4a10      	ldr	r2, [pc, #64]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d019      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e2:	4908      	ldr	r1, [pc, #32]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052f2:	d109      	bne.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052f4:	4b03      	ldr	r3, [pc, #12]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	4a02      	ldr	r2, [pc, #8]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052fe:	60d3      	str	r3, [r2, #12]
 8005300:	e002      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005302:	bf00      	nop
 8005304:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d015      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005314:	4b29      	ldr	r3, [pc, #164]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005322:	4926      	ldr	r1, [pc, #152]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005324:	4313      	orrs	r3, r2
 8005326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005332:	d105      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005334:	4b21      	ldr	r3, [pc, #132]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	4a20      	ldr	r2, [pc, #128]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800533a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800533e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d015      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800534c:	4b1b      	ldr	r3, [pc, #108]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005352:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800535a:	4918      	ldr	r1, [pc, #96]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800536a:	d105      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800536c:	4b13      	ldr	r3, [pc, #76]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4a12      	ldr	r2, [pc, #72]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005372:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005376:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d015      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005384:	4b0d      	ldr	r3, [pc, #52]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005386:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800538a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005392:	490a      	ldr	r1, [pc, #40]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053a2:	d105      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053a4:	4b05      	ldr	r3, [pc, #20]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	4a04      	ldr	r2, [pc, #16]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80053b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	40021000 	.word	0x40021000

080053c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e049      	b.n	8005466 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d106      	bne.n	80053ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7fc f926 	bl	8001638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	3304      	adds	r3, #4
 80053fc:	4619      	mov	r1, r3
 80053fe:	4610      	mov	r0, r2
 8005400:	f000 fe8e 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3708      	adds	r7, #8
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
	...

08005470 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b01      	cmp	r3, #1
 8005482:	d001      	beq.n	8005488 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e054      	b.n	8005532 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2202      	movs	r2, #2
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f042 0201 	orr.w	r2, r2, #1
 800549e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a26      	ldr	r2, [pc, #152]	@ (8005540 <HAL_TIM_Base_Start_IT+0xd0>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d022      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b2:	d01d      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a22      	ldr	r2, [pc, #136]	@ (8005544 <HAL_TIM_Base_Start_IT+0xd4>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d018      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a21      	ldr	r2, [pc, #132]	@ (8005548 <HAL_TIM_Base_Start_IT+0xd8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d013      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a1f      	ldr	r2, [pc, #124]	@ (800554c <HAL_TIM_Base_Start_IT+0xdc>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d00e      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005550 <HAL_TIM_Base_Start_IT+0xe0>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d009      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005554 <HAL_TIM_Base_Start_IT+0xe4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d004      	beq.n	80054f0 <HAL_TIM_Base_Start_IT+0x80>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005558 <HAL_TIM_Base_Start_IT+0xe8>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d115      	bne.n	800551c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	4b19      	ldr	r3, [pc, #100]	@ (800555c <HAL_TIM_Base_Start_IT+0xec>)
 80054f8:	4013      	ands	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b06      	cmp	r3, #6
 8005500:	d015      	beq.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005508:	d011      	beq.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0201 	orr.w	r2, r2, #1
 8005518:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800551a:	e008      	b.n	800552e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	e000      	b.n	8005530 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800552e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	40012c00 	.word	0x40012c00
 8005544:	40000400 	.word	0x40000400
 8005548:	40000800 	.word	0x40000800
 800554c:	40000c00 	.word	0x40000c00
 8005550:	40013400 	.word	0x40013400
 8005554:	40014000 	.word	0x40014000
 8005558:	40015000 	.word	0x40015000
 800555c:	00010007 	.word	0x00010007

08005560 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0201 	bic.w	r2, r2, #1
 8005576:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	6a1a      	ldr	r2, [r3, #32]
 800557e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005582:	4013      	ands	r3, r2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10f      	bne.n	80055a8 <HAL_TIM_Base_Stop_IT+0x48>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6a1a      	ldr	r2, [r3, #32]
 800558e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005592:	4013      	ands	r3, r2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d107      	bne.n	80055a8 <HAL_TIM_Base_Stop_IT+0x48>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b082      	sub	sp, #8
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e049      	b.n	8005664 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d106      	bne.n	80055ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f841 	bl	800566c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2202      	movs	r2, #2
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	3304      	adds	r3, #4
 80055fa:	4619      	mov	r1, r3
 80055fc:	4610      	mov	r0, r2
 80055fe:	f000 fd8f 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d109      	bne.n	80056a4 <HAL_TIM_PWM_Start+0x24>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b01      	cmp	r3, #1
 800569a:	bf14      	ite	ne
 800569c:	2301      	movne	r3, #1
 800569e:	2300      	moveq	r3, #0
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	e03c      	b.n	800571e <HAL_TIM_PWM_Start+0x9e>
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d109      	bne.n	80056be <HAL_TIM_PWM_Start+0x3e>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	bf14      	ite	ne
 80056b6:	2301      	movne	r3, #1
 80056b8:	2300      	moveq	r3, #0
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	e02f      	b.n	800571e <HAL_TIM_PWM_Start+0x9e>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d109      	bne.n	80056d8 <HAL_TIM_PWM_Start+0x58>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	bf14      	ite	ne
 80056d0:	2301      	movne	r3, #1
 80056d2:	2300      	moveq	r3, #0
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	e022      	b.n	800571e <HAL_TIM_PWM_Start+0x9e>
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	2b0c      	cmp	r3, #12
 80056dc:	d109      	bne.n	80056f2 <HAL_TIM_PWM_Start+0x72>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	bf14      	ite	ne
 80056ea:	2301      	movne	r3, #1
 80056ec:	2300      	moveq	r3, #0
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	e015      	b.n	800571e <HAL_TIM_PWM_Start+0x9e>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b10      	cmp	r3, #16
 80056f6:	d109      	bne.n	800570c <HAL_TIM_PWM_Start+0x8c>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b01      	cmp	r3, #1
 8005702:	bf14      	ite	ne
 8005704:	2301      	movne	r3, #1
 8005706:	2300      	moveq	r3, #0
 8005708:	b2db      	uxtb	r3, r3
 800570a:	e008      	b.n	800571e <HAL_TIM_PWM_Start+0x9e>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b01      	cmp	r3, #1
 8005716:	bf14      	ite	ne
 8005718:	2301      	movne	r3, #1
 800571a:	2300      	moveq	r3, #0
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e0a6      	b.n	8005874 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d104      	bne.n	8005736 <HAL_TIM_PWM_Start+0xb6>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005734:	e023      	b.n	800577e <HAL_TIM_PWM_Start+0xfe>
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b04      	cmp	r3, #4
 800573a:	d104      	bne.n	8005746 <HAL_TIM_PWM_Start+0xc6>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005744:	e01b      	b.n	800577e <HAL_TIM_PWM_Start+0xfe>
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2b08      	cmp	r3, #8
 800574a:	d104      	bne.n	8005756 <HAL_TIM_PWM_Start+0xd6>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005754:	e013      	b.n	800577e <HAL_TIM_PWM_Start+0xfe>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b0c      	cmp	r3, #12
 800575a:	d104      	bne.n	8005766 <HAL_TIM_PWM_Start+0xe6>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005764:	e00b      	b.n	800577e <HAL_TIM_PWM_Start+0xfe>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b10      	cmp	r3, #16
 800576a:	d104      	bne.n	8005776 <HAL_TIM_PWM_Start+0xf6>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005774:	e003      	b.n	800577e <HAL_TIM_PWM_Start+0xfe>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2202      	movs	r2, #2
 800577a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2201      	movs	r2, #1
 8005784:	6839      	ldr	r1, [r7, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f001 f9b8 	bl	8006afc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a3a      	ldr	r2, [pc, #232]	@ (800587c <HAL_TIM_PWM_Start+0x1fc>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d018      	beq.n	80057c8 <HAL_TIM_PWM_Start+0x148>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a39      	ldr	r2, [pc, #228]	@ (8005880 <HAL_TIM_PWM_Start+0x200>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d013      	beq.n	80057c8 <HAL_TIM_PWM_Start+0x148>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a37      	ldr	r2, [pc, #220]	@ (8005884 <HAL_TIM_PWM_Start+0x204>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d00e      	beq.n	80057c8 <HAL_TIM_PWM_Start+0x148>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a36      	ldr	r2, [pc, #216]	@ (8005888 <HAL_TIM_PWM_Start+0x208>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d009      	beq.n	80057c8 <HAL_TIM_PWM_Start+0x148>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a34      	ldr	r2, [pc, #208]	@ (800588c <HAL_TIM_PWM_Start+0x20c>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d004      	beq.n	80057c8 <HAL_TIM_PWM_Start+0x148>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a33      	ldr	r2, [pc, #204]	@ (8005890 <HAL_TIM_PWM_Start+0x210>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d101      	bne.n	80057cc <HAL_TIM_PWM_Start+0x14c>
 80057c8:	2301      	movs	r3, #1
 80057ca:	e000      	b.n	80057ce <HAL_TIM_PWM_Start+0x14e>
 80057cc:	2300      	movs	r3, #0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d007      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a25      	ldr	r2, [pc, #148]	@ (800587c <HAL_TIM_PWM_Start+0x1fc>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d022      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f4:	d01d      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a26      	ldr	r2, [pc, #152]	@ (8005894 <HAL_TIM_PWM_Start+0x214>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d018      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a24      	ldr	r2, [pc, #144]	@ (8005898 <HAL_TIM_PWM_Start+0x218>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d013      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a23      	ldr	r2, [pc, #140]	@ (800589c <HAL_TIM_PWM_Start+0x21c>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d00e      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a19      	ldr	r2, [pc, #100]	@ (8005880 <HAL_TIM_PWM_Start+0x200>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d009      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a18      	ldr	r2, [pc, #96]	@ (8005884 <HAL_TIM_PWM_Start+0x204>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d004      	beq.n	8005832 <HAL_TIM_PWM_Start+0x1b2>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a18      	ldr	r2, [pc, #96]	@ (8005890 <HAL_TIM_PWM_Start+0x210>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d115      	bne.n	800585e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689a      	ldr	r2, [r3, #8]
 8005838:	4b19      	ldr	r3, [pc, #100]	@ (80058a0 <HAL_TIM_PWM_Start+0x220>)
 800583a:	4013      	ands	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2b06      	cmp	r3, #6
 8005842:	d015      	beq.n	8005870 <HAL_TIM_PWM_Start+0x1f0>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800584a:	d011      	beq.n	8005870 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0201 	orr.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800585c:	e008      	b.n	8005870 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f042 0201 	orr.w	r2, r2, #1
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	e000      	b.n	8005872 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005870:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	40012c00 	.word	0x40012c00
 8005880:	40013400 	.word	0x40013400
 8005884:	40014000 	.word	0x40014000
 8005888:	40014400 	.word	0x40014400
 800588c:	40014800 	.word	0x40014800
 8005890:	40015000 	.word	0x40015000
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800
 800589c:	40000c00 	.word	0x40000c00
 80058a0:	00010007 	.word	0x00010007

080058a4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2200      	movs	r2, #0
 80058b4:	6839      	ldr	r1, [r7, #0]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f001 f920 	bl	8006afc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a40      	ldr	r2, [pc, #256]	@ (80059c4 <HAL_TIM_PWM_Stop+0x120>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d018      	beq.n	80058f8 <HAL_TIM_PWM_Stop+0x54>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a3f      	ldr	r2, [pc, #252]	@ (80059c8 <HAL_TIM_PWM_Stop+0x124>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d013      	beq.n	80058f8 <HAL_TIM_PWM_Stop+0x54>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a3d      	ldr	r2, [pc, #244]	@ (80059cc <HAL_TIM_PWM_Stop+0x128>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d00e      	beq.n	80058f8 <HAL_TIM_PWM_Stop+0x54>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a3c      	ldr	r2, [pc, #240]	@ (80059d0 <HAL_TIM_PWM_Stop+0x12c>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d009      	beq.n	80058f8 <HAL_TIM_PWM_Stop+0x54>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a3a      	ldr	r2, [pc, #232]	@ (80059d4 <HAL_TIM_PWM_Stop+0x130>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d004      	beq.n	80058f8 <HAL_TIM_PWM_Stop+0x54>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a39      	ldr	r2, [pc, #228]	@ (80059d8 <HAL_TIM_PWM_Stop+0x134>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d101      	bne.n	80058fc <HAL_TIM_PWM_Stop+0x58>
 80058f8:	2301      	movs	r3, #1
 80058fa:	e000      	b.n	80058fe <HAL_TIM_PWM_Stop+0x5a>
 80058fc:	2300      	movs	r3, #0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d017      	beq.n	8005932 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6a1a      	ldr	r2, [r3, #32]
 8005908:	f241 1311 	movw	r3, #4369	@ 0x1111
 800590c:	4013      	ands	r3, r2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10f      	bne.n	8005932 <HAL_TIM_PWM_Stop+0x8e>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6a1a      	ldr	r2, [r3, #32]
 8005918:	f244 4344 	movw	r3, #17476	@ 0x4444
 800591c:	4013      	ands	r3, r2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d107      	bne.n	8005932 <HAL_TIM_PWM_Stop+0x8e>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6a1a      	ldr	r2, [r3, #32]
 8005938:	f241 1311 	movw	r3, #4369	@ 0x1111
 800593c:	4013      	ands	r3, r2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10f      	bne.n	8005962 <HAL_TIM_PWM_Stop+0xbe>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	f244 4344 	movw	r3, #17476	@ 0x4444
 800594c:	4013      	ands	r3, r2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d107      	bne.n	8005962 <HAL_TIM_PWM_Stop+0xbe>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 0201 	bic.w	r2, r2, #1
 8005960:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d104      	bne.n	8005972 <HAL_TIM_PWM_Stop+0xce>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005970:	e023      	b.n	80059ba <HAL_TIM_PWM_Stop+0x116>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b04      	cmp	r3, #4
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Stop+0xde>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005980:	e01b      	b.n	80059ba <HAL_TIM_PWM_Stop+0x116>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b08      	cmp	r3, #8
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Stop+0xee>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005990:	e013      	b.n	80059ba <HAL_TIM_PWM_Stop+0x116>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b0c      	cmp	r3, #12
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Stop+0xfe>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059a0:	e00b      	b.n	80059ba <HAL_TIM_PWM_Stop+0x116>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b10      	cmp	r3, #16
 80059a6:	d104      	bne.n	80059b2 <HAL_TIM_PWM_Stop+0x10e>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059b0:	e003      	b.n	80059ba <HAL_TIM_PWM_Stop+0x116>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40012c00 	.word	0x40012c00
 80059c8:	40013400 	.word	0x40013400
 80059cc:	40014000 	.word	0x40014000
 80059d0:	40014400 	.word	0x40014400
 80059d4:	40014800 	.word	0x40014800
 80059d8:	40015000 	.word	0x40015000

080059dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d020      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f003 0302 	and.w	r3, r3, #2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01b      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0202 	mvn.w	r2, #2
 8005a10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	f003 0303 	and.w	r3, r3, #3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 fb5c 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005a2c:	e005      	b.n	8005a3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 fb4e 	bl	80060d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 fb5f 	bl	80060f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0304 	and.w	r3, r3, #4
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d020      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d01b      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0204 	mvn.w	r2, #4
 8005a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fb36 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005a78:	e005      	b.n	8005a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fb28 	bl	80060d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 fb39 	bl	80060f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d020      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f003 0308 	and.w	r3, r3, #8
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01b      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f06f 0208 	mvn.w	r2, #8
 8005aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2204      	movs	r2, #4
 8005aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fb10 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005ac4:	e005      	b.n	8005ad2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 fb02 	bl	80060d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 fb13 	bl	80060f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f003 0310 	and.w	r3, r3, #16
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d020      	beq.n	8005b24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01b      	beq.n	8005b24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f06f 0210 	mvn.w	r2, #16
 8005af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2208      	movs	r2, #8
 8005afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 faea 	bl	80060e4 <HAL_TIM_IC_CaptureCallback>
 8005b10:	e005      	b.n	8005b1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 fadc 	bl	80060d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 faed 	bl	80060f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00c      	beq.n	8005b48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d007      	beq.n	8005b48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f06f 0201 	mvn.w	r2, #1
 8005b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7fb fae6 	bl	8001114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d104      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00c      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d007      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f001 fb01 	bl	8007178 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00c      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d007      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f001 faf9 	bl	800718c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00c      	beq.n	8005bbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 faa7 	bl	800610c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00c      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f003 0320 	and.w	r3, r3, #32
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d007      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f06f 0220 	mvn.w	r2, #32
 8005bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f001 fac1 	bl	8007164 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00c      	beq.n	8005c06 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f001 facd 	bl	80071a0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00c      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d007      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 fac5 	bl	80071b4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00c      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d007      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f001 fabd 	bl	80071c8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00c      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d007      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f001 fab5 	bl	80071dc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
	...

08005c7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e0ff      	b.n	8005e9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b14      	cmp	r3, #20
 8005ca6:	f200 80f0 	bhi.w	8005e8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005caa:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb0:	08005d05 	.word	0x08005d05
 8005cb4:	08005e8b 	.word	0x08005e8b
 8005cb8:	08005e8b 	.word	0x08005e8b
 8005cbc:	08005e8b 	.word	0x08005e8b
 8005cc0:	08005d45 	.word	0x08005d45
 8005cc4:	08005e8b 	.word	0x08005e8b
 8005cc8:	08005e8b 	.word	0x08005e8b
 8005ccc:	08005e8b 	.word	0x08005e8b
 8005cd0:	08005d87 	.word	0x08005d87
 8005cd4:	08005e8b 	.word	0x08005e8b
 8005cd8:	08005e8b 	.word	0x08005e8b
 8005cdc:	08005e8b 	.word	0x08005e8b
 8005ce0:	08005dc7 	.word	0x08005dc7
 8005ce4:	08005e8b 	.word	0x08005e8b
 8005ce8:	08005e8b 	.word	0x08005e8b
 8005cec:	08005e8b 	.word	0x08005e8b
 8005cf0:	08005e09 	.word	0x08005e09
 8005cf4:	08005e8b 	.word	0x08005e8b
 8005cf8:	08005e8b 	.word	0x08005e8b
 8005cfc:	08005e8b 	.word	0x08005e8b
 8005d00:	08005e49 	.word	0x08005e49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68b9      	ldr	r1, [r7, #8]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 fabc 	bl	8006288 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	699a      	ldr	r2, [r3, #24]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0208 	orr.w	r2, r2, #8
 8005d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	699a      	ldr	r2, [r3, #24]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0204 	bic.w	r2, r2, #4
 8005d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6999      	ldr	r1, [r3, #24]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	691a      	ldr	r2, [r3, #16]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	619a      	str	r2, [r3, #24]
      break;
 8005d42:	e0a5      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68b9      	ldr	r1, [r7, #8]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 fb36 	bl	80063bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699a      	ldr	r2, [r3, #24]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6999      	ldr	r1, [r3, #24]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	021a      	lsls	r2, r3, #8
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	430a      	orrs	r2, r1
 8005d82:	619a      	str	r2, [r3, #24]
      break;
 8005d84:	e084      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68b9      	ldr	r1, [r7, #8]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f000 fba9 	bl	80064e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	69da      	ldr	r2, [r3, #28]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f042 0208 	orr.w	r2, r2, #8
 8005da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	69da      	ldr	r2, [r3, #28]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0204 	bic.w	r2, r2, #4
 8005db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	69d9      	ldr	r1, [r3, #28]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	691a      	ldr	r2, [r3, #16]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	61da      	str	r2, [r3, #28]
      break;
 8005dc4:	e064      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 fc1b 	bl	8006608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69d9      	ldr	r1, [r3, #28]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	021a      	lsls	r2, r3, #8
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	61da      	str	r2, [r3, #28]
      break;
 8005e06:	e043      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68b9      	ldr	r1, [r7, #8]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 fc8e 	bl	8006730 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0208 	orr.w	r2, r2, #8
 8005e22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0204 	bic.w	r2, r2, #4
 8005e32:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	691a      	ldr	r2, [r3, #16]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005e46:	e023      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fcd8 	bl	8006804 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e72:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	021a      	lsls	r2, r3, #8
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005e88:	e002      	b.n	8005e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	75fb      	strb	r3, [r7, #23]
      break;
 8005e8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3718      	adds	r7, #24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop

08005ea4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_TIM_ConfigClockSource+0x1c>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e0f6      	b.n	80060ae <HAL_TIM_ConfigClockSource+0x20a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005ede:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ee2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68ba      	ldr	r2, [r7, #8]
 8005ef2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a6f      	ldr	r2, [pc, #444]	@ (80060b8 <HAL_TIM_ConfigClockSource+0x214>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	f000 80c1 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f00:	4a6d      	ldr	r2, [pc, #436]	@ (80060b8 <HAL_TIM_ConfigClockSource+0x214>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	f200 80c6 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f08:	4a6c      	ldr	r2, [pc, #432]	@ (80060bc <HAL_TIM_ConfigClockSource+0x218>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	f000 80b9 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f10:	4a6a      	ldr	r2, [pc, #424]	@ (80060bc <HAL_TIM_ConfigClockSource+0x218>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	f200 80be 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f18:	4a69      	ldr	r2, [pc, #420]	@ (80060c0 <HAL_TIM_ConfigClockSource+0x21c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	f000 80b1 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f20:	4a67      	ldr	r2, [pc, #412]	@ (80060c0 <HAL_TIM_ConfigClockSource+0x21c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	f200 80b6 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f28:	4a66      	ldr	r2, [pc, #408]	@ (80060c4 <HAL_TIM_ConfigClockSource+0x220>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	f000 80a9 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f30:	4a64      	ldr	r2, [pc, #400]	@ (80060c4 <HAL_TIM_ConfigClockSource+0x220>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	f200 80ae 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f38:	4a63      	ldr	r2, [pc, #396]	@ (80060c8 <HAL_TIM_ConfigClockSource+0x224>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	f000 80a1 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f40:	4a61      	ldr	r2, [pc, #388]	@ (80060c8 <HAL_TIM_ConfigClockSource+0x224>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	f200 80a6 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f48:	4a60      	ldr	r2, [pc, #384]	@ (80060cc <HAL_TIM_ConfigClockSource+0x228>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	f000 8099 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f50:	4a5e      	ldr	r2, [pc, #376]	@ (80060cc <HAL_TIM_ConfigClockSource+0x228>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	f200 809e 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f58:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005f5c:	f000 8091 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005f64:	f200 8096 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f6c:	f000 8089 	beq.w	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005f70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f74:	f200 808e 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f7c:	d03e      	beq.n	8005ffc <HAL_TIM_ConfigClockSource+0x158>
 8005f7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f82:	f200 8087 	bhi.w	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f8a:	f000 8086 	beq.w	800609a <HAL_TIM_ConfigClockSource+0x1f6>
 8005f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f92:	d87f      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f94:	2b70      	cmp	r3, #112	@ 0x70
 8005f96:	d01a      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0x12a>
 8005f98:	2b70      	cmp	r3, #112	@ 0x70
 8005f9a:	d87b      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f9c:	2b60      	cmp	r3, #96	@ 0x60
 8005f9e:	d050      	beq.n	8006042 <HAL_TIM_ConfigClockSource+0x19e>
 8005fa0:	2b60      	cmp	r3, #96	@ 0x60
 8005fa2:	d877      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fa4:	2b50      	cmp	r3, #80	@ 0x50
 8005fa6:	d03c      	beq.n	8006022 <HAL_TIM_ConfigClockSource+0x17e>
 8005fa8:	2b50      	cmp	r3, #80	@ 0x50
 8005faa:	d873      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fac:	2b40      	cmp	r3, #64	@ 0x40
 8005fae:	d058      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x1be>
 8005fb0:	2b40      	cmp	r3, #64	@ 0x40
 8005fb2:	d86f      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fb4:	2b30      	cmp	r3, #48	@ 0x30
 8005fb6:	d064      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005fb8:	2b30      	cmp	r3, #48	@ 0x30
 8005fba:	d86b      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d060      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005fc0:	2b20      	cmp	r3, #32
 8005fc2:	d867      	bhi.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d05c      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005fc8:	2b10      	cmp	r3, #16
 8005fca:	d05a      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x1de>
 8005fcc:	e062      	b.n	8006094 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fde:	f000 fd6d 	bl	8006abc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ff0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	609a      	str	r2, [r3, #8]
      break;
 8005ffa:	e04f      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800600c:	f000 fd56 	bl	8006abc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689a      	ldr	r2, [r3, #8]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800601e:	609a      	str	r2, [r3, #8]
      break;
 8006020:	e03c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800602e:	461a      	mov	r2, r3
 8006030:	f000 fcc8 	bl	80069c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2150      	movs	r1, #80	@ 0x50
 800603a:	4618      	mov	r0, r3
 800603c:	f000 fd21 	bl	8006a82 <TIM_ITRx_SetConfig>
      break;
 8006040:	e02c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800604e:	461a      	mov	r2, r3
 8006050:	f000 fce7 	bl	8006a22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2160      	movs	r1, #96	@ 0x60
 800605a:	4618      	mov	r0, r3
 800605c:	f000 fd11 	bl	8006a82 <TIM_ITRx_SetConfig>
      break;
 8006060:	e01c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800606e:	461a      	mov	r2, r3
 8006070:	f000 fca8 	bl	80069c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2140      	movs	r1, #64	@ 0x40
 800607a:	4618      	mov	r0, r3
 800607c:	f000 fd01 	bl	8006a82 <TIM_ITRx_SetConfig>
      break;
 8006080:	e00c      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4619      	mov	r1, r3
 800608c:	4610      	mov	r0, r2
 800608e:	f000 fcf8 	bl	8006a82 <TIM_ITRx_SetConfig>
      break;
 8006092:	e003      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
      break;
 8006098:	e000      	b.n	800609c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800609a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	00100070 	.word	0x00100070
 80060bc:	00100060 	.word	0x00100060
 80060c0:	00100050 	.word	0x00100050
 80060c4:	00100040 	.word	0x00100040
 80060c8:	00100030 	.word	0x00100030
 80060cc:	00100020 	.word	0x00100020

080060d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a4c      	ldr	r2, [pc, #304]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d017      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613e:	d013      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a49      	ldr	r2, [pc, #292]	@ (8006268 <TIM_Base_SetConfig+0x148>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d00f      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a48      	ldr	r2, [pc, #288]	@ (800626c <TIM_Base_SetConfig+0x14c>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d00b      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a47      	ldr	r2, [pc, #284]	@ (8006270 <TIM_Base_SetConfig+0x150>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d007      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a46      	ldr	r2, [pc, #280]	@ (8006274 <TIM_Base_SetConfig+0x154>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_Base_SetConfig+0x48>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a45      	ldr	r2, [pc, #276]	@ (8006278 <TIM_Base_SetConfig+0x158>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d108      	bne.n	800617a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a39      	ldr	r2, [pc, #228]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d023      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006188:	d01f      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a36      	ldr	r2, [pc, #216]	@ (8006268 <TIM_Base_SetConfig+0x148>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d01b      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a35      	ldr	r2, [pc, #212]	@ (800626c <TIM_Base_SetConfig+0x14c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d017      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a34      	ldr	r2, [pc, #208]	@ (8006270 <TIM_Base_SetConfig+0x150>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a33      	ldr	r2, [pc, #204]	@ (8006274 <TIM_Base_SetConfig+0x154>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a33      	ldr	r2, [pc, #204]	@ (800627c <TIM_Base_SetConfig+0x15c>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a32      	ldr	r2, [pc, #200]	@ (8006280 <TIM_Base_SetConfig+0x160>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a31      	ldr	r2, [pc, #196]	@ (8006284 <TIM_Base_SetConfig+0x164>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_Base_SetConfig+0xaa>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006278 <TIM_Base_SetConfig+0x158>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d108      	bne.n	80061dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	4313      	orrs	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a18      	ldr	r2, [pc, #96]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d013      	beq.n	8006230 <TIM_Base_SetConfig+0x110>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a1a      	ldr	r2, [pc, #104]	@ (8006274 <TIM_Base_SetConfig+0x154>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d00f      	beq.n	8006230 <TIM_Base_SetConfig+0x110>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a1a      	ldr	r2, [pc, #104]	@ (800627c <TIM_Base_SetConfig+0x15c>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d00b      	beq.n	8006230 <TIM_Base_SetConfig+0x110>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a19      	ldr	r2, [pc, #100]	@ (8006280 <TIM_Base_SetConfig+0x160>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d007      	beq.n	8006230 <TIM_Base_SetConfig+0x110>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a18      	ldr	r2, [pc, #96]	@ (8006284 <TIM_Base_SetConfig+0x164>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d003      	beq.n	8006230 <TIM_Base_SetConfig+0x110>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a13      	ldr	r2, [pc, #76]	@ (8006278 <TIM_Base_SetConfig+0x158>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d103      	bne.n	8006238 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	691a      	ldr	r2, [r3, #16]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b01      	cmp	r3, #1
 8006248:	d105      	bne.n	8006256 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	f023 0201 	bic.w	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	611a      	str	r2, [r3, #16]
  }
}
 8006256:	bf00      	nop
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40012c00 	.word	0x40012c00
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40013400 	.word	0x40013400
 8006278:	40015000 	.word	0x40015000
 800627c:	40014000 	.word	0x40014000
 8006280:	40014400 	.word	0x40014400
 8006284:	40014800 	.word	0x40014800

08006288 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006288:	b480      	push	{r7}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	f023 0201 	bic.w	r2, r3, #1
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0303 	bic.w	r3, r3, #3
 80062c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f023 0302 	bic.w	r3, r3, #2
 80062d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a30      	ldr	r2, [pc, #192]	@ (80063a4 <TIM_OC1_SetConfig+0x11c>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d013      	beq.n	8006310 <TIM_OC1_SetConfig+0x88>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a2f      	ldr	r2, [pc, #188]	@ (80063a8 <TIM_OC1_SetConfig+0x120>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00f      	beq.n	8006310 <TIM_OC1_SetConfig+0x88>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a2e      	ldr	r2, [pc, #184]	@ (80063ac <TIM_OC1_SetConfig+0x124>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d00b      	beq.n	8006310 <TIM_OC1_SetConfig+0x88>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a2d      	ldr	r2, [pc, #180]	@ (80063b0 <TIM_OC1_SetConfig+0x128>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d007      	beq.n	8006310 <TIM_OC1_SetConfig+0x88>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a2c      	ldr	r2, [pc, #176]	@ (80063b4 <TIM_OC1_SetConfig+0x12c>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d003      	beq.n	8006310 <TIM_OC1_SetConfig+0x88>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a2b      	ldr	r2, [pc, #172]	@ (80063b8 <TIM_OC1_SetConfig+0x130>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d10c      	bne.n	800632a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f023 0308 	bic.w	r3, r3, #8
 8006316:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	4313      	orrs	r3, r2
 8006320:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f023 0304 	bic.w	r3, r3, #4
 8006328:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a1d      	ldr	r2, [pc, #116]	@ (80063a4 <TIM_OC1_SetConfig+0x11c>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d013      	beq.n	800635a <TIM_OC1_SetConfig+0xd2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a1c      	ldr	r2, [pc, #112]	@ (80063a8 <TIM_OC1_SetConfig+0x120>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d00f      	beq.n	800635a <TIM_OC1_SetConfig+0xd2>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a1b      	ldr	r2, [pc, #108]	@ (80063ac <TIM_OC1_SetConfig+0x124>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d00b      	beq.n	800635a <TIM_OC1_SetConfig+0xd2>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a1a      	ldr	r2, [pc, #104]	@ (80063b0 <TIM_OC1_SetConfig+0x128>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d007      	beq.n	800635a <TIM_OC1_SetConfig+0xd2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a19      	ldr	r2, [pc, #100]	@ (80063b4 <TIM_OC1_SetConfig+0x12c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d003      	beq.n	800635a <TIM_OC1_SetConfig+0xd2>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a18      	ldr	r2, [pc, #96]	@ (80063b8 <TIM_OC1_SetConfig+0x130>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d111      	bne.n	800637e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006360:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006368:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	4313      	orrs	r3, r2
 8006372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	693a      	ldr	r2, [r7, #16]
 800637a:	4313      	orrs	r3, r2
 800637c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	621a      	str	r2, [r3, #32]
}
 8006398:	bf00      	nop
 800639a:	371c      	adds	r7, #28
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr
 80063a4:	40012c00 	.word	0x40012c00
 80063a8:	40013400 	.word	0x40013400
 80063ac:	40014000 	.word	0x40014000
 80063b0:	40014400 	.word	0x40014400
 80063b4:	40014800 	.word	0x40014800
 80063b8:	40015000 	.word	0x40015000

080063bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	f023 0210 	bic.w	r2, r3, #16
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	021b      	lsls	r3, r3, #8
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f023 0320 	bic.w	r3, r3, #32
 800640a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	011b      	lsls	r3, r3, #4
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	4313      	orrs	r3, r2
 8006416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a2c      	ldr	r2, [pc, #176]	@ (80064cc <TIM_OC2_SetConfig+0x110>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d007      	beq.n	8006430 <TIM_OC2_SetConfig+0x74>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a2b      	ldr	r2, [pc, #172]	@ (80064d0 <TIM_OC2_SetConfig+0x114>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d003      	beq.n	8006430 <TIM_OC2_SetConfig+0x74>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a2a      	ldr	r2, [pc, #168]	@ (80064d4 <TIM_OC2_SetConfig+0x118>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d10d      	bne.n	800644c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006436:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	011b      	lsls	r3, r3, #4
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	4313      	orrs	r3, r2
 8006442:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800644a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a1f      	ldr	r2, [pc, #124]	@ (80064cc <TIM_OC2_SetConfig+0x110>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d013      	beq.n	800647c <TIM_OC2_SetConfig+0xc0>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a1e      	ldr	r2, [pc, #120]	@ (80064d0 <TIM_OC2_SetConfig+0x114>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d00f      	beq.n	800647c <TIM_OC2_SetConfig+0xc0>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a1e      	ldr	r2, [pc, #120]	@ (80064d8 <TIM_OC2_SetConfig+0x11c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d00b      	beq.n	800647c <TIM_OC2_SetConfig+0xc0>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a1d      	ldr	r2, [pc, #116]	@ (80064dc <TIM_OC2_SetConfig+0x120>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d007      	beq.n	800647c <TIM_OC2_SetConfig+0xc0>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a1c      	ldr	r2, [pc, #112]	@ (80064e0 <TIM_OC2_SetConfig+0x124>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d003      	beq.n	800647c <TIM_OC2_SetConfig+0xc0>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a17      	ldr	r2, [pc, #92]	@ (80064d4 <TIM_OC2_SetConfig+0x118>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d113      	bne.n	80064a4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006482:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800648a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	695b      	ldr	r3, [r3, #20]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	621a      	str	r2, [r3, #32]
}
 80064be:	bf00      	nop
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	40012c00 	.word	0x40012c00
 80064d0:	40013400 	.word	0x40013400
 80064d4:	40015000 	.word	0x40015000
 80064d8:	40014000 	.word	0x40014000
 80064dc:	40014400 	.word	0x40014400
 80064e0:	40014800 	.word	0x40014800

080064e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f023 0303 	bic.w	r3, r3, #3
 800651e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	021b      	lsls	r3, r3, #8
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a2b      	ldr	r2, [pc, #172]	@ (80065f0 <TIM_OC3_SetConfig+0x10c>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d007      	beq.n	8006556 <TIM_OC3_SetConfig+0x72>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a2a      	ldr	r2, [pc, #168]	@ (80065f4 <TIM_OC3_SetConfig+0x110>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d003      	beq.n	8006556 <TIM_OC3_SetConfig+0x72>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a29      	ldr	r2, [pc, #164]	@ (80065f8 <TIM_OC3_SetConfig+0x114>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d10d      	bne.n	8006572 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800655c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	021b      	lsls	r3, r3, #8
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	4313      	orrs	r3, r2
 8006568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a1e      	ldr	r2, [pc, #120]	@ (80065f0 <TIM_OC3_SetConfig+0x10c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d013      	beq.n	80065a2 <TIM_OC3_SetConfig+0xbe>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a1d      	ldr	r2, [pc, #116]	@ (80065f4 <TIM_OC3_SetConfig+0x110>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d00f      	beq.n	80065a2 <TIM_OC3_SetConfig+0xbe>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a1d      	ldr	r2, [pc, #116]	@ (80065fc <TIM_OC3_SetConfig+0x118>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00b      	beq.n	80065a2 <TIM_OC3_SetConfig+0xbe>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a1c      	ldr	r2, [pc, #112]	@ (8006600 <TIM_OC3_SetConfig+0x11c>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d007      	beq.n	80065a2 <TIM_OC3_SetConfig+0xbe>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <TIM_OC3_SetConfig+0x120>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d003      	beq.n	80065a2 <TIM_OC3_SetConfig+0xbe>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a16      	ldr	r2, [pc, #88]	@ (80065f8 <TIM_OC3_SetConfig+0x114>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d113      	bne.n	80065ca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	011b      	lsls	r3, r3, #4
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	621a      	str	r2, [r3, #32]
}
 80065e4:	bf00      	nop
 80065e6:	371c      	adds	r7, #28
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr
 80065f0:	40012c00 	.word	0x40012c00
 80065f4:	40013400 	.word	0x40013400
 80065f8:	40015000 	.word	0x40015000
 80065fc:	40014000 	.word	0x40014000
 8006600:	40014400 	.word	0x40014400
 8006604:	40014800 	.word	0x40014800

08006608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a1b      	ldr	r3, [r3, #32]
 800661c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006636:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800663a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006642:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	021b      	lsls	r3, r3, #8
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006656:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	031b      	lsls	r3, r3, #12
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	4313      	orrs	r3, r2
 8006662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a2c      	ldr	r2, [pc, #176]	@ (8006718 <TIM_OC4_SetConfig+0x110>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d007      	beq.n	800667c <TIM_OC4_SetConfig+0x74>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a2b      	ldr	r2, [pc, #172]	@ (800671c <TIM_OC4_SetConfig+0x114>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d003      	beq.n	800667c <TIM_OC4_SetConfig+0x74>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a2a      	ldr	r2, [pc, #168]	@ (8006720 <TIM_OC4_SetConfig+0x118>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d10d      	bne.n	8006698 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	031b      	lsls	r3, r3, #12
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a1f      	ldr	r2, [pc, #124]	@ (8006718 <TIM_OC4_SetConfig+0x110>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d013      	beq.n	80066c8 <TIM_OC4_SetConfig+0xc0>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a1e      	ldr	r2, [pc, #120]	@ (800671c <TIM_OC4_SetConfig+0x114>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d00f      	beq.n	80066c8 <TIM_OC4_SetConfig+0xc0>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a1e      	ldr	r2, [pc, #120]	@ (8006724 <TIM_OC4_SetConfig+0x11c>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d00b      	beq.n	80066c8 <TIM_OC4_SetConfig+0xc0>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006728 <TIM_OC4_SetConfig+0x120>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d007      	beq.n	80066c8 <TIM_OC4_SetConfig+0xc0>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a1c      	ldr	r2, [pc, #112]	@ (800672c <TIM_OC4_SetConfig+0x124>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d003      	beq.n	80066c8 <TIM_OC4_SetConfig+0xc0>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a17      	ldr	r2, [pc, #92]	@ (8006720 <TIM_OC4_SetConfig+0x118>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d113      	bne.n	80066f0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80066d6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	019b      	lsls	r3, r3, #6
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	019b      	lsls	r3, r3, #6
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	621a      	str	r2, [r3, #32]
}
 800670a:	bf00      	nop
 800670c:	371c      	adds	r7, #28
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40012c00 	.word	0x40012c00
 800671c:	40013400 	.word	0x40013400
 8006720:	40015000 	.word	0x40015000
 8006724:	40014000 	.word	0x40014000
 8006728:	40014400 	.word	0x40014400
 800672c:	40014800 	.word	0x40014800

08006730 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800675e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	4313      	orrs	r3, r2
 800676c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006774:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	041b      	lsls	r3, r3, #16
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a19      	ldr	r2, [pc, #100]	@ (80067ec <TIM_OC5_SetConfig+0xbc>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d013      	beq.n	80067b2 <TIM_OC5_SetConfig+0x82>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a18      	ldr	r2, [pc, #96]	@ (80067f0 <TIM_OC5_SetConfig+0xc0>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d00f      	beq.n	80067b2 <TIM_OC5_SetConfig+0x82>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a17      	ldr	r2, [pc, #92]	@ (80067f4 <TIM_OC5_SetConfig+0xc4>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00b      	beq.n	80067b2 <TIM_OC5_SetConfig+0x82>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a16      	ldr	r2, [pc, #88]	@ (80067f8 <TIM_OC5_SetConfig+0xc8>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d007      	beq.n	80067b2 <TIM_OC5_SetConfig+0x82>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a15      	ldr	r2, [pc, #84]	@ (80067fc <TIM_OC5_SetConfig+0xcc>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d003      	beq.n	80067b2 <TIM_OC5_SetConfig+0x82>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a14      	ldr	r2, [pc, #80]	@ (8006800 <TIM_OC5_SetConfig+0xd0>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d109      	bne.n	80067c6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	021b      	lsls	r3, r3, #8
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	621a      	str	r2, [r3, #32]
}
 80067e0:	bf00      	nop
 80067e2:	371c      	adds	r7, #28
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	40012c00 	.word	0x40012c00
 80067f0:	40013400 	.word	0x40013400
 80067f4:	40014000 	.word	0x40014000
 80067f8:	40014400 	.word	0x40014400
 80067fc:	40014800 	.word	0x40014800
 8006800:	40015000 	.word	0x40015000

08006804 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006804:	b480      	push	{r7}
 8006806:	b087      	sub	sp, #28
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a1b      	ldr	r3, [r3, #32]
 8006818:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800682a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006832:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006836:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	021b      	lsls	r3, r3, #8
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	4313      	orrs	r3, r2
 8006842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800684a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	051b      	lsls	r3, r3, #20
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	4313      	orrs	r3, r2
 8006856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a1a      	ldr	r2, [pc, #104]	@ (80068c4 <TIM_OC6_SetConfig+0xc0>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d013      	beq.n	8006888 <TIM_OC6_SetConfig+0x84>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a19      	ldr	r2, [pc, #100]	@ (80068c8 <TIM_OC6_SetConfig+0xc4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d00f      	beq.n	8006888 <TIM_OC6_SetConfig+0x84>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a18      	ldr	r2, [pc, #96]	@ (80068cc <TIM_OC6_SetConfig+0xc8>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d00b      	beq.n	8006888 <TIM_OC6_SetConfig+0x84>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a17      	ldr	r2, [pc, #92]	@ (80068d0 <TIM_OC6_SetConfig+0xcc>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d007      	beq.n	8006888 <TIM_OC6_SetConfig+0x84>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a16      	ldr	r2, [pc, #88]	@ (80068d4 <TIM_OC6_SetConfig+0xd0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d003      	beq.n	8006888 <TIM_OC6_SetConfig+0x84>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a15      	ldr	r2, [pc, #84]	@ (80068d8 <TIM_OC6_SetConfig+0xd4>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d109      	bne.n	800689c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800688e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	695b      	ldr	r3, [r3, #20]
 8006894:	029b      	lsls	r3, r3, #10
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	4313      	orrs	r3, r2
 800689a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	621a      	str	r2, [r3, #32]
}
 80068b6:	bf00      	nop
 80068b8:	371c      	adds	r7, #28
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	40012c00 	.word	0x40012c00
 80068c8:	40013400 	.word	0x40013400
 80068cc:	40014000 	.word	0x40014000
 80068d0:	40014400 	.word	0x40014400
 80068d4:	40014800 	.word	0x40014800
 80068d8:	40015000 	.word	0x40015000

080068dc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6a1b      	ldr	r3, [r3, #32]
 80068f4:	f023 0201 	bic.w	r2, r3, #1
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	4a28      	ldr	r2, [pc, #160]	@ (80069a8 <TIM_TI1_SetConfig+0xcc>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d01b      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006910:	d017      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	4a25      	ldr	r2, [pc, #148]	@ (80069ac <TIM_TI1_SetConfig+0xd0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d013      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	4a24      	ldr	r2, [pc, #144]	@ (80069b0 <TIM_TI1_SetConfig+0xd4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d00f      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	4a23      	ldr	r2, [pc, #140]	@ (80069b4 <TIM_TI1_SetConfig+0xd8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00b      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	4a22      	ldr	r2, [pc, #136]	@ (80069b8 <TIM_TI1_SetConfig+0xdc>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d007      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4a21      	ldr	r2, [pc, #132]	@ (80069bc <TIM_TI1_SetConfig+0xe0>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d003      	beq.n	8006942 <TIM_TI1_SetConfig+0x66>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4a20      	ldr	r2, [pc, #128]	@ (80069c0 <TIM_TI1_SetConfig+0xe4>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d101      	bne.n	8006946 <TIM_TI1_SetConfig+0x6a>
 8006942:	2301      	movs	r3, #1
 8006944:	e000      	b.n	8006948 <TIM_TI1_SetConfig+0x6c>
 8006946:	2300      	movs	r3, #0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d008      	beq.n	800695e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 0303 	bic.w	r3, r3, #3
 8006952:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4313      	orrs	r3, r2
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e003      	b.n	8006966 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	f043 0301 	orr.w	r3, r3, #1
 8006964:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800696c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	b2db      	uxtb	r3, r3
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	4313      	orrs	r3, r2
 8006978:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f023 030a 	bic.w	r3, r3, #10
 8006980:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f003 030a 	and.w	r3, r3, #10
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	697a      	ldr	r2, [r7, #20]
 8006992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	621a      	str	r2, [r3, #32]
}
 800699a:	bf00      	nop
 800699c:	371c      	adds	r7, #28
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	40012c00 	.word	0x40012c00
 80069ac:	40000400 	.word	0x40000400
 80069b0:	40000800 	.word	0x40000800
 80069b4:	40000c00 	.word	0x40000c00
 80069b8:	40013400 	.word	0x40013400
 80069bc:	40014000 	.word	0x40014000
 80069c0:	40015000 	.word	0x40015000

080069c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	f023 0201 	bic.w	r2, r3, #1
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	011b      	lsls	r3, r3, #4
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f023 030a 	bic.w	r3, r3, #10
 8006a00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	621a      	str	r2, [r3, #32]
}
 8006a16:	bf00      	nop
 8006a18:	371c      	adds	r7, #28
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b087      	sub	sp, #28
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6a1b      	ldr	r3, [r3, #32]
 8006a38:	f023 0210 	bic.w	r2, r3, #16
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	031b      	lsls	r3, r3, #12
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	011b      	lsls	r3, r3, #4
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	621a      	str	r2, [r3, #32]
}
 8006a76:	bf00      	nop
 8006a78:	371c      	adds	r7, #28
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b085      	sub	sp, #20
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	f043 0307 	orr.w	r3, r3, #7
 8006aa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	609a      	str	r2, [r3, #8]
}
 8006ab0:	bf00      	nop
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
 8006ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	021a      	lsls	r2, r3, #8
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	609a      	str	r2, [r3, #8]
}
 8006af0:	bf00      	nop
 8006af2:	371c      	adds	r7, #28
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b087      	sub	sp, #28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	2201      	movs	r2, #1
 8006b10:	fa02 f303 	lsl.w	r3, r2, r3
 8006b14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a1a      	ldr	r2, [r3, #32]
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	43db      	mvns	r3, r3
 8006b1e:	401a      	ands	r2, r3
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6a1a      	ldr	r2, [r3, #32]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	f003 031f 	and.w	r3, r3, #31
 8006b2e:	6879      	ldr	r1, [r7, #4]
 8006b30:	fa01 f303 	lsl.w	r3, r1, r3
 8006b34:	431a      	orrs	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	621a      	str	r2, [r3, #32]
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b08a      	sub	sp, #40	@ 0x28
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e0a0      	b.n	8006c9c <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d106      	bne.n	8006b74 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7fa fd9c 	bl	80016ac <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3304      	adds	r3, #4
 8006b84:	4619      	mov	r1, r3
 8006b86:	4610      	mov	r0, r2
 8006b88:	f7ff faca 	bl	8006120 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	6819      	ldr	r1, [r3, #0]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	f7ff fe9f 	bl	80068dc <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699a      	ldr	r2, [r3, #24]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 020c 	bic.w	r2, r2, #12
 8006bac:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	6999      	ldr	r1, [r3, #24]
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	685a      	ldr	r2, [r3, #4]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006bce:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	6812      	ldr	r2, [r2, #0]
 8006bda:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bf2:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c02:	f023 0307 	bic.w	r3, r3, #7
 8006c06:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689a      	ldr	r2, [r3, #8]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f042 0204 	orr.w	r2, r2, #4
 8006c16:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006c20:	2370      	movs	r3, #112	@ 0x70
 8006c22:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006c24:	2300      	movs	r3, #0
 8006c26:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f107 020c 	add.w	r2, r7, #12
 8006c3e:	4611      	mov	r1, r2
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7ff fbbb 	bl	80063bc <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	6812      	ldr	r2, [r2, #0]
 8006c50:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c58:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685a      	ldr	r2, [r3, #4]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8006c68:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3728      	adds	r7, #40	@ 0x28
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d109      	bne.n	8006cc8 <HAL_TIMEx_PWMN_Start+0x24>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	bf14      	ite	ne
 8006cc0:	2301      	movne	r3, #1
 8006cc2:	2300      	moveq	r3, #0
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	e022      	b.n	8006d0e <HAL_TIMEx_PWMN_Start+0x6a>
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b04      	cmp	r3, #4
 8006ccc:	d109      	bne.n	8006ce2 <HAL_TIMEx_PWMN_Start+0x3e>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	bf14      	ite	ne
 8006cda:	2301      	movne	r3, #1
 8006cdc:	2300      	moveq	r3, #0
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	e015      	b.n	8006d0e <HAL_TIMEx_PWMN_Start+0x6a>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d109      	bne.n	8006cfc <HAL_TIMEx_PWMN_Start+0x58>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	bf14      	ite	ne
 8006cf4:	2301      	movne	r3, #1
 8006cf6:	2300      	moveq	r3, #0
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	e008      	b.n	8006d0e <HAL_TIMEx_PWMN_Start+0x6a>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	bf14      	ite	ne
 8006d08:	2301      	movne	r3, #1
 8006d0a:	2300      	moveq	r3, #0
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e073      	b.n	8006dfe <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d104      	bne.n	8006d26 <HAL_TIMEx_PWMN_Start+0x82>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d24:	e013      	b.n	8006d4e <HAL_TIMEx_PWMN_Start+0xaa>
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d104      	bne.n	8006d36 <HAL_TIMEx_PWMN_Start+0x92>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2202      	movs	r2, #2
 8006d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d34:	e00b      	b.n	8006d4e <HAL_TIMEx_PWMN_Start+0xaa>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b08      	cmp	r3, #8
 8006d3a:	d104      	bne.n	8006d46 <HAL_TIMEx_PWMN_Start+0xa2>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d44:	e003      	b.n	8006d4e <HAL_TIMEx_PWMN_Start+0xaa>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2202      	movs	r2, #2
 8006d4a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2204      	movs	r2, #4
 8006d54:	6839      	ldr	r1, [r7, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f000 fa4a 	bl	80071f0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a25      	ldr	r2, [pc, #148]	@ (8006e08 <HAL_TIMEx_PWMN_Start+0x164>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d022      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d7e:	d01d      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a21      	ldr	r2, [pc, #132]	@ (8006e0c <HAL_TIMEx_PWMN_Start+0x168>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d018      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a20      	ldr	r2, [pc, #128]	@ (8006e10 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d013      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a1e      	ldr	r2, [pc, #120]	@ (8006e14 <HAL_TIMEx_PWMN_Start+0x170>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d00e      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e18 <HAL_TIMEx_PWMN_Start+0x174>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d009      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a1b      	ldr	r2, [pc, #108]	@ (8006e1c <HAL_TIMEx_PWMN_Start+0x178>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d004      	beq.n	8006dbc <HAL_TIMEx_PWMN_Start+0x118>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a1a      	ldr	r2, [pc, #104]	@ (8006e20 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d115      	bne.n	8006de8 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689a      	ldr	r2, [r3, #8]
 8006dc2:	4b18      	ldr	r3, [pc, #96]	@ (8006e24 <HAL_TIMEx_PWMN_Start+0x180>)
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2b06      	cmp	r3, #6
 8006dcc:	d015      	beq.n	8006dfa <HAL_TIMEx_PWMN_Start+0x156>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dd4:	d011      	beq.n	8006dfa <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0201 	orr.w	r2, r2, #1
 8006de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de6:	e008      	b.n	8006dfa <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0201 	orr.w	r2, r2, #1
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	e000      	b.n	8006dfc <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	40012c00 	.word	0x40012c00
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40000c00 	.word	0x40000c00
 8006e18:	40013400 	.word	0x40013400
 8006e1c:	40014000 	.word	0x40014000
 8006e20:	40015000 	.word	0x40015000
 8006e24:	00010007 	.word	0x00010007

08006e28 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2200      	movs	r2, #0
 8006e38:	6839      	ldr	r1, [r7, #0]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 f9d8 	bl	80071f0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6a1a      	ldr	r2, [r3, #32]
 8006e46:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10f      	bne.n	8006e70 <HAL_TIMEx_PWMN_Stop+0x48>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6a1a      	ldr	r2, [r3, #32]
 8006e56:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d107      	bne.n	8006e70 <HAL_TIMEx_PWMN_Stop+0x48>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e6e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6a1a      	ldr	r2, [r3, #32]
 8006e76:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10f      	bne.n	8006ea0 <HAL_TIMEx_PWMN_Stop+0x78>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6a1a      	ldr	r2, [r3, #32]
 8006e86:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d107      	bne.n	8006ea0 <HAL_TIMEx_PWMN_Stop+0x78>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 0201 	bic.w	r2, r2, #1
 8006e9e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d104      	bne.n	8006eb0 <HAL_TIMEx_PWMN_Stop+0x88>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eae:	e013      	b.n	8006ed8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d104      	bne.n	8006ec0 <HAL_TIMEx_PWMN_Stop+0x98>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ebe:	e00b      	b.n	8006ed8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	2b08      	cmp	r3, #8
 8006ec4:	d104      	bne.n	8006ed0 <HAL_TIMEx_PWMN_Stop+0xa8>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006ece:	e003      	b.n	8006ed8 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
	...

08006ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d101      	bne.n	8006efc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	e074      	b.n	8006fe6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a34      	ldr	r2, [pc, #208]	@ (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d009      	beq.n	8006f3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a33      	ldr	r2, [pc, #204]	@ (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d004      	beq.n	8006f3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a31      	ldr	r2, [pc, #196]	@ (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d108      	bne.n	8006f4c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006f40:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a21      	ldr	r2, [pc, #132]	@ (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d022      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7c:	d01d      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1f      	ldr	r2, [pc, #124]	@ (8007000 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d018      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8007004 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d013      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a1c      	ldr	r2, [pc, #112]	@ (8007008 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00e      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a15      	ldr	r2, [pc, #84]	@ (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d009      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a18      	ldr	r2, [pc, #96]	@ (800700c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d004      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a11      	ldr	r2, [pc, #68]	@ (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3714      	adds	r7, #20
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr
 8006ff2:	bf00      	nop
 8006ff4:	40012c00 	.word	0x40012c00
 8006ff8:	40013400 	.word	0x40013400
 8006ffc:	40015000 	.word	0x40015000
 8007000:	40000400 	.word	0x40000400
 8007004:	40000800 	.word	0x40000800
 8007008:	40000c00 	.word	0x40000c00
 800700c:	40014000 	.word	0x40014000

08007010 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007024:	2b01      	cmp	r3, #1
 8007026:	d101      	bne.n	800702c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007028:	2302      	movs	r3, #2
 800702a:	e078      	b.n	800711e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	4313      	orrs	r3, r2
 800704e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4313      	orrs	r3, r2
 800705c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4313      	orrs	r3, r2
 800706a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007092:	4313      	orrs	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	699b      	ldr	r3, [r3, #24]
 80070a0:	041b      	lsls	r3, r3, #16
 80070a2:	4313      	orrs	r3, r2
 80070a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a1c      	ldr	r2, [pc, #112]	@ (800712c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d009      	beq.n	80070d2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007130 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d004      	beq.n	80070d2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a19      	ldr	r2, [pc, #100]	@ (8007134 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d11c      	bne.n	800710c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	051b      	lsls	r3, r3, #20
 80070de:	4313      	orrs	r3, r2
 80070e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fa:	4313      	orrs	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007108:	4313      	orrs	r3, r2
 800710a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3714      	adds	r7, #20
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	40012c00 	.word	0x40012c00
 8007130:	40013400 	.word	0x40013400
 8007134:	40015000 	.word	0x40015000

08007138 <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007148:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	683a      	ldr	r2, [r7, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80071d0:	bf00      	nop
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	f003 030f 	and.w	r3, r3, #15
 8007202:	2204      	movs	r2, #4
 8007204:	fa02 f303 	lsl.w	r3, r2, r3
 8007208:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6a1a      	ldr	r2, [r3, #32]
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	43db      	mvns	r3, r3
 8007212:	401a      	ands	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6a1a      	ldr	r2, [r3, #32]
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	f003 030f 	and.w	r3, r3, #15
 8007222:	6879      	ldr	r1, [r7, #4]
 8007224:	fa01 f303 	lsl.w	r3, r1, r3
 8007228:	431a      	orrs	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	621a      	str	r2, [r3, #32]
}
 800722e:	bf00      	nop
 8007230:	371c      	adds	r7, #28
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b082      	sub	sp, #8
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e042      	b.n	80072d2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007252:	2b00      	cmp	r3, #0
 8007254:	d106      	bne.n	8007264 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f7fa fb86 	bl	8001970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2224      	movs	r2, #36	@ 0x24
 8007268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f022 0201 	bic.w	r2, r2, #1
 800727a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	2b00      	cmp	r3, #0
 8007282:	d002      	beq.n	800728a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 ff61 	bl	800814c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 fc62 	bl	8007b54 <UART_SetConfig>
 8007290:	4603      	mov	r3, r0
 8007292:	2b01      	cmp	r3, #1
 8007294:	d101      	bne.n	800729a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e01b      	b.n	80072d2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	685a      	ldr	r2, [r3, #4]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689a      	ldr	r2, [r3, #8]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f042 0201 	orr.w	r2, r2, #1
 80072c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 ffe0 	bl	8008290 <UART_CheckIdleState>
 80072d0:	4603      	mov	r3, r0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3708      	adds	r7, #8
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b08a      	sub	sp, #40	@ 0x28
 80072de:	af02      	add	r7, sp, #8
 80072e0:	60f8      	str	r0, [r7, #12]
 80072e2:	60b9      	str	r1, [r7, #8]
 80072e4:	603b      	str	r3, [r7, #0]
 80072e6:	4613      	mov	r3, r2
 80072e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f0:	2b20      	cmp	r3, #32
 80072f2:	d17b      	bne.n	80073ec <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d002      	beq.n	8007300 <HAL_UART_Transmit+0x26>
 80072fa:	88fb      	ldrh	r3, [r7, #6]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d101      	bne.n	8007304 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e074      	b.n	80073ee <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2221      	movs	r2, #33	@ 0x21
 8007310:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007314:	f7fb f89c 	bl	8002450 <HAL_GetTick>
 8007318:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	88fa      	ldrh	r2, [r7, #6]
 800731e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	88fa      	ldrh	r2, [r7, #6]
 8007326:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007332:	d108      	bne.n	8007346 <HAL_UART_Transmit+0x6c>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d104      	bne.n	8007346 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800733c:	2300      	movs	r3, #0
 800733e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	61bb      	str	r3, [r7, #24]
 8007344:	e003      	b.n	800734e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800734a:	2300      	movs	r3, #0
 800734c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800734e:	e030      	b.n	80073b2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	2200      	movs	r2, #0
 8007358:	2180      	movs	r1, #128	@ 0x80
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f001 f842 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d005      	beq.n	8007372 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e03d      	b.n	80073ee <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d10b      	bne.n	8007390 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	881b      	ldrh	r3, [r3, #0]
 800737c:	461a      	mov	r2, r3
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007386:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	3302      	adds	r3, #2
 800738c:	61bb      	str	r3, [r7, #24]
 800738e:	e007      	b.n	80073a0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	781a      	ldrb	r2, [r3, #0]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	3301      	adds	r3, #1
 800739e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	3b01      	subs	r3, #1
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1c8      	bne.n	8007350 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2200      	movs	r2, #0
 80073c6:	2140      	movs	r1, #64	@ 0x40
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f001 f80b 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e006      	b.n	80073ee <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80073e8:	2300      	movs	r3, #0
 80073ea:	e000      	b.n	80073ee <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80073ec:	2302      	movs	r3, #2
  }
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3720      	adds	r7, #32
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
	...

080073f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b08a      	sub	sp, #40	@ 0x28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	4613      	mov	r3, r2
 8007404:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800740c:	2b20      	cmp	r3, #32
 800740e:	d137      	bne.n	8007480 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d002      	beq.n	800741c <HAL_UART_Receive_IT+0x24>
 8007416:	88fb      	ldrh	r3, [r7, #6]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e030      	b.n	8007482 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a18      	ldr	r2, [pc, #96]	@ (800748c <HAL_UART_Receive_IT+0x94>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d01f      	beq.n	8007470 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d018      	beq.n	8007470 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	613b      	str	r3, [r7, #16]
   return(result);
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	461a      	mov	r2, r3
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	623b      	str	r3, [r7, #32]
 800745e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	69f9      	ldr	r1, [r7, #28]
 8007462:	6a3a      	ldr	r2, [r7, #32]
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	61bb      	str	r3, [r7, #24]
   return(result);
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e6      	bne.n	800743e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007470:	88fb      	ldrh	r3, [r7, #6]
 8007472:	461a      	mov	r2, r3
 8007474:	68b9      	ldr	r1, [r7, #8]
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f001 f822 	bl	80084c0 <UART_Start_Receive_IT>
 800747c:	4603      	mov	r3, r0
 800747e:	e000      	b.n	8007482 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007480:	2302      	movs	r3, #2
  }
}
 8007482:	4618      	mov	r0, r3
 8007484:	3728      	adds	r7, #40	@ 0x28
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	40008000 	.word	0x40008000

08007490 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b0ba      	sub	sp, #232	@ 0xe8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80074ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80074be:	4013      	ands	r3, r2
 80074c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80074c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d11b      	bne.n	8007504 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074d0:	f003 0320 	and.w	r3, r3, #32
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d015      	beq.n	8007504 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074dc:	f003 0320 	and.w	r3, r3, #32
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d105      	bne.n	80074f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d009      	beq.n	8007504 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 8300 	beq.w	8007afa <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	4798      	blx	r3
      }
      return;
 8007502:	e2fa      	b.n	8007afa <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007504:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 8123 	beq.w	8007754 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800750e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007512:	4b8d      	ldr	r3, [pc, #564]	@ (8007748 <HAL_UART_IRQHandler+0x2b8>)
 8007514:	4013      	ands	r3, r2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d106      	bne.n	8007528 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800751a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800751e:	4b8b      	ldr	r3, [pc, #556]	@ (800774c <HAL_UART_IRQHandler+0x2bc>)
 8007520:	4013      	ands	r3, r2
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 8116 	beq.w	8007754 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800752c:	f003 0301 	and.w	r3, r3, #1
 8007530:	2b00      	cmp	r3, #0
 8007532:	d011      	beq.n	8007558 <HAL_UART_IRQHandler+0xc8>
 8007534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00b      	beq.n	8007558 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2201      	movs	r2, #1
 8007546:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800754e:	f043 0201 	orr.w	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800755c:	f003 0302 	and.w	r3, r3, #2
 8007560:	2b00      	cmp	r3, #0
 8007562:	d011      	beq.n	8007588 <HAL_UART_IRQHandler+0xf8>
 8007564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007568:	f003 0301 	and.w	r3, r3, #1
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00b      	beq.n	8007588 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2202      	movs	r2, #2
 8007576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800757e:	f043 0204 	orr.w	r2, r3, #4
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758c:	f003 0304 	and.w	r3, r3, #4
 8007590:	2b00      	cmp	r3, #0
 8007592:	d011      	beq.n	80075b8 <HAL_UART_IRQHandler+0x128>
 8007594:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00b      	beq.n	80075b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2204      	movs	r2, #4
 80075a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ae:	f043 0202 	orr.w	r2, r3, #2
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075bc:	f003 0308 	and.w	r3, r3, #8
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d017      	beq.n	80075f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075c8:	f003 0320 	and.w	r3, r3, #32
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d105      	bne.n	80075dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80075d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80075d4:	4b5c      	ldr	r3, [pc, #368]	@ (8007748 <HAL_UART_IRQHandler+0x2b8>)
 80075d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00b      	beq.n	80075f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2208      	movs	r2, #8
 80075e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ea:	f043 0208 	orr.w	r2, r3, #8
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d012      	beq.n	8007626 <HAL_UART_IRQHandler+0x196>
 8007600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007604:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00c      	beq.n	8007626 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007614:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800761c:	f043 0220 	orr.w	r2, r3, #32
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8266 	beq.w	8007afe <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007636:	f003 0320 	and.w	r3, r3, #32
 800763a:	2b00      	cmp	r3, #0
 800763c:	d013      	beq.n	8007666 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800763e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007642:	f003 0320 	and.w	r3, r3, #32
 8007646:	2b00      	cmp	r3, #0
 8007648:	d105      	bne.n	8007656 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800764a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800764e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d007      	beq.n	8007666 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800765a:	2b00      	cmp	r3, #0
 800765c:	d003      	beq.n	8007666 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800766c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800767a:	2b40      	cmp	r3, #64	@ 0x40
 800767c:	d005      	beq.n	800768a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800767e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007682:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007686:	2b00      	cmp	r3, #0
 8007688:	d054      	beq.n	8007734 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f001 f83a 	bl	8008704 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800769a:	2b40      	cmp	r3, #64	@ 0x40
 800769c:	d146      	bne.n	800772c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3308      	adds	r3, #8
 80076a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3308      	adds	r3, #8
 80076c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076da:	e841 2300 	strex	r3, r2, [r1]
 80076de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1d9      	bne.n	800769e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d017      	beq.n	8007724 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076fa:	4a15      	ldr	r2, [pc, #84]	@ (8007750 <HAL_UART_IRQHandler+0x2c0>)
 80076fc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007704:	4618      	mov	r0, r3
 8007706:	f7fc fbba 	bl	8003e7e <HAL_DMA_Abort_IT>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d019      	beq.n	8007744 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800771e:	4610      	mov	r0, r2
 8007720:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007722:	e00f      	b.n	8007744 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 f9ff 	bl	8007b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772a:	e00b      	b.n	8007744 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 f9fb 	bl	8007b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007732:	e007      	b.n	8007744 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f9f7 	bl	8007b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007742:	e1dc      	b.n	8007afe <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	bf00      	nop
    return;
 8007746:	e1da      	b.n	8007afe <HAL_UART_IRQHandler+0x66e>
 8007748:	10000001 	.word	0x10000001
 800774c:	04000120 	.word	0x04000120
 8007750:	080087d1 	.word	0x080087d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007758:	2b01      	cmp	r3, #1
 800775a:	f040 8170 	bne.w	8007a3e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800775e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007762:	f003 0310 	and.w	r3, r3, #16
 8007766:	2b00      	cmp	r3, #0
 8007768:	f000 8169 	beq.w	8007a3e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007770:	f003 0310 	and.w	r3, r3, #16
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 8162 	beq.w	8007a3e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2210      	movs	r2, #16
 8007780:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800778c:	2b40      	cmp	r3, #64	@ 0x40
 800778e:	f040 80d8 	bne.w	8007942 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 80af 	beq.w	8007908 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077b4:	429a      	cmp	r2, r3
 80077b6:	f080 80a7 	bcs.w	8007908 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0320 	and.w	r3, r3, #32
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	f040 8087 	bne.w	80078e6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007802:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007806:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800780e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800781a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1da      	bne.n	80077d8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3308      	adds	r3, #8
 8007828:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007834:	f023 0301 	bic.w	r3, r3, #1
 8007838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3308      	adds	r3, #8
 8007842:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007846:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800784a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800784e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007858:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e1      	bne.n	8007822 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800786e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3308      	adds	r3, #8
 800787e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007882:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007884:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007886:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007888:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800788a:	e841 2300 	strex	r3, r2, [r1]
 800788e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007890:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1e3      	bne.n	800785e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078b4:	f023 0310 	bic.w	r3, r3, #16
 80078b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	461a      	mov	r2, r3
 80078c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078ce:	e841 2300 	strex	r3, r2, [r1]
 80078d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1e4      	bne.n	80078a4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7fc fa73 	bl	8003dcc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2202      	movs	r2, #2
 80078ea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	4619      	mov	r1, r3
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 f91b 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007906:	e0fc      	b.n	8007b02 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800790e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007912:	429a      	cmp	r2, r3
 8007914:	f040 80f5 	bne.w	8007b02 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0320 	and.w	r3, r3, #32
 8007926:	2b20      	cmp	r3, #32
 8007928:	f040 80eb 	bne.w	8007b02 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2202      	movs	r2, #2
 8007930:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007938:	4619      	mov	r1, r3
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f8fe 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
      return;
 8007940:	e0df      	b.n	8007b02 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800794e:	b29b      	uxth	r3, r3
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	f000 80d1 	beq.w	8007b06 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 80cc 	beq.w	8007b06 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007976:	e853 3f00 	ldrex	r3, [r3]
 800797a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800797c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800797e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007982:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	461a      	mov	r2, r3
 800798c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007990:	647b      	str	r3, [r7, #68]	@ 0x44
 8007992:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007994:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007996:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007998:	e841 2300 	strex	r3, r2, [r1]
 800799c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800799e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1e4      	bne.n	800796e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	3308      	adds	r3, #8
 80079aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ae:	e853 3f00 	ldrex	r3, [r3]
 80079b2:	623b      	str	r3, [r7, #32]
   return(result);
 80079b4:	6a3b      	ldr	r3, [r7, #32]
 80079b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079ba:	f023 0301 	bic.w	r3, r3, #1
 80079be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3308      	adds	r3, #8
 80079c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079cc:	633a      	str	r2, [r7, #48]	@ 0x30
 80079ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079d4:	e841 2300 	strex	r3, r2, [r1]
 80079d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1e1      	bne.n	80079a4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2220      	movs	r2, #32
 80079e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	e853 3f00 	ldrex	r3, [r3]
 8007a00:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f023 0310 	bic.w	r3, r3, #16
 8007a08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	461a      	mov	r2, r3
 8007a12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a16:	61fb      	str	r3, [r7, #28]
 8007a18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1a:	69b9      	ldr	r1, [r7, #24]
 8007a1c:	69fa      	ldr	r2, [r7, #28]
 8007a1e:	e841 2300 	strex	r3, r2, [r1]
 8007a22:	617b      	str	r3, [r7, #20]
   return(result);
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1e4      	bne.n	80079f4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2202      	movs	r2, #2
 8007a2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a34:	4619      	mov	r1, r3
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 f880 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a3c:	e063      	b.n	8007b06 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00e      	beq.n	8007a68 <HAL_UART_IRQHandler+0x5d8>
 8007a4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d008      	beq.n	8007a68 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f001 fc13 	bl	800928c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a66:	e051      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007a68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d014      	beq.n	8007a9e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d105      	bne.n	8007a8c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d008      	beq.n	8007a9e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d03a      	beq.n	8007b0a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	4798      	blx	r3
    }
    return;
 8007a9c:	e035      	b.n	8007b0a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d009      	beq.n	8007abe <HAL_UART_IRQHandler+0x62e>
 8007aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fe9c 	bl	80087f4 <UART_EndTransmit_IT>
    return;
 8007abc:	e026      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d009      	beq.n	8007ade <HAL_UART_IRQHandler+0x64e>
 8007aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ace:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d003      	beq.n	8007ade <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 fbec 	bl	80092b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007adc:	e016      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d010      	beq.n	8007b0c <HAL_UART_IRQHandler+0x67c>
 8007aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	da0c      	bge.n	8007b0c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f001 fbd4 	bl	80092a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007af8:	e008      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
      return;
 8007afa:	bf00      	nop
 8007afc:	e006      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
    return;
 8007afe:	bf00      	nop
 8007b00:	e004      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
      return;
 8007b02:	bf00      	nop
 8007b04:	e002      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
      return;
 8007b06:	bf00      	nop
 8007b08:	e000      	b.n	8007b0c <HAL_UART_IRQHandler+0x67c>
    return;
 8007b0a:	bf00      	nop
  }
}
 8007b0c:	37e8      	adds	r7, #232	@ 0xe8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop

08007b14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	460b      	mov	r3, r1
 8007b46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b58:	b08c      	sub	sp, #48	@ 0x30
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	689a      	ldr	r2, [r3, #8]
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	431a      	orrs	r2, r3
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	695b      	ldr	r3, [r3, #20]
 8007b72:	431a      	orrs	r2, r3
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	4baa      	ldr	r3, [pc, #680]	@ (8007e2c <UART_SetConfig+0x2d8>)
 8007b84:	4013      	ands	r3, r2
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	6812      	ldr	r2, [r2, #0]
 8007b8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b8c:	430b      	orrs	r3, r1
 8007b8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	68da      	ldr	r2, [r3, #12]
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	699b      	ldr	r3, [r3, #24]
 8007baa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a9f      	ldr	r2, [pc, #636]	@ (8007e30 <UART_SetConfig+0x2dc>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007bca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bd4:	430b      	orrs	r3, r1
 8007bd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	f023 010f 	bic.w	r1, r3, #15
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a90      	ldr	r2, [pc, #576]	@ (8007e34 <UART_SetConfig+0x2e0>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d125      	bne.n	8007c44 <UART_SetConfig+0xf0>
 8007bf8:	4b8f      	ldr	r3, [pc, #572]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bfe:	f003 0303 	and.w	r3, r3, #3
 8007c02:	2b03      	cmp	r3, #3
 8007c04:	d81a      	bhi.n	8007c3c <UART_SetConfig+0xe8>
 8007c06:	a201      	add	r2, pc, #4	@ (adr r2, 8007c0c <UART_SetConfig+0xb8>)
 8007c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c0c:	08007c1d 	.word	0x08007c1d
 8007c10:	08007c2d 	.word	0x08007c2d
 8007c14:	08007c25 	.word	0x08007c25
 8007c18:	08007c35 	.word	0x08007c35
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c22:	e116      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007c24:	2302      	movs	r3, #2
 8007c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c2a:	e112      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007c2c:	2304      	movs	r3, #4
 8007c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c32:	e10e      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007c34:	2308      	movs	r3, #8
 8007c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c3a:	e10a      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007c3c:	2310      	movs	r3, #16
 8007c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c42:	e106      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a7c      	ldr	r2, [pc, #496]	@ (8007e3c <UART_SetConfig+0x2e8>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d138      	bne.n	8007cc0 <UART_SetConfig+0x16c>
 8007c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c54:	f003 030c 	and.w	r3, r3, #12
 8007c58:	2b0c      	cmp	r3, #12
 8007c5a:	d82d      	bhi.n	8007cb8 <UART_SetConfig+0x164>
 8007c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c64 <UART_SetConfig+0x110>)
 8007c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c62:	bf00      	nop
 8007c64:	08007c99 	.word	0x08007c99
 8007c68:	08007cb9 	.word	0x08007cb9
 8007c6c:	08007cb9 	.word	0x08007cb9
 8007c70:	08007cb9 	.word	0x08007cb9
 8007c74:	08007ca9 	.word	0x08007ca9
 8007c78:	08007cb9 	.word	0x08007cb9
 8007c7c:	08007cb9 	.word	0x08007cb9
 8007c80:	08007cb9 	.word	0x08007cb9
 8007c84:	08007ca1 	.word	0x08007ca1
 8007c88:	08007cb9 	.word	0x08007cb9
 8007c8c:	08007cb9 	.word	0x08007cb9
 8007c90:	08007cb9 	.word	0x08007cb9
 8007c94:	08007cb1 	.word	0x08007cb1
 8007c98:	2300      	movs	r3, #0
 8007c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c9e:	e0d8      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ca6:	e0d4      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007ca8:	2304      	movs	r3, #4
 8007caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cae:	e0d0      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007cb0:	2308      	movs	r3, #8
 8007cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cb6:	e0cc      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007cb8:	2310      	movs	r3, #16
 8007cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cbe:	e0c8      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8007e40 <UART_SetConfig+0x2ec>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d125      	bne.n	8007d16 <UART_SetConfig+0x1c2>
 8007cca:	4b5b      	ldr	r3, [pc, #364]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007cd4:	2b30      	cmp	r3, #48	@ 0x30
 8007cd6:	d016      	beq.n	8007d06 <UART_SetConfig+0x1b2>
 8007cd8:	2b30      	cmp	r3, #48	@ 0x30
 8007cda:	d818      	bhi.n	8007d0e <UART_SetConfig+0x1ba>
 8007cdc:	2b20      	cmp	r3, #32
 8007cde:	d00a      	beq.n	8007cf6 <UART_SetConfig+0x1a2>
 8007ce0:	2b20      	cmp	r3, #32
 8007ce2:	d814      	bhi.n	8007d0e <UART_SetConfig+0x1ba>
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <UART_SetConfig+0x19a>
 8007ce8:	2b10      	cmp	r3, #16
 8007cea:	d008      	beq.n	8007cfe <UART_SetConfig+0x1aa>
 8007cec:	e00f      	b.n	8007d0e <UART_SetConfig+0x1ba>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cf4:	e0ad      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cfc:	e0a9      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007cfe:	2304      	movs	r3, #4
 8007d00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d04:	e0a5      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d06:	2308      	movs	r3, #8
 8007d08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d0c:	e0a1      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d0e:	2310      	movs	r3, #16
 8007d10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d14:	e09d      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a4a      	ldr	r2, [pc, #296]	@ (8007e44 <UART_SetConfig+0x2f0>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d125      	bne.n	8007d6c <UART_SetConfig+0x218>
 8007d20:	4b45      	ldr	r3, [pc, #276]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007d2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d2c:	d016      	beq.n	8007d5c <UART_SetConfig+0x208>
 8007d2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007d30:	d818      	bhi.n	8007d64 <UART_SetConfig+0x210>
 8007d32:	2b80      	cmp	r3, #128	@ 0x80
 8007d34:	d00a      	beq.n	8007d4c <UART_SetConfig+0x1f8>
 8007d36:	2b80      	cmp	r3, #128	@ 0x80
 8007d38:	d814      	bhi.n	8007d64 <UART_SetConfig+0x210>
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d002      	beq.n	8007d44 <UART_SetConfig+0x1f0>
 8007d3e:	2b40      	cmp	r3, #64	@ 0x40
 8007d40:	d008      	beq.n	8007d54 <UART_SetConfig+0x200>
 8007d42:	e00f      	b.n	8007d64 <UART_SetConfig+0x210>
 8007d44:	2300      	movs	r3, #0
 8007d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d4a:	e082      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d52:	e07e      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d54:	2304      	movs	r3, #4
 8007d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d5a:	e07a      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d5c:	2308      	movs	r3, #8
 8007d5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d62:	e076      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d64:	2310      	movs	r3, #16
 8007d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d6a:	e072      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a35      	ldr	r2, [pc, #212]	@ (8007e48 <UART_SetConfig+0x2f4>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d12a      	bne.n	8007dcc <UART_SetConfig+0x278>
 8007d76:	4b30      	ldr	r3, [pc, #192]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d84:	d01a      	beq.n	8007dbc <UART_SetConfig+0x268>
 8007d86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d8a:	d81b      	bhi.n	8007dc4 <UART_SetConfig+0x270>
 8007d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d90:	d00c      	beq.n	8007dac <UART_SetConfig+0x258>
 8007d92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d96:	d815      	bhi.n	8007dc4 <UART_SetConfig+0x270>
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <UART_SetConfig+0x250>
 8007d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007da0:	d008      	beq.n	8007db4 <UART_SetConfig+0x260>
 8007da2:	e00f      	b.n	8007dc4 <UART_SetConfig+0x270>
 8007da4:	2300      	movs	r3, #0
 8007da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007daa:	e052      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007dac:	2302      	movs	r3, #2
 8007dae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007db2:	e04e      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007db4:	2304      	movs	r3, #4
 8007db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dba:	e04a      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007dbc:	2308      	movs	r3, #8
 8007dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dc2:	e046      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007dc4:	2310      	movs	r3, #16
 8007dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dca:	e042      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a17      	ldr	r2, [pc, #92]	@ (8007e30 <UART_SetConfig+0x2dc>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d13a      	bne.n	8007e4c <UART_SetConfig+0x2f8>
 8007dd6:	4b18      	ldr	r3, [pc, #96]	@ (8007e38 <UART_SetConfig+0x2e4>)
 8007dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ddc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007de0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007de4:	d01a      	beq.n	8007e1c <UART_SetConfig+0x2c8>
 8007de6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007dea:	d81b      	bhi.n	8007e24 <UART_SetConfig+0x2d0>
 8007dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007df0:	d00c      	beq.n	8007e0c <UART_SetConfig+0x2b8>
 8007df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007df6:	d815      	bhi.n	8007e24 <UART_SetConfig+0x2d0>
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d003      	beq.n	8007e04 <UART_SetConfig+0x2b0>
 8007dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e00:	d008      	beq.n	8007e14 <UART_SetConfig+0x2c0>
 8007e02:	e00f      	b.n	8007e24 <UART_SetConfig+0x2d0>
 8007e04:	2300      	movs	r3, #0
 8007e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e0a:	e022      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007e0c:	2302      	movs	r3, #2
 8007e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e12:	e01e      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007e14:	2304      	movs	r3, #4
 8007e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e1a:	e01a      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007e1c:	2308      	movs	r3, #8
 8007e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e22:	e016      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007e24:	2310      	movs	r3, #16
 8007e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e2a:	e012      	b.n	8007e52 <UART_SetConfig+0x2fe>
 8007e2c:	cfff69f3 	.word	0xcfff69f3
 8007e30:	40008000 	.word	0x40008000
 8007e34:	40013800 	.word	0x40013800
 8007e38:	40021000 	.word	0x40021000
 8007e3c:	40004400 	.word	0x40004400
 8007e40:	40004800 	.word	0x40004800
 8007e44:	40004c00 	.word	0x40004c00
 8007e48:	40005000 	.word	0x40005000
 8007e4c:	2310      	movs	r3, #16
 8007e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4aae      	ldr	r2, [pc, #696]	@ (8008110 <UART_SetConfig+0x5bc>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	f040 8097 	bne.w	8007f8c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e62:	2b08      	cmp	r3, #8
 8007e64:	d823      	bhi.n	8007eae <UART_SetConfig+0x35a>
 8007e66:	a201      	add	r2, pc, #4	@ (adr r2, 8007e6c <UART_SetConfig+0x318>)
 8007e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e6c:	08007e91 	.word	0x08007e91
 8007e70:	08007eaf 	.word	0x08007eaf
 8007e74:	08007e99 	.word	0x08007e99
 8007e78:	08007eaf 	.word	0x08007eaf
 8007e7c:	08007e9f 	.word	0x08007e9f
 8007e80:	08007eaf 	.word	0x08007eaf
 8007e84:	08007eaf 	.word	0x08007eaf
 8007e88:	08007eaf 	.word	0x08007eaf
 8007e8c:	08007ea7 	.word	0x08007ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e90:	f7fc ffa4 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 8007e94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e96:	e010      	b.n	8007eba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e98:	4b9e      	ldr	r3, [pc, #632]	@ (8008114 <UART_SetConfig+0x5c0>)
 8007e9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e9c:	e00d      	b.n	8007eba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e9e:	f7fc ff2f 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8007ea2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ea4:	e009      	b.n	8007eba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007eac:	e005      	b.n	8007eba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007eb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 8130 	beq.w	8008122 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec6:	4a94      	ldr	r2, [pc, #592]	@ (8008118 <UART_SetConfig+0x5c4>)
 8007ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ed4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	685a      	ldr	r2, [r3, #4]
 8007eda:	4613      	mov	r3, r2
 8007edc:	005b      	lsls	r3, r3, #1
 8007ede:	4413      	add	r3, r2
 8007ee0:	69ba      	ldr	r2, [r7, #24]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d305      	bcc.n	8007ef2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eec:	69ba      	ldr	r2, [r7, #24]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d903      	bls.n	8007efa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ef8:	e113      	b.n	8008122 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efc:	2200      	movs	r2, #0
 8007efe:	60bb      	str	r3, [r7, #8]
 8007f00:	60fa      	str	r2, [r7, #12]
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f06:	4a84      	ldr	r2, [pc, #528]	@ (8008118 <UART_SetConfig+0x5c4>)
 8007f08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2200      	movs	r2, #0
 8007f10:	603b      	str	r3, [r7, #0]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f1c:	f7f8 fc24 	bl	8000768 <__aeabi_uldivmod>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	4610      	mov	r0, r2
 8007f26:	4619      	mov	r1, r3
 8007f28:	f04f 0200 	mov.w	r2, #0
 8007f2c:	f04f 0300 	mov.w	r3, #0
 8007f30:	020b      	lsls	r3, r1, #8
 8007f32:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f36:	0202      	lsls	r2, r0, #8
 8007f38:	6979      	ldr	r1, [r7, #20]
 8007f3a:	6849      	ldr	r1, [r1, #4]
 8007f3c:	0849      	lsrs	r1, r1, #1
 8007f3e:	2000      	movs	r0, #0
 8007f40:	460c      	mov	r4, r1
 8007f42:	4605      	mov	r5, r0
 8007f44:	eb12 0804 	adds.w	r8, r2, r4
 8007f48:	eb43 0905 	adc.w	r9, r3, r5
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	469a      	mov	sl, r3
 8007f54:	4693      	mov	fp, r2
 8007f56:	4652      	mov	r2, sl
 8007f58:	465b      	mov	r3, fp
 8007f5a:	4640      	mov	r0, r8
 8007f5c:	4649      	mov	r1, r9
 8007f5e:	f7f8 fc03 	bl	8000768 <__aeabi_uldivmod>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4613      	mov	r3, r2
 8007f68:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f6a:	6a3b      	ldr	r3, [r7, #32]
 8007f6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f70:	d308      	bcc.n	8007f84 <UART_SetConfig+0x430>
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f78:	d204      	bcs.n	8007f84 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6a3a      	ldr	r2, [r7, #32]
 8007f80:	60da      	str	r2, [r3, #12]
 8007f82:	e0ce      	b.n	8008122 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f8a:	e0ca      	b.n	8008122 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f94:	d166      	bne.n	8008064 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007f96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f9a:	2b08      	cmp	r3, #8
 8007f9c:	d827      	bhi.n	8007fee <UART_SetConfig+0x49a>
 8007f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007fa4 <UART_SetConfig+0x450>)
 8007fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa4:	08007fc9 	.word	0x08007fc9
 8007fa8:	08007fd1 	.word	0x08007fd1
 8007fac:	08007fd9 	.word	0x08007fd9
 8007fb0:	08007fef 	.word	0x08007fef
 8007fb4:	08007fdf 	.word	0x08007fdf
 8007fb8:	08007fef 	.word	0x08007fef
 8007fbc:	08007fef 	.word	0x08007fef
 8007fc0:	08007fef 	.word	0x08007fef
 8007fc4:	08007fe7 	.word	0x08007fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fc8:	f7fc ff08 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 8007fcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fce:	e014      	b.n	8007ffa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fd0:	f7fc ff1a 	bl	8004e08 <HAL_RCC_GetPCLK2Freq>
 8007fd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fd6:	e010      	b.n	8007ffa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fd8:	4b4e      	ldr	r3, [pc, #312]	@ (8008114 <UART_SetConfig+0x5c0>)
 8007fda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fdc:	e00d      	b.n	8007ffa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fde:	f7fc fe8f 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8007fe2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fe4:	e009      	b.n	8007ffa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fec:	e005      	b.n	8007ffa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ff8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 8090 	beq.w	8008122 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008006:	4a44      	ldr	r2, [pc, #272]	@ (8008118 <UART_SetConfig+0x5c4>)
 8008008:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800800c:	461a      	mov	r2, r3
 800800e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008010:	fbb3 f3f2 	udiv	r3, r3, r2
 8008014:	005a      	lsls	r2, r3, #1
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	085b      	lsrs	r3, r3, #1
 800801c:	441a      	add	r2, r3
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	fbb2 f3f3 	udiv	r3, r2, r3
 8008026:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008028:	6a3b      	ldr	r3, [r7, #32]
 800802a:	2b0f      	cmp	r3, #15
 800802c:	d916      	bls.n	800805c <UART_SetConfig+0x508>
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008034:	d212      	bcs.n	800805c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	b29b      	uxth	r3, r3
 800803a:	f023 030f 	bic.w	r3, r3, #15
 800803e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	085b      	lsrs	r3, r3, #1
 8008044:	b29b      	uxth	r3, r3
 8008046:	f003 0307 	and.w	r3, r3, #7
 800804a:	b29a      	uxth	r2, r3
 800804c:	8bfb      	ldrh	r3, [r7, #30]
 800804e:	4313      	orrs	r3, r2
 8008050:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	8bfa      	ldrh	r2, [r7, #30]
 8008058:	60da      	str	r2, [r3, #12]
 800805a:	e062      	b.n	8008122 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008062:	e05e      	b.n	8008122 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008064:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008068:	2b08      	cmp	r3, #8
 800806a:	d828      	bhi.n	80080be <UART_SetConfig+0x56a>
 800806c:	a201      	add	r2, pc, #4	@ (adr r2, 8008074 <UART_SetConfig+0x520>)
 800806e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008072:	bf00      	nop
 8008074:	08008099 	.word	0x08008099
 8008078:	080080a1 	.word	0x080080a1
 800807c:	080080a9 	.word	0x080080a9
 8008080:	080080bf 	.word	0x080080bf
 8008084:	080080af 	.word	0x080080af
 8008088:	080080bf 	.word	0x080080bf
 800808c:	080080bf 	.word	0x080080bf
 8008090:	080080bf 	.word	0x080080bf
 8008094:	080080b7 	.word	0x080080b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008098:	f7fc fea0 	bl	8004ddc <HAL_RCC_GetPCLK1Freq>
 800809c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800809e:	e014      	b.n	80080ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080a0:	f7fc feb2 	bl	8004e08 <HAL_RCC_GetPCLK2Freq>
 80080a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080a6:	e010      	b.n	80080ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008114 <UART_SetConfig+0x5c0>)
 80080aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080ac:	e00d      	b.n	80080ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ae:	f7fc fe27 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 80080b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080b4:	e009      	b.n	80080ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080bc:	e005      	b.n	80080ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080c8:	bf00      	nop
    }

    if (pclk != 0U)
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d028      	beq.n	8008122 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d4:	4a10      	ldr	r2, [pc, #64]	@ (8008118 <UART_SetConfig+0x5c4>)
 80080d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080da:	461a      	mov	r2, r3
 80080dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080de:	fbb3 f2f2 	udiv	r2, r3, r2
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	085b      	lsrs	r3, r3, #1
 80080e8:	441a      	add	r2, r3
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080f4:	6a3b      	ldr	r3, [r7, #32]
 80080f6:	2b0f      	cmp	r3, #15
 80080f8:	d910      	bls.n	800811c <UART_SetConfig+0x5c8>
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008100:	d20c      	bcs.n	800811c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	b29a      	uxth	r2, r3
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	60da      	str	r2, [r3, #12]
 800810c:	e009      	b.n	8008122 <UART_SetConfig+0x5ce>
 800810e:	bf00      	nop
 8008110:	40008000 	.word	0x40008000
 8008114:	00f42400 	.word	0x00f42400
 8008118:	0800a150 	.word	0x0800a150
      }
      else
      {
        ret = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	2201      	movs	r2, #1
 8008126:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	2201      	movs	r2, #1
 800812e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2200      	movs	r2, #0
 8008136:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	2200      	movs	r2, #0
 800813c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800813e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008142:	4618      	mov	r0, r3
 8008144:	3730      	adds	r7, #48	@ 0x30
 8008146:	46bd      	mov	sp, r7
 8008148:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800814c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008158:	f003 0308 	and.w	r3, r3, #8
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00a      	beq.n	8008176 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	430a      	orrs	r2, r1
 8008174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00a      	beq.n	8008198 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	430a      	orrs	r2, r1
 8008196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800819c:	f003 0302 	and.w	r3, r3, #2
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00a      	beq.n	80081ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081be:	f003 0304 	and.w	r3, r3, #4
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00a      	beq.n	80081dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	430a      	orrs	r2, r1
 80081da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e0:	f003 0310 	and.w	r3, r3, #16
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00a      	beq.n	80081fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	430a      	orrs	r2, r1
 80081fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008202:	f003 0320 	and.w	r3, r3, #32
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00a      	beq.n	8008220 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	430a      	orrs	r2, r1
 800821e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008228:	2b00      	cmp	r3, #0
 800822a:	d01a      	beq.n	8008262 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	430a      	orrs	r2, r1
 8008240:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008246:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824a:	d10a      	bne.n	8008262 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00a      	beq.n	8008284 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	430a      	orrs	r2, r1
 8008282:	605a      	str	r2, [r3, #4]
  }
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b098      	sub	sp, #96	@ 0x60
 8008294:	af02      	add	r7, sp, #8
 8008296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082a0:	f7fa f8d6 	bl	8002450 <HAL_GetTick>
 80082a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d12f      	bne.n	8008314 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082b8:	9300      	str	r3, [sp, #0]
 80082ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082bc:	2200      	movs	r2, #0
 80082be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f88e 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d022      	beq.n	8008314 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d6:	e853 3f00 	ldrex	r3, [r3]
 80082da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	461a      	mov	r2, r3
 80082ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80082ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082f4:	e841 2300 	strex	r3, r2, [r1]
 80082f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d1e6      	bne.n	80082ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2220      	movs	r2, #32
 8008304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e063      	b.n	80083dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f003 0304 	and.w	r3, r3, #4
 800831e:	2b04      	cmp	r3, #4
 8008320:	d149      	bne.n	80083b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008322:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008326:	9300      	str	r3, [sp, #0]
 8008328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800832a:	2200      	movs	r2, #0
 800832c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 f857 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d03c      	beq.n	80083b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008344:	e853 3f00 	ldrex	r3, [r3]
 8008348:	623b      	str	r3, [r7, #32]
   return(result);
 800834a:	6a3b      	ldr	r3, [r7, #32]
 800834c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008350:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800835a:	633b      	str	r3, [r7, #48]	@ 0x30
 800835c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008362:	e841 2300 	strex	r3, r2, [r1]
 8008366:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1e6      	bne.n	800833c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3308      	adds	r3, #8
 8008374:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	e853 3f00 	ldrex	r3, [r3]
 800837c:	60fb      	str	r3, [r7, #12]
   return(result);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f023 0301 	bic.w	r3, r3, #1
 8008384:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3308      	adds	r3, #8
 800838c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800838e:	61fa      	str	r2, [r7, #28]
 8008390:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008392:	69b9      	ldr	r1, [r7, #24]
 8008394:	69fa      	ldr	r2, [r7, #28]
 8008396:	e841 2300 	strex	r3, r2, [r1]
 800839a:	617b      	str	r3, [r7, #20]
   return(result);
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1e5      	bne.n	800836e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2220      	movs	r2, #32
 80083a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e012      	b.n	80083dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2220      	movs	r2, #32
 80083ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2220      	movs	r2, #32
 80083c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3758      	adds	r7, #88	@ 0x58
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	603b      	str	r3, [r7, #0]
 80083f0:	4613      	mov	r3, r2
 80083f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f4:	e04f      	b.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fc:	d04b      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083fe:	f7fa f827 	bl	8002450 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	69ba      	ldr	r2, [r7, #24]
 800840a:	429a      	cmp	r2, r3
 800840c:	d302      	bcc.n	8008414 <UART_WaitOnFlagUntilTimeout+0x30>
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008414:	2303      	movs	r3, #3
 8008416:	e04e      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 0304 	and.w	r3, r3, #4
 8008422:	2b00      	cmp	r3, #0
 8008424:	d037      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	2b80      	cmp	r3, #128	@ 0x80
 800842a:	d034      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	2b40      	cmp	r3, #64	@ 0x40
 8008430:	d031      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	f003 0308 	and.w	r3, r3, #8
 800843c:	2b08      	cmp	r3, #8
 800843e:	d110      	bne.n	8008462 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2208      	movs	r2, #8
 8008446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 f95b 	bl	8008704 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2208      	movs	r2, #8
 8008452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e029      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69db      	ldr	r3, [r3, #28]
 8008468:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800846c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008470:	d111      	bne.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800847a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f000 f941 	bl	8008704 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2220      	movs	r2, #32
 8008486:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e00f      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	69da      	ldr	r2, [r3, #28]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4013      	ands	r3, r2
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	bf0c      	ite	eq
 80084a6:	2301      	moveq	r3, #1
 80084a8:	2300      	movne	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	79fb      	ldrb	r3, [r7, #7]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d0a0      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
	...

080084c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b0a3      	sub	sp, #140	@ 0x8c
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	4613      	mov	r3, r2
 80084cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	68ba      	ldr	r2, [r7, #8]
 80084d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	88fa      	ldrh	r2, [r7, #6]
 80084d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	88fa      	ldrh	r2, [r7, #6]
 80084e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2200      	movs	r2, #0
 80084e8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084f2:	d10e      	bne.n	8008512 <UART_Start_Receive_IT+0x52>
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d105      	bne.n	8008508 <UART_Start_Receive_IT+0x48>
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008502:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008506:	e02d      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	22ff      	movs	r2, #255	@ 0xff
 800850c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008510:	e028      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10d      	bne.n	8008536 <UART_Start_Receive_IT+0x76>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d104      	bne.n	800852c <UART_Start_Receive_IT+0x6c>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	22ff      	movs	r2, #255	@ 0xff
 8008526:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800852a:	e01b      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	227f      	movs	r2, #127	@ 0x7f
 8008530:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008534:	e016      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800853e:	d10d      	bne.n	800855c <UART_Start_Receive_IT+0x9c>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d104      	bne.n	8008552 <UART_Start_Receive_IT+0x92>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	227f      	movs	r2, #127	@ 0x7f
 800854c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008550:	e008      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	223f      	movs	r2, #63	@ 0x3f
 8008556:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800855a:	e003      	b.n	8008564 <UART_Start_Receive_IT+0xa4>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2200      	movs	r2, #0
 8008560:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2222      	movs	r2, #34	@ 0x22
 8008570:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3308      	adds	r3, #8
 800857a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008584:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008586:	f043 0301 	orr.w	r3, r3, #1
 800858a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	3308      	adds	r3, #8
 8008594:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008598:	673a      	str	r2, [r7, #112]	@ 0x70
 800859a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800859e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80085a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e3      	bne.n	8008574 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80085b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b4:	d14f      	bne.n	8008656 <UART_Start_Receive_IT+0x196>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085bc:	88fa      	ldrh	r2, [r7, #6]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d349      	bcc.n	8008656 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ca:	d107      	bne.n	80085dc <UART_Start_Receive_IT+0x11c>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d103      	bne.n	80085dc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	4a47      	ldr	r2, [pc, #284]	@ (80086f4 <UART_Start_Receive_IT+0x234>)
 80085d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80085da:	e002      	b.n	80085e2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4a46      	ldr	r2, [pc, #280]	@ (80086f8 <UART_Start_Receive_IT+0x238>)
 80085e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d01a      	beq.n	8008620 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80085f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	461a      	mov	r2, r3
 8008608:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800860c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800860e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008610:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008612:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008614:	e841 2300 	strex	r3, r2, [r1]
 8008618:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800861a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1e4      	bne.n	80085ea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3308      	adds	r3, #8
 8008626:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800862a:	e853 3f00 	ldrex	r3, [r3]
 800862e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008636:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	3308      	adds	r3, #8
 800863e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008640:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008642:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008644:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008646:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008648:	e841 2300 	strex	r3, r2, [r1]
 800864c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800864e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1e5      	bne.n	8008620 <UART_Start_Receive_IT+0x160>
 8008654:	e046      	b.n	80086e4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800865e:	d107      	bne.n	8008670 <UART_Start_Receive_IT+0x1b0>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	691b      	ldr	r3, [r3, #16]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d103      	bne.n	8008670 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	4a24      	ldr	r2, [pc, #144]	@ (80086fc <UART_Start_Receive_IT+0x23c>)
 800866c:	675a      	str	r2, [r3, #116]	@ 0x74
 800866e:	e002      	b.n	8008676 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	4a23      	ldr	r2, [pc, #140]	@ (8008700 <UART_Start_Receive_IT+0x240>)
 8008674:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d019      	beq.n	80086b2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008686:	e853 3f00 	ldrex	r3, [r3]
 800868a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800868c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008692:	677b      	str	r3, [r7, #116]	@ 0x74
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	461a      	mov	r2, r3
 800869a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800869c:	637b      	str	r3, [r7, #52]	@ 0x34
 800869e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80086a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086a4:	e841 2300 	strex	r3, r2, [r1]
 80086a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80086aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1e6      	bne.n	800867e <UART_Start_Receive_IT+0x1be>
 80086b0:	e018      	b.n	80086e4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	e853 3f00 	ldrex	r3, [r3]
 80086be:	613b      	str	r3, [r7, #16]
   return(result);
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	f043 0320 	orr.w	r3, r3, #32
 80086c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	461a      	mov	r2, r3
 80086ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80086d0:	623b      	str	r3, [r7, #32]
 80086d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d4:	69f9      	ldr	r1, [r7, #28]
 80086d6:	6a3a      	ldr	r2, [r7, #32]
 80086d8:	e841 2300 	strex	r3, r2, [r1]
 80086dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80086de:	69bb      	ldr	r3, [r7, #24]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e6      	bne.n	80086b2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	378c      	adds	r7, #140	@ 0x8c
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	08008f21 	.word	0x08008f21
 80086f8:	08008bbd 	.word	0x08008bbd
 80086fc:	08008a05 	.word	0x08008a05
 8008700:	0800884d 	.word	0x0800884d

08008704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008704:	b480      	push	{r7}
 8008706:	b095      	sub	sp, #84	@ 0x54
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008714:	e853 3f00 	ldrex	r3, [r3]
 8008718:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800871a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008720:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	461a      	mov	r2, r3
 8008728:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800872a:	643b      	str	r3, [r7, #64]	@ 0x40
 800872c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008730:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008732:	e841 2300 	strex	r3, r2, [r1]
 8008736:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1e6      	bne.n	800870c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	3308      	adds	r3, #8
 8008744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	e853 3f00 	ldrex	r3, [r3]
 800874c:	61fb      	str	r3, [r7, #28]
   return(result);
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008754:	f023 0301 	bic.w	r3, r3, #1
 8008758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	3308      	adds	r3, #8
 8008760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008762:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008764:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008766:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008768:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800876a:	e841 2300 	strex	r3, r2, [r1]
 800876e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1e3      	bne.n	800873e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800877a:	2b01      	cmp	r3, #1
 800877c:	d118      	bne.n	80087b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	e853 3f00 	ldrex	r3, [r3]
 800878a:	60bb      	str	r3, [r7, #8]
   return(result);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f023 0310 	bic.w	r3, r3, #16
 8008792:	647b      	str	r3, [r7, #68]	@ 0x44
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	461a      	mov	r2, r3
 800879a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800879c:	61bb      	str	r3, [r7, #24]
 800879e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a0:	6979      	ldr	r1, [r7, #20]
 80087a2:	69ba      	ldr	r2, [r7, #24]
 80087a4:	e841 2300 	strex	r3, r2, [r1]
 80087a8:	613b      	str	r3, [r7, #16]
   return(result);
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e6      	bne.n	800877e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2220      	movs	r2, #32
 80087b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80087c4:	bf00      	nop
 80087c6:	3754      	adds	r7, #84	@ 0x54
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087e6:	68f8      	ldr	r0, [r7, #12]
 80087e8:	f7ff f99e 	bl	8007b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ec:	bf00      	nop
 80087ee:	3710      	adds	r7, #16
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b088      	sub	sp, #32
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	60bb      	str	r3, [r7, #8]
   return(result);
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008810:	61fb      	str	r3, [r7, #28]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	461a      	mov	r2, r3
 8008818:	69fb      	ldr	r3, [r7, #28]
 800881a:	61bb      	str	r3, [r7, #24]
 800881c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881e:	6979      	ldr	r1, [r7, #20]
 8008820:	69ba      	ldr	r2, [r7, #24]
 8008822:	e841 2300 	strex	r3, r2, [r1]
 8008826:	613b      	str	r3, [r7, #16]
   return(result);
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d1e6      	bne.n	80087fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2220      	movs	r2, #32
 8008832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f7ff f969 	bl	8007b14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008842:	bf00      	nop
 8008844:	3720      	adds	r7, #32
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
	...

0800884c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b09c      	sub	sp, #112	@ 0x70
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800885a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008864:	2b22      	cmp	r3, #34	@ 0x22
 8008866:	f040 80be 	bne.w	80089e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008870:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008874:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008878:	b2d9      	uxtb	r1, r3
 800887a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800887e:	b2da      	uxtb	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008884:	400a      	ands	r2, r1
 8008886:	b2d2      	uxtb	r2, r2
 8008888:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800889a:	b29b      	uxth	r3, r3
 800889c:	3b01      	subs	r3, #1
 800889e:	b29a      	uxth	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f040 80a1 	bne.w	80089f6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088bc:	e853 3f00 	ldrex	r3, [r3]
 80088c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80088d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088da:	e841 2300 	strex	r3, r2, [r1]
 80088de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1e6      	bne.n	80088b4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3308      	adds	r3, #8
 80088ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f0:	e853 3f00 	ldrex	r3, [r3]
 80088f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f8:	f023 0301 	bic.w	r3, r3, #1
 80088fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	3308      	adds	r3, #8
 8008904:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008906:	647a      	str	r2, [r7, #68]	@ 0x44
 8008908:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800890c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800890e:	e841 2300 	strex	r3, r2, [r1]
 8008912:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1e5      	bne.n	80088e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2220      	movs	r2, #32
 800891e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a33      	ldr	r2, [pc, #204]	@ (8008a00 <UART_RxISR_8BIT+0x1b4>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d01f      	beq.n	8008978 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008942:	2b00      	cmp	r3, #0
 8008944:	d018      	beq.n	8008978 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894e:	e853 3f00 	ldrex	r3, [r3]
 8008952:	623b      	str	r3, [r7, #32]
   return(result);
 8008954:	6a3b      	ldr	r3, [r7, #32]
 8008956:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800895a:	663b      	str	r3, [r7, #96]	@ 0x60
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	461a      	mov	r2, r3
 8008962:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008964:	633b      	str	r3, [r7, #48]	@ 0x30
 8008966:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800896a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800896c:	e841 2300 	strex	r3, r2, [r1]
 8008970:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e6      	bne.n	8008946 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800897c:	2b01      	cmp	r3, #1
 800897e:	d12e      	bne.n	80089de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	60fb      	str	r3, [r7, #12]
   return(result);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f023 0310 	bic.w	r3, r3, #16
 800899a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089a4:	61fb      	str	r3, [r7, #28]
 80089a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	69b9      	ldr	r1, [r7, #24]
 80089aa:	69fa      	ldr	r2, [r7, #28]
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	617b      	str	r3, [r7, #20]
   return(result);
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e6      	bne.n	8008986 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	69db      	ldr	r3, [r3, #28]
 80089be:	f003 0310 	and.w	r3, r3, #16
 80089c2:	2b10      	cmp	r3, #16
 80089c4:	d103      	bne.n	80089ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2210      	movs	r2, #16
 80089cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089d4:	4619      	mov	r1, r3
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7ff f8b0 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089dc:	e00b      	b.n	80089f6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f7f8 fa7e 	bl	8000ee0 <HAL_UART_RxCpltCallback>
}
 80089e4:	e007      	b.n	80089f6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	699a      	ldr	r2, [r3, #24]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f042 0208 	orr.w	r2, r2, #8
 80089f4:	619a      	str	r2, [r3, #24]
}
 80089f6:	bf00      	nop
 80089f8:	3770      	adds	r7, #112	@ 0x70
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	40008000 	.word	0x40008000

08008a04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b09c      	sub	sp, #112	@ 0x70
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a12:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a1c:	2b22      	cmp	r3, #34	@ 0x22
 8008a1e:	f040 80be 	bne.w	8008b9e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a28:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a30:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008a32:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008a36:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a40:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a46:	1c9a      	adds	r2, r3, #2
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f040 80a1 	bne.w	8008bae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a74:	e853 3f00 	ldrex	r3, [r3]
 8008a78:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008a7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a80:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a8c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a92:	e841 2300 	strex	r3, r2, [r1]
 8008a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1e6      	bne.n	8008a6c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa8:	e853 3f00 	ldrex	r3, [r3]
 8008aac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	f023 0301 	bic.w	r3, r3, #1
 8008ab4:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	3308      	adds	r3, #8
 8008abc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008abe:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ac4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ac6:	e841 2300 	strex	r3, r2, [r1]
 8008aca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1e5      	bne.n	8008a9e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a33      	ldr	r2, [pc, #204]	@ (8008bb8 <UART_RxISR_16BIT+0x1b4>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d01f      	beq.n	8008b30 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d018      	beq.n	8008b30 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b1e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d12e      	bne.n	8008b96 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	e853 3f00 	ldrex	r3, [r3]
 8008b4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	f023 0310 	bic.w	r3, r3, #16
 8008b52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	461a      	mov	r2, r3
 8008b5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b5c:	61bb      	str	r3, [r7, #24]
 8008b5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b60:	6979      	ldr	r1, [r7, #20]
 8008b62:	69ba      	ldr	r2, [r7, #24]
 8008b64:	e841 2300 	strex	r3, r2, [r1]
 8008b68:	613b      	str	r3, [r7, #16]
   return(result);
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1e6      	bne.n	8008b3e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	f003 0310 	and.w	r3, r3, #16
 8008b7a:	2b10      	cmp	r3, #16
 8008b7c:	d103      	bne.n	8008b86 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2210      	movs	r2, #16
 8008b84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7fe ffd4 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b94:	e00b      	b.n	8008bae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7f8 f9a2 	bl	8000ee0 <HAL_UART_RxCpltCallback>
}
 8008b9c:	e007      	b.n	8008bae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	699a      	ldr	r2, [r3, #24]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f042 0208 	orr.w	r2, r2, #8
 8008bac:	619a      	str	r2, [r3, #24]
}
 8008bae:	bf00      	nop
 8008bb0:	3770      	adds	r7, #112	@ 0x70
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	40008000 	.word	0x40008000

08008bbc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b0ac      	sub	sp, #176	@ 0xb0
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008bca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bf2:	2b22      	cmp	r3, #34	@ 0x22
 8008bf4:	f040 8183 	bne.w	8008efe <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008bfe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c02:	e126      	b.n	8008e52 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c0a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c0e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008c12:	b2d9      	uxtb	r1, r3
 8008c14:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008c18:	b2da      	uxtb	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c1e:	400a      	ands	r2, r1
 8008c20:	b2d2      	uxtb	r2, r2
 8008c22:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c28:	1c5a      	adds	r2, r3, #1
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	3b01      	subs	r3, #1
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c4e:	f003 0307 	and.w	r3, r3, #7
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d053      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d011      	beq.n	8008c86 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008c62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00b      	beq.n	8008c86 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2201      	movs	r2, #1
 8008c74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c7c:	f043 0201 	orr.w	r2, r3, #1
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c8a:	f003 0302 	and.w	r3, r3, #2
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d011      	beq.n	8008cb6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008c92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c96:	f003 0301 	and.w	r3, r3, #1
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00b      	beq.n	8008cb6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cac:	f043 0204 	orr.w	r2, r3, #4
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cba:	f003 0304 	and.w	r3, r3, #4
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d011      	beq.n	8008ce6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008cc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d00b      	beq.n	8008ce6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2204      	movs	r2, #4
 8008cd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cdc:	f043 0202 	orr.w	r2, r3, #2
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d006      	beq.n	8008cfe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f7fe ff19 	bl	8007b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f040 80a3 	bne.w	8008e52 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d14:	e853 3f00 	ldrex	r3, [r3]
 8008d18:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008d1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	461a      	mov	r2, r3
 8008d2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d30:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d32:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008d34:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008d36:	e841 2300 	strex	r3, r2, [r1]
 8008d3a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008d3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1e4      	bne.n	8008d0c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3308      	adds	r3, #8
 8008d48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008d52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d58:	f023 0301 	bic.w	r3, r3, #1
 8008d5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	3308      	adds	r3, #8
 8008d66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d6a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008d6c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008d70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008d72:	e841 2300 	strex	r3, r2, [r1]
 8008d76:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008d78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1e1      	bne.n	8008d42 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2220      	movs	r2, #32
 8008d82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a60      	ldr	r2, [pc, #384]	@ (8008f18 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d021      	beq.n	8008de0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d01a      	beq.n	8008de0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008db2:	e853 3f00 	ldrex	r3, [r3]
 8008db6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008dcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8008dce:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008dd2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008dd4:	e841 2300 	strex	r3, r2, [r1]
 8008dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d1e4      	bne.n	8008daa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d130      	bne.n	8008e4a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008df6:	e853 3f00 	ldrex	r3, [r3]
 8008dfa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfe:	f023 0310 	bic.w	r3, r3, #16
 8008e02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e10:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e18:	e841 2300 	strex	r3, r2, [r1]
 8008e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1e4      	bne.n	8008dee <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	69db      	ldr	r3, [r3, #28]
 8008e2a:	f003 0310 	and.w	r3, r3, #16
 8008e2e:	2b10      	cmp	r3, #16
 8008e30:	d103      	bne.n	8008e3a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2210      	movs	r2, #16
 8008e38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7fe fe7a 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008e48:	e00e      	b.n	8008e68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f7f8 f848 	bl	8000ee0 <HAL_UART_RxCpltCallback>
        break;
 8008e50:	e00a      	b.n	8008e68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e52:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d006      	beq.n	8008e68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e5e:	f003 0320 	and.w	r3, r3, #32
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f47f aece 	bne.w	8008c04 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008e72:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d049      	beq.n	8008f0e <UART_RxISR_8BIT_FIFOEN+0x352>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008e80:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d242      	bcs.n	8008f0e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	3308      	adds	r3, #8
 8008e8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	e853 3f00 	ldrex	r3, [r3]
 8008e96:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	3308      	adds	r3, #8
 8008ea8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008eac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008eae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008eb4:	e841 2300 	strex	r3, r2, [r1]
 8008eb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1e3      	bne.n	8008e88 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a16      	ldr	r2, [pc, #88]	@ (8008f1c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008ec4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	e853 3f00 	ldrex	r3, [r3]
 8008ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f043 0320 	orr.w	r3, r3, #32
 8008eda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008ee8:	61bb      	str	r3, [r7, #24]
 8008eea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eec:	6979      	ldr	r1, [r7, #20]
 8008eee:	69ba      	ldr	r2, [r7, #24]
 8008ef0:	e841 2300 	strex	r3, r2, [r1]
 8008ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1e4      	bne.n	8008ec6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008efc:	e007      	b.n	8008f0e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	699a      	ldr	r2, [r3, #24]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f042 0208 	orr.w	r2, r2, #8
 8008f0c:	619a      	str	r2, [r3, #24]
}
 8008f0e:	bf00      	nop
 8008f10:	37b0      	adds	r7, #176	@ 0xb0
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
 8008f16:	bf00      	nop
 8008f18:	40008000 	.word	0x40008000
 8008f1c:	0800884d 	.word	0x0800884d

08008f20 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b0ae      	sub	sp, #184	@ 0xb8
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008f2e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f56:	2b22      	cmp	r3, #34	@ 0x22
 8008f58:	f040 8187 	bne.w	800926a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008f62:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008f66:	e12a      	b.n	80091be <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f6e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008f7a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008f7e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008f82:	4013      	ands	r3, r2
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f90:	1c9a      	adds	r2, r3, #2
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	b29a      	uxth	r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	69db      	ldr	r3, [r3, #28]
 8008fae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008fb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fb6:	f003 0307 	and.w	r3, r3, #7
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d053      	beq.n	8009066 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008fbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d011      	beq.n	8008fee <UART_RxISR_16BIT_FIFOEN+0xce>
 8008fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00b      	beq.n	8008fee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fe4:	f043 0201 	orr.w	r2, r3, #1
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008fee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ff2:	f003 0302 	and.w	r3, r3, #2
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d011      	beq.n	800901e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008ffa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d00b      	beq.n	800901e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2202      	movs	r2, #2
 800900c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009014:	f043 0204 	orr.w	r2, r3, #4
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800901e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009022:	f003 0304 	and.w	r3, r3, #4
 8009026:	2b00      	cmp	r3, #0
 8009028:	d011      	beq.n	800904e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800902a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2204      	movs	r2, #4
 800903c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009044:	f043 0202 	orr.w	r2, r3, #2
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009054:	2b00      	cmp	r3, #0
 8009056:	d006      	beq.n	8009066 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f7fe fd65 	bl	8007b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800906c:	b29b      	uxth	r3, r3
 800906e:	2b00      	cmp	r3, #0
 8009070:	f040 80a5 	bne.w	80091be <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800907c:	e853 3f00 	ldrex	r3, [r3]
 8009080:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009082:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009088:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009096:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800909a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800909e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80090a2:	e841 2300 	strex	r3, r2, [r1]
 80090a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80090a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1e2      	bne.n	8009074 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80090be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090c4:	f023 0301 	bic.w	r3, r3, #1
 80090c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	3308      	adds	r3, #8
 80090d2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80090d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80090d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80090dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80090de:	e841 2300 	strex	r3, r2, [r1]
 80090e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80090e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1e1      	bne.n	80090ae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2220      	movs	r2, #32
 80090ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a60      	ldr	r2, [pc, #384]	@ (8009284 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d021      	beq.n	800914c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009112:	2b00      	cmp	r3, #0
 8009114:	d01a      	beq.n	800914c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800911e:	e853 3f00 	ldrex	r3, [r3]
 8009122:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009126:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800912a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009138:	65bb      	str	r3, [r7, #88]	@ 0x58
 800913a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800913e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009140:	e841 2300 	strex	r3, r2, [r1]
 8009144:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e4      	bne.n	8009116 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009150:	2b01      	cmp	r3, #1
 8009152:	d130      	bne.n	80091b6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009162:	e853 3f00 	ldrex	r3, [r3]
 8009166:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800916a:	f023 0310 	bic.w	r3, r3, #16
 800916e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	461a      	mov	r2, r3
 8009178:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800917c:	647b      	str	r3, [r7, #68]	@ 0x44
 800917e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009180:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009182:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009184:	e841 2300 	strex	r3, r2, [r1]
 8009188:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800918a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800918c:	2b00      	cmp	r3, #0
 800918e:	d1e4      	bne.n	800915a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	f003 0310 	and.w	r3, r3, #16
 800919a:	2b10      	cmp	r3, #16
 800919c:	d103      	bne.n	80091a6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2210      	movs	r2, #16
 80091a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80091ac:	4619      	mov	r1, r3
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f7fe fcc4 	bl	8007b3c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80091b4:	e00e      	b.n	80091d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f7f7 fe92 	bl	8000ee0 <HAL_UART_RxCpltCallback>
        break;
 80091bc:	e00a      	b.n	80091d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80091be:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d006      	beq.n	80091d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80091c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80091ca:	f003 0320 	and.w	r3, r3, #32
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f47f aeca 	bne.w	8008f68 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091da:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80091de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d049      	beq.n	800927a <UART_RxISR_16BIT_FIFOEN+0x35a>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80091ec:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d242      	bcs.n	800927a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3308      	adds	r3, #8
 80091fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fe:	e853 3f00 	ldrex	r3, [r3]
 8009202:	623b      	str	r3, [r7, #32]
   return(result);
 8009204:	6a3b      	ldr	r3, [r7, #32]
 8009206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800920a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3308      	adds	r3, #8
 8009214:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009218:	633a      	str	r2, [r7, #48]	@ 0x30
 800921a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800921e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009220:	e841 2300 	strex	r3, r2, [r1]
 8009224:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1e3      	bne.n	80091f4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	4a16      	ldr	r2, [pc, #88]	@ (8009288 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009230:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	e853 3f00 	ldrex	r3, [r3]
 800923e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f043 0320 	orr.w	r3, r3, #32
 8009246:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	461a      	mov	r2, r3
 8009250:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009254:	61fb      	str	r3, [r7, #28]
 8009256:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009258:	69b9      	ldr	r1, [r7, #24]
 800925a:	69fa      	ldr	r2, [r7, #28]
 800925c:	e841 2300 	strex	r3, r2, [r1]
 8009260:	617b      	str	r3, [r7, #20]
   return(result);
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d1e4      	bne.n	8009232 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009268:	e007      	b.n	800927a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	699a      	ldr	r2, [r3, #24]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f042 0208 	orr.w	r2, r2, #8
 8009278:	619a      	str	r2, [r3, #24]
}
 800927a:	bf00      	nop
 800927c:	37b8      	adds	r7, #184	@ 0xb8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	40008000 	.word	0x40008000
 8009288:	08008a05 	.word	0x08008a05

0800928c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009294:	bf00      	nop
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b085      	sub	sp, #20
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d101      	bne.n	80092de <HAL_UARTEx_DisableFifoMode+0x16>
 80092da:	2302      	movs	r3, #2
 80092dc:	e027      	b.n	800932e <HAL_UARTEx_DisableFifoMode+0x66>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2201      	movs	r2, #1
 80092e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2224      	movs	r2, #36	@ 0x24
 80092ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 0201 	bic.w	r2, r2, #1
 8009304:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800930c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2220      	movs	r2, #32
 8009320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b084      	sub	sp, #16
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
 8009342:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800934a:	2b01      	cmp	r3, #1
 800934c:	d101      	bne.n	8009352 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800934e:	2302      	movs	r3, #2
 8009350:	e02d      	b.n	80093ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2201      	movs	r2, #1
 8009356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2224      	movs	r2, #36	@ 0x24
 800935e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	681a      	ldr	r2, [r3, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f022 0201 	bic.w	r2, r2, #1
 8009378:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	683a      	ldr	r2, [r7, #0]
 800938a:	430a      	orrs	r2, r1
 800938c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f850 	bl	8009434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2220      	movs	r2, #32
 80093a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b084      	sub	sp, #16
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
 80093be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d101      	bne.n	80093ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80093ca:	2302      	movs	r3, #2
 80093cc:	e02d      	b.n	800942a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2224      	movs	r2, #36	@ 0x24
 80093da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f022 0201 	bic.w	r2, r2, #1
 80093f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	430a      	orrs	r2, r1
 8009408:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f000 f812 	bl	8009434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2220      	movs	r2, #32
 800941c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009440:	2b00      	cmp	r3, #0
 8009442:	d108      	bne.n	8009456 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2201      	movs	r2, #1
 8009450:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009454:	e031      	b.n	80094ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009456:	2308      	movs	r3, #8
 8009458:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800945a:	2308      	movs	r3, #8
 800945c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	0e5b      	lsrs	r3, r3, #25
 8009466:	b2db      	uxtb	r3, r3
 8009468:	f003 0307 	and.w	r3, r3, #7
 800946c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	0f5b      	lsrs	r3, r3, #29
 8009476:	b2db      	uxtb	r3, r3
 8009478:	f003 0307 	and.w	r3, r3, #7
 800947c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800947e:	7bbb      	ldrb	r3, [r7, #14]
 8009480:	7b3a      	ldrb	r2, [r7, #12]
 8009482:	4911      	ldr	r1, [pc, #68]	@ (80094c8 <UARTEx_SetNbDataToProcess+0x94>)
 8009484:	5c8a      	ldrb	r2, [r1, r2]
 8009486:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800948a:	7b3a      	ldrb	r2, [r7, #12]
 800948c:	490f      	ldr	r1, [pc, #60]	@ (80094cc <UARTEx_SetNbDataToProcess+0x98>)
 800948e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009490:	fb93 f3f2 	sdiv	r3, r3, r2
 8009494:	b29a      	uxth	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800949c:	7bfb      	ldrb	r3, [r7, #15]
 800949e:	7b7a      	ldrb	r2, [r7, #13]
 80094a0:	4909      	ldr	r1, [pc, #36]	@ (80094c8 <UARTEx_SetNbDataToProcess+0x94>)
 80094a2:	5c8a      	ldrb	r2, [r1, r2]
 80094a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80094a8:	7b7a      	ldrb	r2, [r7, #13]
 80094aa:	4908      	ldr	r1, [pc, #32]	@ (80094cc <UARTEx_SetNbDataToProcess+0x98>)
 80094ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80094ba:	bf00      	nop
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	0800a168 	.word	0x0800a168
 80094cc:	0800a170 	.word	0x0800a170

080094d0 <atoi>:
 80094d0:	220a      	movs	r2, #10
 80094d2:	2100      	movs	r1, #0
 80094d4:	f000 b87a 	b.w	80095cc <strtol>

080094d8 <_strtol_l.isra.0>:
 80094d8:	2b24      	cmp	r3, #36	@ 0x24
 80094da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094de:	4686      	mov	lr, r0
 80094e0:	4690      	mov	r8, r2
 80094e2:	d801      	bhi.n	80094e8 <_strtol_l.isra.0+0x10>
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d106      	bne.n	80094f6 <_strtol_l.isra.0+0x1e>
 80094e8:	f000 f8b8 	bl	800965c <__errno>
 80094ec:	2316      	movs	r3, #22
 80094ee:	6003      	str	r3, [r0, #0]
 80094f0:	2000      	movs	r0, #0
 80094f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f6:	4834      	ldr	r0, [pc, #208]	@ (80095c8 <_strtol_l.isra.0+0xf0>)
 80094f8:	460d      	mov	r5, r1
 80094fa:	462a      	mov	r2, r5
 80094fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009500:	5d06      	ldrb	r6, [r0, r4]
 8009502:	f016 0608 	ands.w	r6, r6, #8
 8009506:	d1f8      	bne.n	80094fa <_strtol_l.isra.0+0x22>
 8009508:	2c2d      	cmp	r4, #45	@ 0x2d
 800950a:	d110      	bne.n	800952e <_strtol_l.isra.0+0x56>
 800950c:	782c      	ldrb	r4, [r5, #0]
 800950e:	2601      	movs	r6, #1
 8009510:	1c95      	adds	r5, r2, #2
 8009512:	f033 0210 	bics.w	r2, r3, #16
 8009516:	d115      	bne.n	8009544 <_strtol_l.isra.0+0x6c>
 8009518:	2c30      	cmp	r4, #48	@ 0x30
 800951a:	d10d      	bne.n	8009538 <_strtol_l.isra.0+0x60>
 800951c:	782a      	ldrb	r2, [r5, #0]
 800951e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009522:	2a58      	cmp	r2, #88	@ 0x58
 8009524:	d108      	bne.n	8009538 <_strtol_l.isra.0+0x60>
 8009526:	786c      	ldrb	r4, [r5, #1]
 8009528:	3502      	adds	r5, #2
 800952a:	2310      	movs	r3, #16
 800952c:	e00a      	b.n	8009544 <_strtol_l.isra.0+0x6c>
 800952e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009530:	bf04      	itt	eq
 8009532:	782c      	ldrbeq	r4, [r5, #0]
 8009534:	1c95      	addeq	r5, r2, #2
 8009536:	e7ec      	b.n	8009512 <_strtol_l.isra.0+0x3a>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1f6      	bne.n	800952a <_strtol_l.isra.0+0x52>
 800953c:	2c30      	cmp	r4, #48	@ 0x30
 800953e:	bf14      	ite	ne
 8009540:	230a      	movne	r3, #10
 8009542:	2308      	moveq	r3, #8
 8009544:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009548:	f10c 3cff 	add.w	ip, ip, #4294967295
 800954c:	2200      	movs	r2, #0
 800954e:	fbbc f9f3 	udiv	r9, ip, r3
 8009552:	4610      	mov	r0, r2
 8009554:	fb03 ca19 	mls	sl, r3, r9, ip
 8009558:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800955c:	2f09      	cmp	r7, #9
 800955e:	d80f      	bhi.n	8009580 <_strtol_l.isra.0+0xa8>
 8009560:	463c      	mov	r4, r7
 8009562:	42a3      	cmp	r3, r4
 8009564:	dd1b      	ble.n	800959e <_strtol_l.isra.0+0xc6>
 8009566:	1c57      	adds	r7, r2, #1
 8009568:	d007      	beq.n	800957a <_strtol_l.isra.0+0xa2>
 800956a:	4581      	cmp	r9, r0
 800956c:	d314      	bcc.n	8009598 <_strtol_l.isra.0+0xc0>
 800956e:	d101      	bne.n	8009574 <_strtol_l.isra.0+0x9c>
 8009570:	45a2      	cmp	sl, r4
 8009572:	db11      	blt.n	8009598 <_strtol_l.isra.0+0xc0>
 8009574:	fb00 4003 	mla	r0, r0, r3, r4
 8009578:	2201      	movs	r2, #1
 800957a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800957e:	e7eb      	b.n	8009558 <_strtol_l.isra.0+0x80>
 8009580:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009584:	2f19      	cmp	r7, #25
 8009586:	d801      	bhi.n	800958c <_strtol_l.isra.0+0xb4>
 8009588:	3c37      	subs	r4, #55	@ 0x37
 800958a:	e7ea      	b.n	8009562 <_strtol_l.isra.0+0x8a>
 800958c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009590:	2f19      	cmp	r7, #25
 8009592:	d804      	bhi.n	800959e <_strtol_l.isra.0+0xc6>
 8009594:	3c57      	subs	r4, #87	@ 0x57
 8009596:	e7e4      	b.n	8009562 <_strtol_l.isra.0+0x8a>
 8009598:	f04f 32ff 	mov.w	r2, #4294967295
 800959c:	e7ed      	b.n	800957a <_strtol_l.isra.0+0xa2>
 800959e:	1c53      	adds	r3, r2, #1
 80095a0:	d108      	bne.n	80095b4 <_strtol_l.isra.0+0xdc>
 80095a2:	2322      	movs	r3, #34	@ 0x22
 80095a4:	f8ce 3000 	str.w	r3, [lr]
 80095a8:	4660      	mov	r0, ip
 80095aa:	f1b8 0f00 	cmp.w	r8, #0
 80095ae:	d0a0      	beq.n	80094f2 <_strtol_l.isra.0+0x1a>
 80095b0:	1e69      	subs	r1, r5, #1
 80095b2:	e006      	b.n	80095c2 <_strtol_l.isra.0+0xea>
 80095b4:	b106      	cbz	r6, 80095b8 <_strtol_l.isra.0+0xe0>
 80095b6:	4240      	negs	r0, r0
 80095b8:	f1b8 0f00 	cmp.w	r8, #0
 80095bc:	d099      	beq.n	80094f2 <_strtol_l.isra.0+0x1a>
 80095be:	2a00      	cmp	r2, #0
 80095c0:	d1f6      	bne.n	80095b0 <_strtol_l.isra.0+0xd8>
 80095c2:	f8c8 1000 	str.w	r1, [r8]
 80095c6:	e794      	b.n	80094f2 <_strtol_l.isra.0+0x1a>
 80095c8:	0800a179 	.word	0x0800a179

080095cc <strtol>:
 80095cc:	4613      	mov	r3, r2
 80095ce:	460a      	mov	r2, r1
 80095d0:	4601      	mov	r1, r0
 80095d2:	4802      	ldr	r0, [pc, #8]	@ (80095dc <strtol+0x10>)
 80095d4:	6800      	ldr	r0, [r0, #0]
 80095d6:	f7ff bf7f 	b.w	80094d8 <_strtol_l.isra.0>
 80095da:	bf00      	nop
 80095dc:	20000010 	.word	0x20000010

080095e0 <sniprintf>:
 80095e0:	b40c      	push	{r2, r3}
 80095e2:	b530      	push	{r4, r5, lr}
 80095e4:	4b18      	ldr	r3, [pc, #96]	@ (8009648 <sniprintf+0x68>)
 80095e6:	1e0c      	subs	r4, r1, #0
 80095e8:	681d      	ldr	r5, [r3, #0]
 80095ea:	b09d      	sub	sp, #116	@ 0x74
 80095ec:	da08      	bge.n	8009600 <sniprintf+0x20>
 80095ee:	238b      	movs	r3, #139	@ 0x8b
 80095f0:	602b      	str	r3, [r5, #0]
 80095f2:	f04f 30ff 	mov.w	r0, #4294967295
 80095f6:	b01d      	add	sp, #116	@ 0x74
 80095f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095fc:	b002      	add	sp, #8
 80095fe:	4770      	bx	lr
 8009600:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009604:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009608:	f04f 0300 	mov.w	r3, #0
 800960c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800960e:	bf14      	ite	ne
 8009610:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009614:	4623      	moveq	r3, r4
 8009616:	9304      	str	r3, [sp, #16]
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800961e:	9002      	str	r0, [sp, #8]
 8009620:	9006      	str	r0, [sp, #24]
 8009622:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009626:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009628:	ab21      	add	r3, sp, #132	@ 0x84
 800962a:	a902      	add	r1, sp, #8
 800962c:	4628      	mov	r0, r5
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	f000 f994 	bl	800995c <_svfiprintf_r>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	bfbc      	itt	lt
 8009638:	238b      	movlt	r3, #139	@ 0x8b
 800963a:	602b      	strlt	r3, [r5, #0]
 800963c:	2c00      	cmp	r4, #0
 800963e:	d0da      	beq.n	80095f6 <sniprintf+0x16>
 8009640:	9b02      	ldr	r3, [sp, #8]
 8009642:	2200      	movs	r2, #0
 8009644:	701a      	strb	r2, [r3, #0]
 8009646:	e7d6      	b.n	80095f6 <sniprintf+0x16>
 8009648:	20000010 	.word	0x20000010

0800964c <memset>:
 800964c:	4402      	add	r2, r0
 800964e:	4603      	mov	r3, r0
 8009650:	4293      	cmp	r3, r2
 8009652:	d100      	bne.n	8009656 <memset+0xa>
 8009654:	4770      	bx	lr
 8009656:	f803 1b01 	strb.w	r1, [r3], #1
 800965a:	e7f9      	b.n	8009650 <memset+0x4>

0800965c <__errno>:
 800965c:	4b01      	ldr	r3, [pc, #4]	@ (8009664 <__errno+0x8>)
 800965e:	6818      	ldr	r0, [r3, #0]
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	20000010 	.word	0x20000010

08009668 <__libc_init_array>:
 8009668:	b570      	push	{r4, r5, r6, lr}
 800966a:	4d0d      	ldr	r5, [pc, #52]	@ (80096a0 <__libc_init_array+0x38>)
 800966c:	4c0d      	ldr	r4, [pc, #52]	@ (80096a4 <__libc_init_array+0x3c>)
 800966e:	1b64      	subs	r4, r4, r5
 8009670:	10a4      	asrs	r4, r4, #2
 8009672:	2600      	movs	r6, #0
 8009674:	42a6      	cmp	r6, r4
 8009676:	d109      	bne.n	800968c <__libc_init_array+0x24>
 8009678:	4d0b      	ldr	r5, [pc, #44]	@ (80096a8 <__libc_init_array+0x40>)
 800967a:	4c0c      	ldr	r4, [pc, #48]	@ (80096ac <__libc_init_array+0x44>)
 800967c:	f000 fc64 	bl	8009f48 <_init>
 8009680:	1b64      	subs	r4, r4, r5
 8009682:	10a4      	asrs	r4, r4, #2
 8009684:	2600      	movs	r6, #0
 8009686:	42a6      	cmp	r6, r4
 8009688:	d105      	bne.n	8009696 <__libc_init_array+0x2e>
 800968a:	bd70      	pop	{r4, r5, r6, pc}
 800968c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009690:	4798      	blx	r3
 8009692:	3601      	adds	r6, #1
 8009694:	e7ee      	b.n	8009674 <__libc_init_array+0xc>
 8009696:	f855 3b04 	ldr.w	r3, [r5], #4
 800969a:	4798      	blx	r3
 800969c:	3601      	adds	r6, #1
 800969e:	e7f2      	b.n	8009686 <__libc_init_array+0x1e>
 80096a0:	0800a2b4 	.word	0x0800a2b4
 80096a4:	0800a2b4 	.word	0x0800a2b4
 80096a8:	0800a2b4 	.word	0x0800a2b4
 80096ac:	0800a2b8 	.word	0x0800a2b8

080096b0 <__retarget_lock_acquire_recursive>:
 80096b0:	4770      	bx	lr

080096b2 <__retarget_lock_release_recursive>:
 80096b2:	4770      	bx	lr

080096b4 <_free_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4605      	mov	r5, r0
 80096b8:	2900      	cmp	r1, #0
 80096ba:	d041      	beq.n	8009740 <_free_r+0x8c>
 80096bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096c0:	1f0c      	subs	r4, r1, #4
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	bfb8      	it	lt
 80096c6:	18e4      	addlt	r4, r4, r3
 80096c8:	f000 f8e0 	bl	800988c <__malloc_lock>
 80096cc:	4a1d      	ldr	r2, [pc, #116]	@ (8009744 <_free_r+0x90>)
 80096ce:	6813      	ldr	r3, [r2, #0]
 80096d0:	b933      	cbnz	r3, 80096e0 <_free_r+0x2c>
 80096d2:	6063      	str	r3, [r4, #4]
 80096d4:	6014      	str	r4, [r2, #0]
 80096d6:	4628      	mov	r0, r5
 80096d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096dc:	f000 b8dc 	b.w	8009898 <__malloc_unlock>
 80096e0:	42a3      	cmp	r3, r4
 80096e2:	d908      	bls.n	80096f6 <_free_r+0x42>
 80096e4:	6820      	ldr	r0, [r4, #0]
 80096e6:	1821      	adds	r1, r4, r0
 80096e8:	428b      	cmp	r3, r1
 80096ea:	bf01      	itttt	eq
 80096ec:	6819      	ldreq	r1, [r3, #0]
 80096ee:	685b      	ldreq	r3, [r3, #4]
 80096f0:	1809      	addeq	r1, r1, r0
 80096f2:	6021      	streq	r1, [r4, #0]
 80096f4:	e7ed      	b.n	80096d2 <_free_r+0x1e>
 80096f6:	461a      	mov	r2, r3
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	b10b      	cbz	r3, 8009700 <_free_r+0x4c>
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	d9fa      	bls.n	80096f6 <_free_r+0x42>
 8009700:	6811      	ldr	r1, [r2, #0]
 8009702:	1850      	adds	r0, r2, r1
 8009704:	42a0      	cmp	r0, r4
 8009706:	d10b      	bne.n	8009720 <_free_r+0x6c>
 8009708:	6820      	ldr	r0, [r4, #0]
 800970a:	4401      	add	r1, r0
 800970c:	1850      	adds	r0, r2, r1
 800970e:	4283      	cmp	r3, r0
 8009710:	6011      	str	r1, [r2, #0]
 8009712:	d1e0      	bne.n	80096d6 <_free_r+0x22>
 8009714:	6818      	ldr	r0, [r3, #0]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	6053      	str	r3, [r2, #4]
 800971a:	4408      	add	r0, r1
 800971c:	6010      	str	r0, [r2, #0]
 800971e:	e7da      	b.n	80096d6 <_free_r+0x22>
 8009720:	d902      	bls.n	8009728 <_free_r+0x74>
 8009722:	230c      	movs	r3, #12
 8009724:	602b      	str	r3, [r5, #0]
 8009726:	e7d6      	b.n	80096d6 <_free_r+0x22>
 8009728:	6820      	ldr	r0, [r4, #0]
 800972a:	1821      	adds	r1, r4, r0
 800972c:	428b      	cmp	r3, r1
 800972e:	bf04      	itt	eq
 8009730:	6819      	ldreq	r1, [r3, #0]
 8009732:	685b      	ldreq	r3, [r3, #4]
 8009734:	6063      	str	r3, [r4, #4]
 8009736:	bf04      	itt	eq
 8009738:	1809      	addeq	r1, r1, r0
 800973a:	6021      	streq	r1, [r4, #0]
 800973c:	6054      	str	r4, [r2, #4]
 800973e:	e7ca      	b.n	80096d6 <_free_r+0x22>
 8009740:	bd38      	pop	{r3, r4, r5, pc}
 8009742:	bf00      	nop
 8009744:	20000894 	.word	0x20000894

08009748 <sbrk_aligned>:
 8009748:	b570      	push	{r4, r5, r6, lr}
 800974a:	4e0f      	ldr	r6, [pc, #60]	@ (8009788 <sbrk_aligned+0x40>)
 800974c:	460c      	mov	r4, r1
 800974e:	6831      	ldr	r1, [r6, #0]
 8009750:	4605      	mov	r5, r0
 8009752:	b911      	cbnz	r1, 800975a <sbrk_aligned+0x12>
 8009754:	f000 fba4 	bl	8009ea0 <_sbrk_r>
 8009758:	6030      	str	r0, [r6, #0]
 800975a:	4621      	mov	r1, r4
 800975c:	4628      	mov	r0, r5
 800975e:	f000 fb9f 	bl	8009ea0 <_sbrk_r>
 8009762:	1c43      	adds	r3, r0, #1
 8009764:	d103      	bne.n	800976e <sbrk_aligned+0x26>
 8009766:	f04f 34ff 	mov.w	r4, #4294967295
 800976a:	4620      	mov	r0, r4
 800976c:	bd70      	pop	{r4, r5, r6, pc}
 800976e:	1cc4      	adds	r4, r0, #3
 8009770:	f024 0403 	bic.w	r4, r4, #3
 8009774:	42a0      	cmp	r0, r4
 8009776:	d0f8      	beq.n	800976a <sbrk_aligned+0x22>
 8009778:	1a21      	subs	r1, r4, r0
 800977a:	4628      	mov	r0, r5
 800977c:	f000 fb90 	bl	8009ea0 <_sbrk_r>
 8009780:	3001      	adds	r0, #1
 8009782:	d1f2      	bne.n	800976a <sbrk_aligned+0x22>
 8009784:	e7ef      	b.n	8009766 <sbrk_aligned+0x1e>
 8009786:	bf00      	nop
 8009788:	20000890 	.word	0x20000890

0800978c <_malloc_r>:
 800978c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009790:	1ccd      	adds	r5, r1, #3
 8009792:	f025 0503 	bic.w	r5, r5, #3
 8009796:	3508      	adds	r5, #8
 8009798:	2d0c      	cmp	r5, #12
 800979a:	bf38      	it	cc
 800979c:	250c      	movcc	r5, #12
 800979e:	2d00      	cmp	r5, #0
 80097a0:	4606      	mov	r6, r0
 80097a2:	db01      	blt.n	80097a8 <_malloc_r+0x1c>
 80097a4:	42a9      	cmp	r1, r5
 80097a6:	d904      	bls.n	80097b2 <_malloc_r+0x26>
 80097a8:	230c      	movs	r3, #12
 80097aa:	6033      	str	r3, [r6, #0]
 80097ac:	2000      	movs	r0, #0
 80097ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009888 <_malloc_r+0xfc>
 80097b6:	f000 f869 	bl	800988c <__malloc_lock>
 80097ba:	f8d8 3000 	ldr.w	r3, [r8]
 80097be:	461c      	mov	r4, r3
 80097c0:	bb44      	cbnz	r4, 8009814 <_malloc_r+0x88>
 80097c2:	4629      	mov	r1, r5
 80097c4:	4630      	mov	r0, r6
 80097c6:	f7ff ffbf 	bl	8009748 <sbrk_aligned>
 80097ca:	1c43      	adds	r3, r0, #1
 80097cc:	4604      	mov	r4, r0
 80097ce:	d158      	bne.n	8009882 <_malloc_r+0xf6>
 80097d0:	f8d8 4000 	ldr.w	r4, [r8]
 80097d4:	4627      	mov	r7, r4
 80097d6:	2f00      	cmp	r7, #0
 80097d8:	d143      	bne.n	8009862 <_malloc_r+0xd6>
 80097da:	2c00      	cmp	r4, #0
 80097dc:	d04b      	beq.n	8009876 <_malloc_r+0xea>
 80097de:	6823      	ldr	r3, [r4, #0]
 80097e0:	4639      	mov	r1, r7
 80097e2:	4630      	mov	r0, r6
 80097e4:	eb04 0903 	add.w	r9, r4, r3
 80097e8:	f000 fb5a 	bl	8009ea0 <_sbrk_r>
 80097ec:	4581      	cmp	r9, r0
 80097ee:	d142      	bne.n	8009876 <_malloc_r+0xea>
 80097f0:	6821      	ldr	r1, [r4, #0]
 80097f2:	1a6d      	subs	r5, r5, r1
 80097f4:	4629      	mov	r1, r5
 80097f6:	4630      	mov	r0, r6
 80097f8:	f7ff ffa6 	bl	8009748 <sbrk_aligned>
 80097fc:	3001      	adds	r0, #1
 80097fe:	d03a      	beq.n	8009876 <_malloc_r+0xea>
 8009800:	6823      	ldr	r3, [r4, #0]
 8009802:	442b      	add	r3, r5
 8009804:	6023      	str	r3, [r4, #0]
 8009806:	f8d8 3000 	ldr.w	r3, [r8]
 800980a:	685a      	ldr	r2, [r3, #4]
 800980c:	bb62      	cbnz	r2, 8009868 <_malloc_r+0xdc>
 800980e:	f8c8 7000 	str.w	r7, [r8]
 8009812:	e00f      	b.n	8009834 <_malloc_r+0xa8>
 8009814:	6822      	ldr	r2, [r4, #0]
 8009816:	1b52      	subs	r2, r2, r5
 8009818:	d420      	bmi.n	800985c <_malloc_r+0xd0>
 800981a:	2a0b      	cmp	r2, #11
 800981c:	d917      	bls.n	800984e <_malloc_r+0xc2>
 800981e:	1961      	adds	r1, r4, r5
 8009820:	42a3      	cmp	r3, r4
 8009822:	6025      	str	r5, [r4, #0]
 8009824:	bf18      	it	ne
 8009826:	6059      	strne	r1, [r3, #4]
 8009828:	6863      	ldr	r3, [r4, #4]
 800982a:	bf08      	it	eq
 800982c:	f8c8 1000 	streq.w	r1, [r8]
 8009830:	5162      	str	r2, [r4, r5]
 8009832:	604b      	str	r3, [r1, #4]
 8009834:	4630      	mov	r0, r6
 8009836:	f000 f82f 	bl	8009898 <__malloc_unlock>
 800983a:	f104 000b 	add.w	r0, r4, #11
 800983e:	1d23      	adds	r3, r4, #4
 8009840:	f020 0007 	bic.w	r0, r0, #7
 8009844:	1ac2      	subs	r2, r0, r3
 8009846:	bf1c      	itt	ne
 8009848:	1a1b      	subne	r3, r3, r0
 800984a:	50a3      	strne	r3, [r4, r2]
 800984c:	e7af      	b.n	80097ae <_malloc_r+0x22>
 800984e:	6862      	ldr	r2, [r4, #4]
 8009850:	42a3      	cmp	r3, r4
 8009852:	bf0c      	ite	eq
 8009854:	f8c8 2000 	streq.w	r2, [r8]
 8009858:	605a      	strne	r2, [r3, #4]
 800985a:	e7eb      	b.n	8009834 <_malloc_r+0xa8>
 800985c:	4623      	mov	r3, r4
 800985e:	6864      	ldr	r4, [r4, #4]
 8009860:	e7ae      	b.n	80097c0 <_malloc_r+0x34>
 8009862:	463c      	mov	r4, r7
 8009864:	687f      	ldr	r7, [r7, #4]
 8009866:	e7b6      	b.n	80097d6 <_malloc_r+0x4a>
 8009868:	461a      	mov	r2, r3
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	42a3      	cmp	r3, r4
 800986e:	d1fb      	bne.n	8009868 <_malloc_r+0xdc>
 8009870:	2300      	movs	r3, #0
 8009872:	6053      	str	r3, [r2, #4]
 8009874:	e7de      	b.n	8009834 <_malloc_r+0xa8>
 8009876:	230c      	movs	r3, #12
 8009878:	6033      	str	r3, [r6, #0]
 800987a:	4630      	mov	r0, r6
 800987c:	f000 f80c 	bl	8009898 <__malloc_unlock>
 8009880:	e794      	b.n	80097ac <_malloc_r+0x20>
 8009882:	6005      	str	r5, [r0, #0]
 8009884:	e7d6      	b.n	8009834 <_malloc_r+0xa8>
 8009886:	bf00      	nop
 8009888:	20000894 	.word	0x20000894

0800988c <__malloc_lock>:
 800988c:	4801      	ldr	r0, [pc, #4]	@ (8009894 <__malloc_lock+0x8>)
 800988e:	f7ff bf0f 	b.w	80096b0 <__retarget_lock_acquire_recursive>
 8009892:	bf00      	nop
 8009894:	2000088c 	.word	0x2000088c

08009898 <__malloc_unlock>:
 8009898:	4801      	ldr	r0, [pc, #4]	@ (80098a0 <__malloc_unlock+0x8>)
 800989a:	f7ff bf0a 	b.w	80096b2 <__retarget_lock_release_recursive>
 800989e:	bf00      	nop
 80098a0:	2000088c 	.word	0x2000088c

080098a4 <__ssputs_r>:
 80098a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098a8:	688e      	ldr	r6, [r1, #8]
 80098aa:	461f      	mov	r7, r3
 80098ac:	42be      	cmp	r6, r7
 80098ae:	680b      	ldr	r3, [r1, #0]
 80098b0:	4682      	mov	sl, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	4690      	mov	r8, r2
 80098b6:	d82d      	bhi.n	8009914 <__ssputs_r+0x70>
 80098b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80098c0:	d026      	beq.n	8009910 <__ssputs_r+0x6c>
 80098c2:	6965      	ldr	r5, [r4, #20]
 80098c4:	6909      	ldr	r1, [r1, #16]
 80098c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098ca:	eba3 0901 	sub.w	r9, r3, r1
 80098ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098d2:	1c7b      	adds	r3, r7, #1
 80098d4:	444b      	add	r3, r9
 80098d6:	106d      	asrs	r5, r5, #1
 80098d8:	429d      	cmp	r5, r3
 80098da:	bf38      	it	cc
 80098dc:	461d      	movcc	r5, r3
 80098de:	0553      	lsls	r3, r2, #21
 80098e0:	d527      	bpl.n	8009932 <__ssputs_r+0x8e>
 80098e2:	4629      	mov	r1, r5
 80098e4:	f7ff ff52 	bl	800978c <_malloc_r>
 80098e8:	4606      	mov	r6, r0
 80098ea:	b360      	cbz	r0, 8009946 <__ssputs_r+0xa2>
 80098ec:	6921      	ldr	r1, [r4, #16]
 80098ee:	464a      	mov	r2, r9
 80098f0:	f000 fae6 	bl	8009ec0 <memcpy>
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80098fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098fe:	81a3      	strh	r3, [r4, #12]
 8009900:	6126      	str	r6, [r4, #16]
 8009902:	6165      	str	r5, [r4, #20]
 8009904:	444e      	add	r6, r9
 8009906:	eba5 0509 	sub.w	r5, r5, r9
 800990a:	6026      	str	r6, [r4, #0]
 800990c:	60a5      	str	r5, [r4, #8]
 800990e:	463e      	mov	r6, r7
 8009910:	42be      	cmp	r6, r7
 8009912:	d900      	bls.n	8009916 <__ssputs_r+0x72>
 8009914:	463e      	mov	r6, r7
 8009916:	6820      	ldr	r0, [r4, #0]
 8009918:	4632      	mov	r2, r6
 800991a:	4641      	mov	r1, r8
 800991c:	f000 faa6 	bl	8009e6c <memmove>
 8009920:	68a3      	ldr	r3, [r4, #8]
 8009922:	1b9b      	subs	r3, r3, r6
 8009924:	60a3      	str	r3, [r4, #8]
 8009926:	6823      	ldr	r3, [r4, #0]
 8009928:	4433      	add	r3, r6
 800992a:	6023      	str	r3, [r4, #0]
 800992c:	2000      	movs	r0, #0
 800992e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009932:	462a      	mov	r2, r5
 8009934:	f000 fad2 	bl	8009edc <_realloc_r>
 8009938:	4606      	mov	r6, r0
 800993a:	2800      	cmp	r0, #0
 800993c:	d1e0      	bne.n	8009900 <__ssputs_r+0x5c>
 800993e:	6921      	ldr	r1, [r4, #16]
 8009940:	4650      	mov	r0, sl
 8009942:	f7ff feb7 	bl	80096b4 <_free_r>
 8009946:	230c      	movs	r3, #12
 8009948:	f8ca 3000 	str.w	r3, [sl]
 800994c:	89a3      	ldrh	r3, [r4, #12]
 800994e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009952:	81a3      	strh	r3, [r4, #12]
 8009954:	f04f 30ff 	mov.w	r0, #4294967295
 8009958:	e7e9      	b.n	800992e <__ssputs_r+0x8a>
	...

0800995c <_svfiprintf_r>:
 800995c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009960:	4698      	mov	r8, r3
 8009962:	898b      	ldrh	r3, [r1, #12]
 8009964:	061b      	lsls	r3, r3, #24
 8009966:	b09d      	sub	sp, #116	@ 0x74
 8009968:	4607      	mov	r7, r0
 800996a:	460d      	mov	r5, r1
 800996c:	4614      	mov	r4, r2
 800996e:	d510      	bpl.n	8009992 <_svfiprintf_r+0x36>
 8009970:	690b      	ldr	r3, [r1, #16]
 8009972:	b973      	cbnz	r3, 8009992 <_svfiprintf_r+0x36>
 8009974:	2140      	movs	r1, #64	@ 0x40
 8009976:	f7ff ff09 	bl	800978c <_malloc_r>
 800997a:	6028      	str	r0, [r5, #0]
 800997c:	6128      	str	r0, [r5, #16]
 800997e:	b930      	cbnz	r0, 800998e <_svfiprintf_r+0x32>
 8009980:	230c      	movs	r3, #12
 8009982:	603b      	str	r3, [r7, #0]
 8009984:	f04f 30ff 	mov.w	r0, #4294967295
 8009988:	b01d      	add	sp, #116	@ 0x74
 800998a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800998e:	2340      	movs	r3, #64	@ 0x40
 8009990:	616b      	str	r3, [r5, #20]
 8009992:	2300      	movs	r3, #0
 8009994:	9309      	str	r3, [sp, #36]	@ 0x24
 8009996:	2320      	movs	r3, #32
 8009998:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800999c:	f8cd 800c 	str.w	r8, [sp, #12]
 80099a0:	2330      	movs	r3, #48	@ 0x30
 80099a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b40 <_svfiprintf_r+0x1e4>
 80099a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099aa:	f04f 0901 	mov.w	r9, #1
 80099ae:	4623      	mov	r3, r4
 80099b0:	469a      	mov	sl, r3
 80099b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099b6:	b10a      	cbz	r2, 80099bc <_svfiprintf_r+0x60>
 80099b8:	2a25      	cmp	r2, #37	@ 0x25
 80099ba:	d1f9      	bne.n	80099b0 <_svfiprintf_r+0x54>
 80099bc:	ebba 0b04 	subs.w	fp, sl, r4
 80099c0:	d00b      	beq.n	80099da <_svfiprintf_r+0x7e>
 80099c2:	465b      	mov	r3, fp
 80099c4:	4622      	mov	r2, r4
 80099c6:	4629      	mov	r1, r5
 80099c8:	4638      	mov	r0, r7
 80099ca:	f7ff ff6b 	bl	80098a4 <__ssputs_r>
 80099ce:	3001      	adds	r0, #1
 80099d0:	f000 80a7 	beq.w	8009b22 <_svfiprintf_r+0x1c6>
 80099d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099d6:	445a      	add	r2, fp
 80099d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80099da:	f89a 3000 	ldrb.w	r3, [sl]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	f000 809f 	beq.w	8009b22 <_svfiprintf_r+0x1c6>
 80099e4:	2300      	movs	r3, #0
 80099e6:	f04f 32ff 	mov.w	r2, #4294967295
 80099ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099ee:	f10a 0a01 	add.w	sl, sl, #1
 80099f2:	9304      	str	r3, [sp, #16]
 80099f4:	9307      	str	r3, [sp, #28]
 80099f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80099fc:	4654      	mov	r4, sl
 80099fe:	2205      	movs	r2, #5
 8009a00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a04:	484e      	ldr	r0, [pc, #312]	@ (8009b40 <_svfiprintf_r+0x1e4>)
 8009a06:	f7f6 fc1b 	bl	8000240 <memchr>
 8009a0a:	9a04      	ldr	r2, [sp, #16]
 8009a0c:	b9d8      	cbnz	r0, 8009a46 <_svfiprintf_r+0xea>
 8009a0e:	06d0      	lsls	r0, r2, #27
 8009a10:	bf44      	itt	mi
 8009a12:	2320      	movmi	r3, #32
 8009a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a18:	0711      	lsls	r1, r2, #28
 8009a1a:	bf44      	itt	mi
 8009a1c:	232b      	movmi	r3, #43	@ 0x2b
 8009a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a22:	f89a 3000 	ldrb.w	r3, [sl]
 8009a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a28:	d015      	beq.n	8009a56 <_svfiprintf_r+0xfa>
 8009a2a:	9a07      	ldr	r2, [sp, #28]
 8009a2c:	4654      	mov	r4, sl
 8009a2e:	2000      	movs	r0, #0
 8009a30:	f04f 0c0a 	mov.w	ip, #10
 8009a34:	4621      	mov	r1, r4
 8009a36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a3a:	3b30      	subs	r3, #48	@ 0x30
 8009a3c:	2b09      	cmp	r3, #9
 8009a3e:	d94b      	bls.n	8009ad8 <_svfiprintf_r+0x17c>
 8009a40:	b1b0      	cbz	r0, 8009a70 <_svfiprintf_r+0x114>
 8009a42:	9207      	str	r2, [sp, #28]
 8009a44:	e014      	b.n	8009a70 <_svfiprintf_r+0x114>
 8009a46:	eba0 0308 	sub.w	r3, r0, r8
 8009a4a:	fa09 f303 	lsl.w	r3, r9, r3
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	9304      	str	r3, [sp, #16]
 8009a52:	46a2      	mov	sl, r4
 8009a54:	e7d2      	b.n	80099fc <_svfiprintf_r+0xa0>
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	1d19      	adds	r1, r3, #4
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	9103      	str	r1, [sp, #12]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	bfbb      	ittet	lt
 8009a62:	425b      	neglt	r3, r3
 8009a64:	f042 0202 	orrlt.w	r2, r2, #2
 8009a68:	9307      	strge	r3, [sp, #28]
 8009a6a:	9307      	strlt	r3, [sp, #28]
 8009a6c:	bfb8      	it	lt
 8009a6e:	9204      	strlt	r2, [sp, #16]
 8009a70:	7823      	ldrb	r3, [r4, #0]
 8009a72:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a74:	d10a      	bne.n	8009a8c <_svfiprintf_r+0x130>
 8009a76:	7863      	ldrb	r3, [r4, #1]
 8009a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a7a:	d132      	bne.n	8009ae2 <_svfiprintf_r+0x186>
 8009a7c:	9b03      	ldr	r3, [sp, #12]
 8009a7e:	1d1a      	adds	r2, r3, #4
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	9203      	str	r2, [sp, #12]
 8009a84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a88:	3402      	adds	r4, #2
 8009a8a:	9305      	str	r3, [sp, #20]
 8009a8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b50 <_svfiprintf_r+0x1f4>
 8009a90:	7821      	ldrb	r1, [r4, #0]
 8009a92:	2203      	movs	r2, #3
 8009a94:	4650      	mov	r0, sl
 8009a96:	f7f6 fbd3 	bl	8000240 <memchr>
 8009a9a:	b138      	cbz	r0, 8009aac <_svfiprintf_r+0x150>
 8009a9c:	9b04      	ldr	r3, [sp, #16]
 8009a9e:	eba0 000a 	sub.w	r0, r0, sl
 8009aa2:	2240      	movs	r2, #64	@ 0x40
 8009aa4:	4082      	lsls	r2, r0
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	3401      	adds	r4, #1
 8009aaa:	9304      	str	r3, [sp, #16]
 8009aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ab0:	4824      	ldr	r0, [pc, #144]	@ (8009b44 <_svfiprintf_r+0x1e8>)
 8009ab2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ab6:	2206      	movs	r2, #6
 8009ab8:	f7f6 fbc2 	bl	8000240 <memchr>
 8009abc:	2800      	cmp	r0, #0
 8009abe:	d036      	beq.n	8009b2e <_svfiprintf_r+0x1d2>
 8009ac0:	4b21      	ldr	r3, [pc, #132]	@ (8009b48 <_svfiprintf_r+0x1ec>)
 8009ac2:	bb1b      	cbnz	r3, 8009b0c <_svfiprintf_r+0x1b0>
 8009ac4:	9b03      	ldr	r3, [sp, #12]
 8009ac6:	3307      	adds	r3, #7
 8009ac8:	f023 0307 	bic.w	r3, r3, #7
 8009acc:	3308      	adds	r3, #8
 8009ace:	9303      	str	r3, [sp, #12]
 8009ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ad2:	4433      	add	r3, r6
 8009ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ad6:	e76a      	b.n	80099ae <_svfiprintf_r+0x52>
 8009ad8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009adc:	460c      	mov	r4, r1
 8009ade:	2001      	movs	r0, #1
 8009ae0:	e7a8      	b.n	8009a34 <_svfiprintf_r+0xd8>
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	3401      	adds	r4, #1
 8009ae6:	9305      	str	r3, [sp, #20]
 8009ae8:	4619      	mov	r1, r3
 8009aea:	f04f 0c0a 	mov.w	ip, #10
 8009aee:	4620      	mov	r0, r4
 8009af0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009af4:	3a30      	subs	r2, #48	@ 0x30
 8009af6:	2a09      	cmp	r2, #9
 8009af8:	d903      	bls.n	8009b02 <_svfiprintf_r+0x1a6>
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d0c6      	beq.n	8009a8c <_svfiprintf_r+0x130>
 8009afe:	9105      	str	r1, [sp, #20]
 8009b00:	e7c4      	b.n	8009a8c <_svfiprintf_r+0x130>
 8009b02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b06:	4604      	mov	r4, r0
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e7f0      	b.n	8009aee <_svfiprintf_r+0x192>
 8009b0c:	ab03      	add	r3, sp, #12
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	462a      	mov	r2, r5
 8009b12:	4b0e      	ldr	r3, [pc, #56]	@ (8009b4c <_svfiprintf_r+0x1f0>)
 8009b14:	a904      	add	r1, sp, #16
 8009b16:	4638      	mov	r0, r7
 8009b18:	f3af 8000 	nop.w
 8009b1c:	1c42      	adds	r2, r0, #1
 8009b1e:	4606      	mov	r6, r0
 8009b20:	d1d6      	bne.n	8009ad0 <_svfiprintf_r+0x174>
 8009b22:	89ab      	ldrh	r3, [r5, #12]
 8009b24:	065b      	lsls	r3, r3, #25
 8009b26:	f53f af2d 	bmi.w	8009984 <_svfiprintf_r+0x28>
 8009b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b2c:	e72c      	b.n	8009988 <_svfiprintf_r+0x2c>
 8009b2e:	ab03      	add	r3, sp, #12
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	462a      	mov	r2, r5
 8009b34:	4b05      	ldr	r3, [pc, #20]	@ (8009b4c <_svfiprintf_r+0x1f0>)
 8009b36:	a904      	add	r1, sp, #16
 8009b38:	4638      	mov	r0, r7
 8009b3a:	f000 f879 	bl	8009c30 <_printf_i>
 8009b3e:	e7ed      	b.n	8009b1c <_svfiprintf_r+0x1c0>
 8009b40:	0800a279 	.word	0x0800a279
 8009b44:	0800a283 	.word	0x0800a283
 8009b48:	00000000 	.word	0x00000000
 8009b4c:	080098a5 	.word	0x080098a5
 8009b50:	0800a27f 	.word	0x0800a27f

08009b54 <_printf_common>:
 8009b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b58:	4616      	mov	r6, r2
 8009b5a:	4698      	mov	r8, r3
 8009b5c:	688a      	ldr	r2, [r1, #8]
 8009b5e:	690b      	ldr	r3, [r1, #16]
 8009b60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b64:	4293      	cmp	r3, r2
 8009b66:	bfb8      	it	lt
 8009b68:	4613      	movlt	r3, r2
 8009b6a:	6033      	str	r3, [r6, #0]
 8009b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b70:	4607      	mov	r7, r0
 8009b72:	460c      	mov	r4, r1
 8009b74:	b10a      	cbz	r2, 8009b7a <_printf_common+0x26>
 8009b76:	3301      	adds	r3, #1
 8009b78:	6033      	str	r3, [r6, #0]
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	0699      	lsls	r1, r3, #26
 8009b7e:	bf42      	ittt	mi
 8009b80:	6833      	ldrmi	r3, [r6, #0]
 8009b82:	3302      	addmi	r3, #2
 8009b84:	6033      	strmi	r3, [r6, #0]
 8009b86:	6825      	ldr	r5, [r4, #0]
 8009b88:	f015 0506 	ands.w	r5, r5, #6
 8009b8c:	d106      	bne.n	8009b9c <_printf_common+0x48>
 8009b8e:	f104 0a19 	add.w	sl, r4, #25
 8009b92:	68e3      	ldr	r3, [r4, #12]
 8009b94:	6832      	ldr	r2, [r6, #0]
 8009b96:	1a9b      	subs	r3, r3, r2
 8009b98:	42ab      	cmp	r3, r5
 8009b9a:	dc26      	bgt.n	8009bea <_printf_common+0x96>
 8009b9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ba0:	6822      	ldr	r2, [r4, #0]
 8009ba2:	3b00      	subs	r3, #0
 8009ba4:	bf18      	it	ne
 8009ba6:	2301      	movne	r3, #1
 8009ba8:	0692      	lsls	r2, r2, #26
 8009baa:	d42b      	bmi.n	8009c04 <_printf_common+0xb0>
 8009bac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bb0:	4641      	mov	r1, r8
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	47c8      	blx	r9
 8009bb6:	3001      	adds	r0, #1
 8009bb8:	d01e      	beq.n	8009bf8 <_printf_common+0xa4>
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	6922      	ldr	r2, [r4, #16]
 8009bbe:	f003 0306 	and.w	r3, r3, #6
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	bf02      	ittt	eq
 8009bc6:	68e5      	ldreq	r5, [r4, #12]
 8009bc8:	6833      	ldreq	r3, [r6, #0]
 8009bca:	1aed      	subeq	r5, r5, r3
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	bf0c      	ite	eq
 8009bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bd4:	2500      	movne	r5, #0
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	bfc4      	itt	gt
 8009bda:	1a9b      	subgt	r3, r3, r2
 8009bdc:	18ed      	addgt	r5, r5, r3
 8009bde:	2600      	movs	r6, #0
 8009be0:	341a      	adds	r4, #26
 8009be2:	42b5      	cmp	r5, r6
 8009be4:	d11a      	bne.n	8009c1c <_printf_common+0xc8>
 8009be6:	2000      	movs	r0, #0
 8009be8:	e008      	b.n	8009bfc <_printf_common+0xa8>
 8009bea:	2301      	movs	r3, #1
 8009bec:	4652      	mov	r2, sl
 8009bee:	4641      	mov	r1, r8
 8009bf0:	4638      	mov	r0, r7
 8009bf2:	47c8      	blx	r9
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	d103      	bne.n	8009c00 <_printf_common+0xac>
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c00:	3501      	adds	r5, #1
 8009c02:	e7c6      	b.n	8009b92 <_printf_common+0x3e>
 8009c04:	18e1      	adds	r1, r4, r3
 8009c06:	1c5a      	adds	r2, r3, #1
 8009c08:	2030      	movs	r0, #48	@ 0x30
 8009c0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c0e:	4422      	add	r2, r4
 8009c10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c18:	3302      	adds	r3, #2
 8009c1a:	e7c7      	b.n	8009bac <_printf_common+0x58>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	4622      	mov	r2, r4
 8009c20:	4641      	mov	r1, r8
 8009c22:	4638      	mov	r0, r7
 8009c24:	47c8      	blx	r9
 8009c26:	3001      	adds	r0, #1
 8009c28:	d0e6      	beq.n	8009bf8 <_printf_common+0xa4>
 8009c2a:	3601      	adds	r6, #1
 8009c2c:	e7d9      	b.n	8009be2 <_printf_common+0x8e>
	...

08009c30 <_printf_i>:
 8009c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c34:	7e0f      	ldrb	r7, [r1, #24]
 8009c36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c38:	2f78      	cmp	r7, #120	@ 0x78
 8009c3a:	4691      	mov	r9, r2
 8009c3c:	4680      	mov	r8, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	469a      	mov	sl, r3
 8009c42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c46:	d807      	bhi.n	8009c58 <_printf_i+0x28>
 8009c48:	2f62      	cmp	r7, #98	@ 0x62
 8009c4a:	d80a      	bhi.n	8009c62 <_printf_i+0x32>
 8009c4c:	2f00      	cmp	r7, #0
 8009c4e:	f000 80d1 	beq.w	8009df4 <_printf_i+0x1c4>
 8009c52:	2f58      	cmp	r7, #88	@ 0x58
 8009c54:	f000 80b8 	beq.w	8009dc8 <_printf_i+0x198>
 8009c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c60:	e03a      	b.n	8009cd8 <_printf_i+0xa8>
 8009c62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c66:	2b15      	cmp	r3, #21
 8009c68:	d8f6      	bhi.n	8009c58 <_printf_i+0x28>
 8009c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8009c70 <_printf_i+0x40>)
 8009c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c70:	08009cc9 	.word	0x08009cc9
 8009c74:	08009cdd 	.word	0x08009cdd
 8009c78:	08009c59 	.word	0x08009c59
 8009c7c:	08009c59 	.word	0x08009c59
 8009c80:	08009c59 	.word	0x08009c59
 8009c84:	08009c59 	.word	0x08009c59
 8009c88:	08009cdd 	.word	0x08009cdd
 8009c8c:	08009c59 	.word	0x08009c59
 8009c90:	08009c59 	.word	0x08009c59
 8009c94:	08009c59 	.word	0x08009c59
 8009c98:	08009c59 	.word	0x08009c59
 8009c9c:	08009ddb 	.word	0x08009ddb
 8009ca0:	08009d07 	.word	0x08009d07
 8009ca4:	08009d95 	.word	0x08009d95
 8009ca8:	08009c59 	.word	0x08009c59
 8009cac:	08009c59 	.word	0x08009c59
 8009cb0:	08009dfd 	.word	0x08009dfd
 8009cb4:	08009c59 	.word	0x08009c59
 8009cb8:	08009d07 	.word	0x08009d07
 8009cbc:	08009c59 	.word	0x08009c59
 8009cc0:	08009c59 	.word	0x08009c59
 8009cc4:	08009d9d 	.word	0x08009d9d
 8009cc8:	6833      	ldr	r3, [r6, #0]
 8009cca:	1d1a      	adds	r2, r3, #4
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6032      	str	r2, [r6, #0]
 8009cd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009cd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e09c      	b.n	8009e16 <_printf_i+0x1e6>
 8009cdc:	6833      	ldr	r3, [r6, #0]
 8009cde:	6820      	ldr	r0, [r4, #0]
 8009ce0:	1d19      	adds	r1, r3, #4
 8009ce2:	6031      	str	r1, [r6, #0]
 8009ce4:	0606      	lsls	r6, r0, #24
 8009ce6:	d501      	bpl.n	8009cec <_printf_i+0xbc>
 8009ce8:	681d      	ldr	r5, [r3, #0]
 8009cea:	e003      	b.n	8009cf4 <_printf_i+0xc4>
 8009cec:	0645      	lsls	r5, r0, #25
 8009cee:	d5fb      	bpl.n	8009ce8 <_printf_i+0xb8>
 8009cf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cf4:	2d00      	cmp	r5, #0
 8009cf6:	da03      	bge.n	8009d00 <_printf_i+0xd0>
 8009cf8:	232d      	movs	r3, #45	@ 0x2d
 8009cfa:	426d      	negs	r5, r5
 8009cfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d00:	4858      	ldr	r0, [pc, #352]	@ (8009e64 <_printf_i+0x234>)
 8009d02:	230a      	movs	r3, #10
 8009d04:	e011      	b.n	8009d2a <_printf_i+0xfa>
 8009d06:	6821      	ldr	r1, [r4, #0]
 8009d08:	6833      	ldr	r3, [r6, #0]
 8009d0a:	0608      	lsls	r0, r1, #24
 8009d0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d10:	d402      	bmi.n	8009d18 <_printf_i+0xe8>
 8009d12:	0649      	lsls	r1, r1, #25
 8009d14:	bf48      	it	mi
 8009d16:	b2ad      	uxthmi	r5, r5
 8009d18:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d1a:	4852      	ldr	r0, [pc, #328]	@ (8009e64 <_printf_i+0x234>)
 8009d1c:	6033      	str	r3, [r6, #0]
 8009d1e:	bf14      	ite	ne
 8009d20:	230a      	movne	r3, #10
 8009d22:	2308      	moveq	r3, #8
 8009d24:	2100      	movs	r1, #0
 8009d26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d2a:	6866      	ldr	r6, [r4, #4]
 8009d2c:	60a6      	str	r6, [r4, #8]
 8009d2e:	2e00      	cmp	r6, #0
 8009d30:	db05      	blt.n	8009d3e <_printf_i+0x10e>
 8009d32:	6821      	ldr	r1, [r4, #0]
 8009d34:	432e      	orrs	r6, r5
 8009d36:	f021 0104 	bic.w	r1, r1, #4
 8009d3a:	6021      	str	r1, [r4, #0]
 8009d3c:	d04b      	beq.n	8009dd6 <_printf_i+0x1a6>
 8009d3e:	4616      	mov	r6, r2
 8009d40:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d44:	fb03 5711 	mls	r7, r3, r1, r5
 8009d48:	5dc7      	ldrb	r7, [r0, r7]
 8009d4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d4e:	462f      	mov	r7, r5
 8009d50:	42bb      	cmp	r3, r7
 8009d52:	460d      	mov	r5, r1
 8009d54:	d9f4      	bls.n	8009d40 <_printf_i+0x110>
 8009d56:	2b08      	cmp	r3, #8
 8009d58:	d10b      	bne.n	8009d72 <_printf_i+0x142>
 8009d5a:	6823      	ldr	r3, [r4, #0]
 8009d5c:	07df      	lsls	r7, r3, #31
 8009d5e:	d508      	bpl.n	8009d72 <_printf_i+0x142>
 8009d60:	6923      	ldr	r3, [r4, #16]
 8009d62:	6861      	ldr	r1, [r4, #4]
 8009d64:	4299      	cmp	r1, r3
 8009d66:	bfde      	ittt	le
 8009d68:	2330      	movle	r3, #48	@ 0x30
 8009d6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d72:	1b92      	subs	r2, r2, r6
 8009d74:	6122      	str	r2, [r4, #16]
 8009d76:	f8cd a000 	str.w	sl, [sp]
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	aa03      	add	r2, sp, #12
 8009d7e:	4621      	mov	r1, r4
 8009d80:	4640      	mov	r0, r8
 8009d82:	f7ff fee7 	bl	8009b54 <_printf_common>
 8009d86:	3001      	adds	r0, #1
 8009d88:	d14a      	bne.n	8009e20 <_printf_i+0x1f0>
 8009d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8e:	b004      	add	sp, #16
 8009d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d94:	6823      	ldr	r3, [r4, #0]
 8009d96:	f043 0320 	orr.w	r3, r3, #32
 8009d9a:	6023      	str	r3, [r4, #0]
 8009d9c:	4832      	ldr	r0, [pc, #200]	@ (8009e68 <_printf_i+0x238>)
 8009d9e:	2778      	movs	r7, #120	@ 0x78
 8009da0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009da4:	6823      	ldr	r3, [r4, #0]
 8009da6:	6831      	ldr	r1, [r6, #0]
 8009da8:	061f      	lsls	r7, r3, #24
 8009daa:	f851 5b04 	ldr.w	r5, [r1], #4
 8009dae:	d402      	bmi.n	8009db6 <_printf_i+0x186>
 8009db0:	065f      	lsls	r7, r3, #25
 8009db2:	bf48      	it	mi
 8009db4:	b2ad      	uxthmi	r5, r5
 8009db6:	6031      	str	r1, [r6, #0]
 8009db8:	07d9      	lsls	r1, r3, #31
 8009dba:	bf44      	itt	mi
 8009dbc:	f043 0320 	orrmi.w	r3, r3, #32
 8009dc0:	6023      	strmi	r3, [r4, #0]
 8009dc2:	b11d      	cbz	r5, 8009dcc <_printf_i+0x19c>
 8009dc4:	2310      	movs	r3, #16
 8009dc6:	e7ad      	b.n	8009d24 <_printf_i+0xf4>
 8009dc8:	4826      	ldr	r0, [pc, #152]	@ (8009e64 <_printf_i+0x234>)
 8009dca:	e7e9      	b.n	8009da0 <_printf_i+0x170>
 8009dcc:	6823      	ldr	r3, [r4, #0]
 8009dce:	f023 0320 	bic.w	r3, r3, #32
 8009dd2:	6023      	str	r3, [r4, #0]
 8009dd4:	e7f6      	b.n	8009dc4 <_printf_i+0x194>
 8009dd6:	4616      	mov	r6, r2
 8009dd8:	e7bd      	b.n	8009d56 <_printf_i+0x126>
 8009dda:	6833      	ldr	r3, [r6, #0]
 8009ddc:	6825      	ldr	r5, [r4, #0]
 8009dde:	6961      	ldr	r1, [r4, #20]
 8009de0:	1d18      	adds	r0, r3, #4
 8009de2:	6030      	str	r0, [r6, #0]
 8009de4:	062e      	lsls	r6, r5, #24
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	d501      	bpl.n	8009dee <_printf_i+0x1be>
 8009dea:	6019      	str	r1, [r3, #0]
 8009dec:	e002      	b.n	8009df4 <_printf_i+0x1c4>
 8009dee:	0668      	lsls	r0, r5, #25
 8009df0:	d5fb      	bpl.n	8009dea <_printf_i+0x1ba>
 8009df2:	8019      	strh	r1, [r3, #0]
 8009df4:	2300      	movs	r3, #0
 8009df6:	6123      	str	r3, [r4, #16]
 8009df8:	4616      	mov	r6, r2
 8009dfa:	e7bc      	b.n	8009d76 <_printf_i+0x146>
 8009dfc:	6833      	ldr	r3, [r6, #0]
 8009dfe:	1d1a      	adds	r2, r3, #4
 8009e00:	6032      	str	r2, [r6, #0]
 8009e02:	681e      	ldr	r6, [r3, #0]
 8009e04:	6862      	ldr	r2, [r4, #4]
 8009e06:	2100      	movs	r1, #0
 8009e08:	4630      	mov	r0, r6
 8009e0a:	f7f6 fa19 	bl	8000240 <memchr>
 8009e0e:	b108      	cbz	r0, 8009e14 <_printf_i+0x1e4>
 8009e10:	1b80      	subs	r0, r0, r6
 8009e12:	6060      	str	r0, [r4, #4]
 8009e14:	6863      	ldr	r3, [r4, #4]
 8009e16:	6123      	str	r3, [r4, #16]
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e1e:	e7aa      	b.n	8009d76 <_printf_i+0x146>
 8009e20:	6923      	ldr	r3, [r4, #16]
 8009e22:	4632      	mov	r2, r6
 8009e24:	4649      	mov	r1, r9
 8009e26:	4640      	mov	r0, r8
 8009e28:	47d0      	blx	sl
 8009e2a:	3001      	adds	r0, #1
 8009e2c:	d0ad      	beq.n	8009d8a <_printf_i+0x15a>
 8009e2e:	6823      	ldr	r3, [r4, #0]
 8009e30:	079b      	lsls	r3, r3, #30
 8009e32:	d413      	bmi.n	8009e5c <_printf_i+0x22c>
 8009e34:	68e0      	ldr	r0, [r4, #12]
 8009e36:	9b03      	ldr	r3, [sp, #12]
 8009e38:	4298      	cmp	r0, r3
 8009e3a:	bfb8      	it	lt
 8009e3c:	4618      	movlt	r0, r3
 8009e3e:	e7a6      	b.n	8009d8e <_printf_i+0x15e>
 8009e40:	2301      	movs	r3, #1
 8009e42:	4632      	mov	r2, r6
 8009e44:	4649      	mov	r1, r9
 8009e46:	4640      	mov	r0, r8
 8009e48:	47d0      	blx	sl
 8009e4a:	3001      	adds	r0, #1
 8009e4c:	d09d      	beq.n	8009d8a <_printf_i+0x15a>
 8009e4e:	3501      	adds	r5, #1
 8009e50:	68e3      	ldr	r3, [r4, #12]
 8009e52:	9903      	ldr	r1, [sp, #12]
 8009e54:	1a5b      	subs	r3, r3, r1
 8009e56:	42ab      	cmp	r3, r5
 8009e58:	dcf2      	bgt.n	8009e40 <_printf_i+0x210>
 8009e5a:	e7eb      	b.n	8009e34 <_printf_i+0x204>
 8009e5c:	2500      	movs	r5, #0
 8009e5e:	f104 0619 	add.w	r6, r4, #25
 8009e62:	e7f5      	b.n	8009e50 <_printf_i+0x220>
 8009e64:	0800a28a 	.word	0x0800a28a
 8009e68:	0800a29b 	.word	0x0800a29b

08009e6c <memmove>:
 8009e6c:	4288      	cmp	r0, r1
 8009e6e:	b510      	push	{r4, lr}
 8009e70:	eb01 0402 	add.w	r4, r1, r2
 8009e74:	d902      	bls.n	8009e7c <memmove+0x10>
 8009e76:	4284      	cmp	r4, r0
 8009e78:	4623      	mov	r3, r4
 8009e7a:	d807      	bhi.n	8009e8c <memmove+0x20>
 8009e7c:	1e43      	subs	r3, r0, #1
 8009e7e:	42a1      	cmp	r1, r4
 8009e80:	d008      	beq.n	8009e94 <memmove+0x28>
 8009e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e8a:	e7f8      	b.n	8009e7e <memmove+0x12>
 8009e8c:	4402      	add	r2, r0
 8009e8e:	4601      	mov	r1, r0
 8009e90:	428a      	cmp	r2, r1
 8009e92:	d100      	bne.n	8009e96 <memmove+0x2a>
 8009e94:	bd10      	pop	{r4, pc}
 8009e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e9e:	e7f7      	b.n	8009e90 <memmove+0x24>

08009ea0 <_sbrk_r>:
 8009ea0:	b538      	push	{r3, r4, r5, lr}
 8009ea2:	4d06      	ldr	r5, [pc, #24]	@ (8009ebc <_sbrk_r+0x1c>)
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	4608      	mov	r0, r1
 8009eaa:	602b      	str	r3, [r5, #0]
 8009eac:	f7f7 fa32 	bl	8001314 <_sbrk>
 8009eb0:	1c43      	adds	r3, r0, #1
 8009eb2:	d102      	bne.n	8009eba <_sbrk_r+0x1a>
 8009eb4:	682b      	ldr	r3, [r5, #0]
 8009eb6:	b103      	cbz	r3, 8009eba <_sbrk_r+0x1a>
 8009eb8:	6023      	str	r3, [r4, #0]
 8009eba:	bd38      	pop	{r3, r4, r5, pc}
 8009ebc:	20000888 	.word	0x20000888

08009ec0 <memcpy>:
 8009ec0:	440a      	add	r2, r1
 8009ec2:	4291      	cmp	r1, r2
 8009ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ec8:	d100      	bne.n	8009ecc <memcpy+0xc>
 8009eca:	4770      	bx	lr
 8009ecc:	b510      	push	{r4, lr}
 8009ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ed6:	4291      	cmp	r1, r2
 8009ed8:	d1f9      	bne.n	8009ece <memcpy+0xe>
 8009eda:	bd10      	pop	{r4, pc}

08009edc <_realloc_r>:
 8009edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee0:	4607      	mov	r7, r0
 8009ee2:	4614      	mov	r4, r2
 8009ee4:	460d      	mov	r5, r1
 8009ee6:	b921      	cbnz	r1, 8009ef2 <_realloc_r+0x16>
 8009ee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009eec:	4611      	mov	r1, r2
 8009eee:	f7ff bc4d 	b.w	800978c <_malloc_r>
 8009ef2:	b92a      	cbnz	r2, 8009f00 <_realloc_r+0x24>
 8009ef4:	f7ff fbde 	bl	80096b4 <_free_r>
 8009ef8:	4625      	mov	r5, r4
 8009efa:	4628      	mov	r0, r5
 8009efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f00:	f000 f81a 	bl	8009f38 <_malloc_usable_size_r>
 8009f04:	4284      	cmp	r4, r0
 8009f06:	4606      	mov	r6, r0
 8009f08:	d802      	bhi.n	8009f10 <_realloc_r+0x34>
 8009f0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f0e:	d8f4      	bhi.n	8009efa <_realloc_r+0x1e>
 8009f10:	4621      	mov	r1, r4
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff fc3a 	bl	800978c <_malloc_r>
 8009f18:	4680      	mov	r8, r0
 8009f1a:	b908      	cbnz	r0, 8009f20 <_realloc_r+0x44>
 8009f1c:	4645      	mov	r5, r8
 8009f1e:	e7ec      	b.n	8009efa <_realloc_r+0x1e>
 8009f20:	42b4      	cmp	r4, r6
 8009f22:	4622      	mov	r2, r4
 8009f24:	4629      	mov	r1, r5
 8009f26:	bf28      	it	cs
 8009f28:	4632      	movcs	r2, r6
 8009f2a:	f7ff ffc9 	bl	8009ec0 <memcpy>
 8009f2e:	4629      	mov	r1, r5
 8009f30:	4638      	mov	r0, r7
 8009f32:	f7ff fbbf 	bl	80096b4 <_free_r>
 8009f36:	e7f1      	b.n	8009f1c <_realloc_r+0x40>

08009f38 <_malloc_usable_size_r>:
 8009f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f3c:	1f18      	subs	r0, r3, #4
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	bfbc      	itt	lt
 8009f42:	580b      	ldrlt	r3, [r1, r0]
 8009f44:	18c0      	addlt	r0, r0, r3
 8009f46:	4770      	bx	lr

08009f48 <_init>:
 8009f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f4a:	bf00      	nop
 8009f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f4e:	bc08      	pop	{r3}
 8009f50:	469e      	mov	lr, r3
 8009f52:	4770      	bx	lr

08009f54 <_fini>:
 8009f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f56:	bf00      	nop
 8009f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f5a:	bc08      	pop	{r3}
 8009f5c:	469e      	mov	lr, r3
 8009f5e:	4770      	bx	lr
