$date
	Tue Jan 21 11:55:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec_2X4_Test $end
$var wire 4 ! Out [0:3] $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$scope module uut $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 4 $ Out [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#100000
b10 !
b10 $
1#
#200000
b1 !
b1 $
0#
1"
#300000
b11 !
b11 $
1#
#400000
