

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 19:33:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        36|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    395|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     46|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    103|    -|
|Register         |        -|    -|     191|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     191|    544|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U1  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_6ns_6ns_11_1_1_U2  |mul_6ns_6ns_11_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  46|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_11s_6ns_11_4_1_U3  |mul_mul_11s_6ns_11_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln102_1_fu_382_p2    |         +|   0|  0|  22|          15|          15|
    |add_ln102_fu_269_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln86_fu_324_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln95_1_fu_305_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln95_2_fu_340_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln95_3_fu_350_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln95_fu_292_p2       |         +|   0|  0|  18|          11|          11|
    |i_1_fu_318_p2            |         +|   0|  0|  23|          16|           2|
    |ii_1_fu_438_p2           |         +|   0|  0|  23|          16|           2|
    |sub4_fu_191_p2           |         +|   0|  0|  13|           6|           2|
    |sub_fu_181_p2            |         +|   0|  0|  13|           6|           2|
    |icmp_ln1494_1_fu_395_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_2_fu_409_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_3_fu_423_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_fu_364_p2    |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln80_fu_201_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln83_fu_250_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln86_fu_330_p2      |      icmp|   0|  0|  10|           6|           7|
    |empty_fu_234_p2          |        or|   0|  0|   6|           6|           1|
    |max_pooling_output_V_d0  |    select|   0|  0|  21|           1|          21|
    |select_ln96_1_fu_401_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln96_2_fu_415_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln96_fu_370_p3    |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 395|         264|         278|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_iii_phi_fu_173_p4  |   9|          2|    6|         12|
    |i_reg_145                     |   9|          2|   16|         32|
    |ii_reg_157                    |   9|          2|   16|         32|
    |iii_reg_169                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 103|         21|   47|        101|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln86_reg_507                 |   6|   0|    6|          0|
    |add_ln95_3_reg_526               |  16|   0|   16|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_145                        |  16|   0|   16|          0|
    |icmp_ln86_reg_512                |   1|   0|    1|          0|
    |icmp_ln86_reg_512_pp0_iter1_reg  |   1|   0|    1|          0|
    |ii_reg_157                       |  16|   0|   16|          0|
    |iii_reg_169                      |   6|   0|    6|          0|
    |iii_reg_169_pp0_iter1_reg        |   6|   0|    6|          0|
    |mul_ln102_reg_468                |  10|   0|   10|          0|
    |mul_ln95_1_reg_478               |  11|   0|   11|          0|
    |mul_ln95_reg_473                 |  11|   0|   11|          0|
    |select_ln96_reg_546              |  20|   0|   20|          0|
    |sub_cast1_reg_450                |   6|   0|   16|         10|
    |tmp_3_cast_reg_487               |  10|   0|   15|          5|
    |tmp_5_cast_reg_492               |  11|   0|   16|          5|
    |tmp_7_cast_reg_497               |  11|   0|   16|          5|
    |zext_ln80_reg_455                |   6|   0|   16|         10|
    |zext_ln95_4_reg_516              |  16|   0|   64|         48|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 191|   0|  274|         83|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                                                             Source Object                                                             |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|in_dim1                          |   in|    6|     ap_none|                                                                                                                                in_dim1|        scalar|
|in_dim2                          |   in|    6|     ap_none|                                                                                                                                in_dim2|        scalar|
|convolution_output_V_0_address0  |  out|   16|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_0_ce0       |  out|    1|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_0_q0        |   in|   21|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_0_address1  |  out|   16|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_0_ce1       |  out|    1|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_0_q1        |   in|   21|   ap_memory|                                                                                                                 convolution_output_V_0|         array|
|convolution_output_V_1_address0  |  out|   16|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|convolution_output_V_1_ce0       |  out|    1|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|convolution_output_V_1_q0        |   in|   21|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|convolution_output_V_1_address1  |  out|   16|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|convolution_output_V_1_ce1       |  out|    1|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|convolution_output_V_1_q1        |   in|   21|   ap_memory|                                                                                                                 convolution_output_V_1|         array|
|max_pooling_output_V_address0    |  out|   15|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_ce0         |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_we0         |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_d0          |  out|   21|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+

