# analog_check
- look for the analog port names in .xls Excel file and analog netlist in Verilog file (provided files are simplified versions and the original file is confidential)
- check if there are any analog port name that is in one file and not another
