
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000703                       # Number of seconds simulated
sim_ticks                                   702763000                       # Number of ticks simulated
final_tick                                  702763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128036                       # Simulator instruction rate (inst/s)
host_op_rate                                   250438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42193254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448876                       # Number of bytes of host memory used
host_seconds                                    16.66                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         330752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             426432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136148317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         470645153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             606793471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136148317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136148317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150446167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150446167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150446167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136148317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        470645153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757239638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000123812500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          156                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15311                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2635                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 418880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  163008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  426496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               168640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     702761000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.474985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.233164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.554982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          473     29.22%     29.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          400     24.71%     53.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          180     11.12%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          115      7.10%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      4.51%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      3.95%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      3.58%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      2.35%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          218     13.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.916667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.108237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.503750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             94     60.26%     60.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     28.21%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      7.05%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.92%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              130     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.28%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     14.74%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           156                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       325376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       163008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 133051967.733076438308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 462995348.360684871674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231953019.723576784134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56785750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    188118750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16867025500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37958.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36400.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6401148.20                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    122185750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               244904500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18668.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37418.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       596.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    606.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2085                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75573.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8003940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4231425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28267260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9568260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             83824200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1663200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       190109250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24004320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11206800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              413146005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            587.888100                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            514378750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1843000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     35137500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     62509500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     164291750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    416881250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3655680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1912680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18456900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3727080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             73143540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2454240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       198290460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31972320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          6495660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              393582240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            560.049747                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            535971250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3567500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     17861750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     83264250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     140604250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    434845250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  191917                       # Number of BP lookups
system.cpu.branchPred.condPredicted            191917                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               106017                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23956                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                344                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          106017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              89817                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16200                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1716                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      825286                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135614                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           650                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           123                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      244640                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       702763000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1405527                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             289486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2393595                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      191917                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             113773                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1023001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2323                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          380                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    244302                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2832                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1325938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.535097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.669778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   626974     47.29%     47.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4869      0.37%     47.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    46942      3.54%     51.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48704      3.67%     54.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20003      1.51%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67453      5.09%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13739      1.04%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35288      2.66%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   461966     34.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1325938                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136545                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.702988                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   266466                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                378818                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    652126                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18190                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10338                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4597283                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10338                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   278878                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  174725                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6123                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    656026                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                199848                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4545534                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3334                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15216                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  97053                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  82804                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5152203                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9986405                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4181660                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3660864                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   455117                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     88447                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               831930                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140011                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15195                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4472070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 254                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4378989                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6717                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          301073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       483372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            190                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1325938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.302559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.866926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              418804     31.59%     31.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               60364      4.55%     36.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105514      7.96%     44.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96458      7.27%     51.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              149078     11.24%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138282     10.43%     73.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113136      8.53%     81.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              102731      7.75%     89.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141571     10.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1325938                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15743      9.19%      9.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   498      0.29%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    150      0.09%      9.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%      9.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1036      0.60%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             75339     43.96%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            63118     36.83%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3408      1.99%     92.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3037      1.77%     94.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8954      5.22%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               93      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7654      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1858410     42.44%     42.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10071      0.23%     42.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1971      0.05%     42.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551581     12.60%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  619      0.01%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21561      0.49%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1543      0.04%     56.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380895      8.70%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                668      0.02%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.25%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7507      0.17%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.94%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               253534      5.79%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100681      2.30%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568922     12.99%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35806      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4378989                       # Type of FU issued
system.cpu.iq.rate                           3.115550                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      171398                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039141                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4779559                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2072797                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1690908                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5482472                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2700680                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637349                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1727212                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2815521                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109294                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        62619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8741                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2516                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10338                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104814                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 18199                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4472324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1173                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                831930                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140011                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    946                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16477                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7018                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11935                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4354017                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                809493                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24972                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       945100                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153519                       # Number of branches executed
system.cpu.iew.exec_stores                     135607                       # Number of stores executed
system.cpu.iew.exec_rate                     3.097783                       # Inst execution rate
system.cpu.iew.wb_sent                        4332128                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4328257                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2828335                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4437920                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.079455                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637311                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          301119                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10273                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1278473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.262681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.217083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       454271     35.53%     35.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       110433      8.64%     44.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        98904      7.74%     51.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        54625      4.27%     56.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       103176      8.07%     64.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        61460      4.81%     69.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        61523      4.81%     73.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62656      4.90%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       271425     21.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1278473                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                271425                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5479417                       # The number of ROB reads
system.cpu.rob.rob_writes                     8992699                       # The number of ROB writes
system.cpu.timesIdled                             803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.659086                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.659086                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.517254                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.517254                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3852302                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1448889                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3625577                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601195                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    665356                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   830568                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1259663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.690176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              579176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.393471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.690176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1690388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1690388                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       691853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          691853                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130186                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       822039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           822039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       822039                       # number of overall hits
system.cpu.dcache.overall_hits::total          822039                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19484                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1087                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        20571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20571                       # number of overall misses
system.cpu.dcache.overall_misses::total         20571                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1133596000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1133596000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76378498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76378498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1209974498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1209974498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1209974498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1209974498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842610                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027391                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008280                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024413                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58180.866352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58180.866352                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70265.407544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70265.407544                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58819.430169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58819.430169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58819.430169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58819.430169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23004                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          440                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.498489                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1652                       # number of writebacks
system.cpu.dcache.writebacks::total              1652                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15397                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15403                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15403                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15403                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4087                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1081                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5168                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5168                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5168                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5168                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    276419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    276419500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74881498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74881498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    351300998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    351300998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    351300998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    351300998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006133                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67633.839002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67633.839002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69270.580944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69270.580944                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67976.199303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67976.199303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67976.199303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67976.199303                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4656                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.472455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               983                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.077314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.472455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            490095                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           490095                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       242212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242212                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       242212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242212                       # number of overall hits
system.cpu.icache.overall_hits::total          242212                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2088                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2088                       # number of overall misses
system.cpu.icache.overall_misses::total          2088                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135543499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135543499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135543499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135543499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135543499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135543499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       244300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244300                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008547                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008547                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64915.468870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64915.468870                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64915.468870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64915.468870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64915.468870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64915.468870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1664                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          983                       # number of writebacks
system.cpu.icache.writebacks::total               983                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          592                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          592                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          592                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          592                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1496                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1496                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104834999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104834999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104834999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104834999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104834999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104834999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006124                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70076.870989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70076.870989                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70076.870989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70076.870989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70076.870989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70076.870989                       # average overall mshr miss latency
system.cpu.icache.replacements                    983                       # number of replacements
system.membus.snoop_filter.tot_requests         12303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    702763000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5582                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1652                       # Transaction distribution
system.membus.trans_dist::WritebackClean          983                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3004                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1081                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1081                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4087                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       436480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       436480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  595072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6664                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001651                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040598                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6653     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6664                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24047500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7933498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           27248000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
