#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun May 27 21:29:25 2018
# Process ID: 6212
# Current directory: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7580 C:\Users\Kevin\Documents\COMP4601\WavletVHDL\imagecompression\imagecompression.xpr
# Log file: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/vivado.log
# Journal file: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.xpr
INFO: [Project 1-313] Project file moved from '/home/mitsuaki/unsw/18s1/cs4601/imageCompression/designprojectb/WavletVHDL/imagecompression' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 757.285 ; gain = 111.652
open_bd_design {C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axi_ip_demo:9.0 - axi_ip_demo_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 833.805 ; gain = 69.453
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_ip_demo:9.0 axi_ip_demo_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_ip_demo_1/S00_AXI]
</axi_ip_demo_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
save_bd_design
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 103.667 MB.
[Sun May 27 21:31:27 2018] Launched system_xbar_0_synth_1, system_axi_ip_demo_1_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_xbar_0_synth_1/runme.log
system_axi_ip_demo_1_0_synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_1_0_synth_1/runme.log
[Sun May 27 21:31:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 993.281 ; gain = 101.137
reset_run system_axi_ip_demo_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun May 27 21:33:54 2018] Launched system_axi_ip_demo_1_0_synth_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_1_0_synth_1/runme.log
[Sun May 27 21:33:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
reset_run synth_1
reset_run system_axi_ip_demo_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun May 27 21:35:41 2018] Launched system_axi_ip_demo_1_0_synth_1, synth_1...
Run output will be captured here:
system_axi_ip_demo_1_0_synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_1_0_synth_1/runme.log
synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
[Sun May 27 21:35:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/runme.log
validate_bd_design -force
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.461 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
reset_run system_axi_ip_demo_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 104.184 MB.
[Sun May 27 21:47:43 2018] Launched system_axi_ip_demo_1_0_synth_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_1_0_synth_1/runme.log
[Sun May 27 21:47:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.617 ; gain = 32.156
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_ip_demo_1]
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_ip_demo:9.0 axi_ip_demo_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_ip_demo_1/S00_AXI]
</axi_ip_demo_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1039.797 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 104.184 MB.
[Sun May 27 22:00:57 2018] Launched system_axi_ip_demo_1_1_synth_1, synth_1...
Run output will be captured here:
system_axi_ip_demo_1_1_synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_1_1_synth_1/runme.log
synth_1: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
[Sun May 27 22:00:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.863 ; gain = 31.363
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 27 22:15:30 2018...
