{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:41:55 2016 " "Info: Processing started: Tue Nov 01 20:41:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[0\] " "Warning: Node \"matrix:U8\|col_out_m\[0\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[1\] " "Warning: Node \"matrix:U8\|col_out_m\[1\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[2\] " "Warning: Node \"matrix:U8\|col_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[5\] " "Warning: Node \"matrix:U8\|col_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[6\] " "Warning: Node \"matrix:U8\|col_out_m\[6\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[7\] " "Warning: Node \"matrix:U8\|col_out_m\[7\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[2\] " "Warning: Node \"matrix:U8\|row_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[3\] " "Warning: Node \"matrix:U8\|row_out_m\[3\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[4\] " "Warning: Node \"matrix:U8\|row_out_m\[4\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[5\] " "Warning: Node \"matrix:U8\|row_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "get_select:U10\|show_out_g " "Info: Detected ripple clock \"get_select:U10\|show_out_g\" as buffer" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "get_select:U10\|show_out_g" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division2:U4\|clk_out_f " "Info: Detected ripple clock \"frequency_division2:U4\|clk_out_f\" as buffer" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division2:U4\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_in register get_select:U10\|a_select_out_g\[0\] register matrix:U8\|row_out_m\[2\] 6.153 ns " "Info: Slack time is 6.153 ns for clock \"clk_in\" between source register \"get_select:U10\|a_select_out_g\[0\]\" and destination register \"matrix:U8\|row_out_m\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "129.97 MHz 7.694 ns " "Info: Fmax is 129.97 MHz (period= 7.694 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.912 ns + Largest register register " "Info: + Largest register to register requirement is 13.912 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.947 ns + Largest " "Info: + Largest clock skew is 5.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 14.777 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 14.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(1.294 ns) 9.206 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N9 16 " "Info: 3: + IC(3.717 ns) + CELL(1.294 ns) = 9.206 ns; Loc. = LC_X12_Y4_N9; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.831 ns) + CELL(0.740 ns) 14.777 ns matrix:U8\|row_out_m\[2\] 4 REG LC_X1_Y9_N9 1 " "Info: 4: + IC(4.831 ns) + CELL(0.740 ns) = 14.777 ns; Loc. = LC_X1_Y9_N9; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { get_select:U10|show_out_g matrix:U8|row_out_m[2] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.491 ns ( 30.39 % ) " "Info: Total cell delay = 4.491 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.286 ns ( 69.61 % ) " "Info: Total interconnect delay = 10.286 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.831ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.830 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(0.918 ns) 8.830 ns get_select:U10\|a_select_out_g\[0\] 3 REG LC_X12_Y4_N6 8 " "Info: 3: + IC(3.717 ns) + CELL(0.918 ns) = 8.830 ns; Loc. = LC_X12_Y4_N6; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.22 % ) " "Info: Total cell delay = 3.375 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.455 ns ( 61.78 % ) " "Info: Total interconnect delay = 5.455 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.831ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.659 ns - " "Info: - Micro setup delay of destination is 1.659 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.831ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.759 ns - Longest register register " "Info: - Longest register to register delay is 7.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[0\] 1 REG LC_X12_Y4_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N6; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.511 ns) 1.478 ns matrix:U8\|Mux15~0 2 COMB LC_X12_Y4_N1 8 " "Info: 2: + IC(0.967 ns) + CELL(0.511 ns) = 1.478 ns; Loc. = LC_X12_Y4_N1; Fanout = 8; COMB Node = 'matrix:U8\|Mux15~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.492 ns) + CELL(0.511 ns) 6.481 ns matrix:U8\|Mux9~0 3 COMB LC_X1_Y9_N6 1 " "Info: 3: + IC(4.492 ns) + CELL(0.511 ns) = 6.481 ns; Loc. = LC_X1_Y9_N6; Fanout = 1; COMB Node = 'matrix:U8\|Mux9~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.003 ns" { matrix:U8|Mux15~0 matrix:U8|Mux9~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.759 ns matrix:U8\|row_out_m\[2\] 4 REG LC_X1_Y9_N9 1 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.759 ns; Loc. = LC_X1_Y9_N9; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { matrix:U8|Mux9~0 matrix:U8|row_out_m[2] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 19.76 % ) " "Info: Total cell delay = 1.533 ns ( 19.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 80.24 % ) " "Info: Total interconnect delay = 6.226 ns ( 80.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.759 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 matrix:U8|Mux9~0 matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.759 ns" { get_select:U10|a_select_out_g[0] {} matrix:U8|Mux15~0 {} matrix:U8|Mux9~0 {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.967ns 4.492ns 0.767ns } { 0.000ns 0.511ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.777 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.777 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.831ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.759 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 matrix:U8|Mux9~0 matrix:U8|row_out_m[2] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.759 ns" { get_select:U10|a_select_out_g[0] {} matrix:U8|Mux15~0 {} matrix:U8|Mux9~0 {} matrix:U8|row_out_m[2] {} } { 0.000ns 0.967ns 4.492ns 0.767ns } { 0.000ns 0.511ns 0.511ns 0.511ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_in register get_select:U10\|b_select_out_g\[1\] register judge:U6\|a_score_tmp\[1\] -1.363 ns " "Info: Minimum slack time is -1.363 ns for clock \"clk_in\" between source register \"get_select:U10\|b_select_out_g\[1\]\" and destination register \"judge:U6\|a_score_tmp\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.569 ns + Shortest register register " "Info: + Shortest register to register delay is 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|b_select_out_g\[1\] 1 REG LC_X12_Y6_N8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N8; Fanout = 9; REG Node = 'get_select:U10\|b_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.200 ns) 1.150 ns judge:U6\|a_score_tmp\[1\]~0 2 COMB LC_X12_Y6_N7 1 " "Info: 2: + IC(0.950 ns) + CELL(0.200 ns) = 1.150 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; COMB Node = 'judge:U6\|a_score_tmp\[1\]~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { get_select:U10|b_select_out_g[1] judge:U6|a_score_tmp[1]~0 } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.591 ns) 3.569 ns judge:U6\|a_score_tmp\[1\] 3 REG LC_X10_Y6_N4 3 " "Info: 3: + IC(1.828 ns) + CELL(0.591 ns) = 3.569 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; REG Node = 'judge:U6\|a_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { judge:U6|a_score_tmp[1]~0 judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 22.16 % ) " "Info: Total cell delay = 0.791 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.778 ns ( 77.84 % ) " "Info: Total interconnect delay = 2.778 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.569 ns" { get_select:U10|b_select_out_g[1] judge:U6|a_score_tmp[1]~0 judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.569 ns" { get_select:U10|b_select_out_g[1] {} judge:U6|a_score_tmp[1]~0 {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.950ns 1.828ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.932 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.932 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.087 ns + Smallest " "Info: + Smallest clock skew is 5.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.917 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 13.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(1.294 ns) 9.206 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N9 16 " "Info: 3: + IC(3.717 ns) + CELL(1.294 ns) = 9.206 ns; Loc. = LC_X12_Y4_N9; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(0.918 ns) 13.917 ns judge:U6\|a_score_tmp\[1\] 4 REG LC_X10_Y6_N4 3 " "Info: 4: + IC(3.793 ns) + CELL(0.918 ns) = 13.917 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; REG Node = 'judge:U6\|a_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { get_select:U10|show_out_g judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.55 % ) " "Info: Total cell delay = 4.669 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.248 ns ( 66.45 % ) " "Info: Total interconnect delay = 9.248 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.917 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.917 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.830 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(0.918 ns) 8.830 ns get_select:U10\|b_select_out_g\[1\] 3 REG LC_X12_Y6_N8 9 " "Info: 3: + IC(3.717 ns) + CELL(0.918 ns) = 8.830 ns; Loc. = LC_X12_Y6_N8; Fanout = 9; REG Node = 'get_select:U10\|b_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.22 % ) " "Info: Total cell delay = 3.375 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.455 ns ( 61.78 % ) " "Info: Total interconnect delay = 5.455 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.917 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.917 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.917 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.917 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.569 ns" { get_select:U10|b_select_out_g[1] judge:U6|a_score_tmp[1]~0 judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.569 ns" { get_select:U10|b_select_out_g[1] {} judge:U6|a_score_tmp[1]~0 {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.950ns 1.828ns } { 0.000ns 0.200ns 0.591ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.917 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|a_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.917 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|a_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 3.793ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clk_in 5 " "Warning: Can't achieve minimum setup and hold requirement clk_in along 5 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|b_select_out_t\[1\] row_in\[1\] clk_in 3.276 ns register " "Info: tsu for register \"translate:U2\|b_select_out_t\[1\]\" (data pin = \"row_in\[1\]\", clock pin = \"clk_in\") is 3.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.773 ns + Longest pin register " "Info: + Longest pin to register delay is 11.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[1\] 1 PIN PIN_112 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 12; PIN Node = 'row_in\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.802 ns) + CELL(0.914 ns) 6.848 ns translate:U2\|Mux17~1 2 COMB LC_X12_Y8_N1 2 " "Info: 2: + IC(4.802 ns) + CELL(0.914 ns) = 6.848 ns; Loc. = LC_X12_Y8_N1; Fanout = 2; COMB Node = 'translate:U2\|Mux17~1'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { row_in[1] translate:U2|Mux17~1 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.914 ns) 8.938 ns translate:U2\|Mux16~0 3 COMB LC_X11_Y8_N9 1 " "Info: 3: + IC(1.176 ns) + CELL(0.914 ns) = 8.938 ns; Loc. = LC_X11_Y8_N9; Fanout = 1; COMB Node = 'translate:U2\|Mux16~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { translate:U2|Mux17~1 translate:U2|Mux16~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 9.868 ns translate:U2\|Mux31~0 4 COMB LC_X11_Y8_N4 1 " "Info: 4: + IC(0.730 ns) + CELL(0.200 ns) = 9.868 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'translate:U2\|Mux31~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { translate:U2|Mux16~0 translate:U2|Mux31~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(1.183 ns) 11.773 ns translate:U2\|b_select_out_t\[1\] 5 REG LC_X11_Y8_N6 6 " "Info: 5: + IC(0.722 ns) + CELL(1.183 ns) = 11.773 ns; Loc. = LC_X11_Y8_N6; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.343 ns ( 36.89 % ) " "Info: Total cell delay = 4.343 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.430 ns ( 63.11 % ) " "Info: Total interconnect delay = 7.430 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.773 ns" { row_in[1] translate:U2|Mux17~1 translate:U2|Mux16~0 translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.773 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~1 {} translate:U2|Mux16~0 {} translate:U2|Mux31~0 {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 4.802ns 1.176ns 0.730ns 0.722ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.830 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(0.918 ns) 8.830 ns translate:U2\|b_select_out_t\[1\] 3 REG LC_X11_Y8_N6 6 " "Info: 3: + IC(3.717 ns) + CELL(0.918 ns) = 8.830 ns; Loc. = LC_X11_Y8_N6; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.22 % ) " "Info: Total cell delay = 3.375 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.455 ns ( 61.78 % ) " "Info: Total interconnect delay = 5.455 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.773 ns" { row_in[1] translate:U2|Mux17~1 translate:U2|Mux16~0 translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.773 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~1 {} translate:U2|Mux16~0 {} translate:U2|Mux31~0 {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 4.802ns 1.176ns 0.730ns 0.722ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.200ns 1.183ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in col_m\[0\] matrix:U8\|col_out_m\[0\] 20.717 ns register " "Info: tco from clock \"clk_in\" to destination pin \"col_m\[0\]\" through register \"matrix:U8\|col_out_m\[0\]\" is 20.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 14.635 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 14.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(1.294 ns) 9.206 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N9 16 " "Info: 3: + IC(3.717 ns) + CELL(1.294 ns) = 9.206 ns; Loc. = LC_X12_Y4_N9; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.011 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.689 ns) + CELL(0.740 ns) 14.635 ns matrix:U8\|col_out_m\[0\] 4 REG LC_X12_Y4_N2 1 " "Info: 4: + IC(4.689 ns) + CELL(0.740 ns) = 14.635 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.491 ns ( 30.69 % ) " "Info: Total cell delay = 4.491 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.144 ns ( 69.31 % ) " "Info: Total interconnect delay = 10.144 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.635 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.635 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.689ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.082 ns + Longest register pin " "Info: + Longest register to pin delay is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns matrix:U8\|col_out_m\[0\] 1 REG LC_X12_Y4_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { matrix:U8|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.760 ns) + CELL(2.322 ns) 6.082 ns col_m\[0\] 2 PIN PIN_11 0 " "Info: 2: + IC(3.760 ns) + CELL(2.322 ns) = 6.082 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'col_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.18 % ) " "Info: Total cell delay = 2.322 ns ( 38.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.760 ns ( 61.82 % ) " "Info: Total interconnect delay = 3.760 ns ( 61.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { matrix:U8|col_out_m[0] {} col_m[0] {} } { 0.000ns 3.760ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.635 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.635 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[0] {} } { 0.000ns 0.000ns 1.738ns 3.717ns 4.689ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { matrix:U8|col_out_m[0] {} col_m[0] {} } { 0.000ns 3.760ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|a_select_out_t\[1\] row_in\[0\] clk_in 2.507 ns register " "Info: th for register \"translate:U2\|a_select_out_t\[1\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is 2.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.830 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X14_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.717 ns) + CELL(0.918 ns) 8.830 ns translate:U2\|a_select_out_t\[1\] 3 REG LC_X10_Y10_N2 6 " "Info: 3: + IC(3.717 ns) + CELL(0.918 ns) = 8.830 ns; Loc. = LC_X10_Y10_N2; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.635 ns" { frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.22 % ) " "Info: Total cell delay = 3.375 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.455 ns ( 61.78 % ) " "Info: Total interconnect delay = 5.455 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.544 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_111 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 9; PIN Node = 'row_in\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.608 ns) + CELL(0.804 ns) 6.544 ns translate:U2\|a_select_out_t\[1\] 2 REG LC_X10_Y10_N2 6 " "Info: 2: + IC(4.608 ns) + CELL(0.804 ns) = 6.544 ns; Loc. = LC_X10_Y10_N2; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 29.58 % ) " "Info: Total cell delay = 1.936 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.608 ns ( 70.42 % ) " "Info: Total interconnect delay = 4.608 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.608ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.717ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.544 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.544 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.608ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:41:56 2016 " "Info: Processing ended: Tue Nov 01 20:41:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
