Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/gongal/Desktop/DE0-nano-HD/ --output-directory=C:/Users/gongal/Desktop/DE0-nano-HD/system/ --report-file=bsf:C:/Users/gongal/Desktop/DE0-nano-HD/system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gongal/Desktop/DE0-nano-HD/system.qsys
Progress: Loading DE0-nano-HD/system.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 12.1]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding uart_0 [altera_avalon_uart 12.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_led_green [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_led_green
Progress: Adding pio_key [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_sw [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_sw
Progress: Adding spi_0 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_0
Progress: Adding pio_vscodec [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_vscodec
Progress: Adding pio_int3 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_int3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_int3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/gongal/Desktop/DE0-nano-HD/ --output-directory=C:/Users/gongal/Desktop/DE0-nano-HD/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/gongal/Desktop/DE0-nano-HD/system.sopcinfo --report-file=html:C:/Users/gongal/Desktop/DE0-nano-HD/system.html --report-file=qip:C:/Users/gongal/Desktop/DE0-nano-HD/system/synthesis/system.qip --report-file=cmp:C:/Users/gongal/Desktop/DE0-nano-HD/system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/gongal/Desktop/DE0-nano-HD/system.qsys
Progress: Loading DE0-nano-HD/system.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 12.1]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding uart_0 [altera_avalon_uart 12.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_led_green [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_led_green
Progress: Adding pio_key [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_sw [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_sw
Progress: Adding spi_0 [altera_avalon_spi 12.1]
Progress: Parameterizing module spi_0
Progress: Adding pio_vscodec [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_vscodec
Progress: Adding pio_int3 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_int3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.pio_int3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 50 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 102 connections
Info: merlin_domain_transform: After transform: 50 modules, 272 connections
Info: merlin_router_transform: After transform: 63 modules, 324 connections
Info: merlin_traffic_limiter_transform: After transform: 65 modules, 334 connections
Info: merlin_burst_transform: After transform: 66 modules, 338 connections
Info: reset_adaptation_transform: After transform: 67 modules, 264 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 316 connections
Info: merlin_width_transform: After transform: 94 modules, 322 connections
Info: limiter_update_transform: After transform: 94 modules, 324 connections
Info: merlin_interrupt_mapper_transform: After transform: 95 modules, 327 connections
Warning: system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Error: Generation stopped, 85 or more modules remaining
Info: system: Done system" with 34 modules, 1 files, 434194 bytes
Error: ip-generate failed with exit code 1: 1 Error, 2 Warnings
Info: Stopping: Create HDL design files for synthesis
