5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd do_while1.vcd -o do_while1.cdd -v do_while1.v
3 0 $root $root NA 0 0 1
3 0 main main do_while1.v 1 30 1
2 1 6 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 83000b 1 0 31 0 32 1 37aa aa aa aa aa aa aa aa
1 b 4 83000b 1 0 0 0 1 1 2
4 1 0 0
3 1 main.$u0 main.$u0 do_while1.v 0 19 1
2 2 7 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 7 80008 0 1 400 0 0 a
2 4 7 8000c 1 37 11006 2 3
2 5 8 c000f 1 0 20004 0 0 1 4 0
2 6 8 80008 0 1 400 0 0 b
2 7 8 8000f 1 37 6 5 6
2 8 10 a000e 5 3d 120002 0 0 1 2 2 $u1
2 9 17 130014 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 10 17 f000f 4 1 8 0 0 a
2 11 17 f0014 4 d 20208 9 10 1 2 1002
2 12 17 80016 4 42 200a 11 0
2 13 18 50008 0 0 20010 0 0 1 4 1
2 14 18 10001 0 1 400 0 0 b
2 15 18 10008 0 37 22 13 14
4 15 0 0
4 12 8 15
4 8 12 0
4 7 8 8
4 4 7 7
3 1 main.$u0.$u1 main.$u0.$u1 do_while1.v 0 16 1
2 16 11 c000c 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 17 11 b000c 9 2c 23100a 16 0 32 2 aa aa aa aa aa aa aa aa
2 18 12 120012 4 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 19 12 100013 4 23 1c 0 18 a
2 20 12 f000f 4 1d 2002c 19 0 1 2 1102
2 21 12 b0015 4 39 2e 20 0
2 22 15 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 23 15 110011 2 1 18 0 0 a
2 24 15 110015 2 6 20218 22 23 32 2 121caa faa faa faa faa faa faa faa
2 25 15 d000d 0 1 400 0 0 a
2 26 15 d0015 2 37 2a 24 25
2 27 13 150015 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 28 13 110011 2 1 1c 0 0 a
2 29 13 110015 2 6 20298 27 28 32 2 42daa faa faa faa faa faa faa faa
2 30 13 d000d 0 1 400 0 0 a
2 31 13 d0015 2 37 2a 29 30
4 26 0 0
4 31 0 0
4 21 31 26
4 17 21 0
3 1 main.$u2 main.$u2 do_while1.v 0 28 1
