%TF.GenerationSoftware,KiCad,Pcbnew,7.0.9-7.0.9~ubuntu22.04.1*%
%TF.CreationDate,2024-01-18T19:04:47-05:00*%
%TF.ProjectId,deca-ring-counter,64656361-2d72-4696-9e67-2d636f756e74,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.9-7.0.9~ubuntu22.04.1) date 2024-01-18 19:04:47*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.050000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,3.100000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23C,2.667000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24C,1.803400*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD25C,1.651000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD26C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD27C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD28C,0.500000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,Q2,1,C*%
%TO.N,/Circuit panel/trigger reset*%
X144730000Y-141060000D03*
D11*
%TO.P,Q2,2,B*%
%TO.N,/Circuit panel/reset in*%
X146000000Y-141060000D03*
%TO.P,Q2,3,E*%
%TO.N,+5V*%
X147270000Y-141060000D03*
%TD*%
D12*
%TO.P,R8,1*%
%TO.N,Net-(D11-K)*%
X136290000Y-133600000D03*
D13*
%TO.P,R8,2*%
%TO.N,GND*%
X143910000Y-133600000D03*
%TD*%
D12*
%TO.P,R6,1*%
%TO.N,Net-(U6E-I)*%
X162000000Y-53900000D03*
D13*
%TO.P,R6,2*%
%TO.N,GND*%
X154380000Y-53900000D03*
%TD*%
D12*
%TO.P,C8,1*%
%TO.N,Net-(D22-A)*%
X136793000Y-74616000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X139293000Y-74616000D03*
%TD*%
D14*
%TO.P,D20,2,A*%
%TO.N,Net-(D20-A)*%
X101055000Y-116995000D03*
D15*
%TO.P,D20,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-116995000D03*
%TD*%
D16*
%TO.P,D5,1,K*%
%TO.N,Net-(D1-K)*%
X161810000Y-82700000D03*
D13*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-A)*%
X154190000Y-82700000D03*
%TD*%
D12*
%TO.P,R7,1*%
%TO.N,Net-(U3A-I)*%
X140349000Y-66488000D03*
D13*
%TO.P,R7,2*%
%TO.N,GND*%
X132729000Y-66488000D03*
%TD*%
D16*
%TO.P,D22,1,K*%
%TO.N,Net-(D22-K)*%
X156400000Y-61300000D03*
D13*
%TO.P,D22,2,A*%
%TO.N,Net-(D22-A)*%
X156400000Y-68920000D03*
%TD*%
D12*
%TO.P,C12,1*%
%TO.N,Net-(U8C-I)*%
X140350000Y-94300000D03*
%TO.P,C12,2*%
%TO.N,/Circuit panel/trigger step 5*%
X137850000Y-94300000D03*
%TD*%
D13*
%TO.P,R22,2*%
%TO.N,/Front Panel/Trigger_9*%
X97158860Y-121514000D03*
D12*
%TO.P,R22,1*%
%TO.N,Net-(D20-A)*%
X104778860Y-121514000D03*
%TD*%
D17*
%TO.P,J1,3*%
%TO.N,/Front Panel/clock in*%
X87810000Y-136657000D03*
%TO.P,J1,2*%
%TO.N,Net-(J1-Pad2)*%
X87810000Y-144957000D03*
%TO.P,J1,1*%
%TO.N,/Front Panel/Ground*%
X87810000Y-148057000D03*
%TD*%
D16*
%TO.P,D11,1,K*%
%TO.N,Net-(D11-K)*%
X125600000Y-126290000D03*
D13*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X125600000Y-133910000D03*
%TD*%
D14*
%TO.P,D15,2,A*%
%TO.N,Net-(D15-A)*%
X101055000Y-71811252D03*
D15*
%TO.P,D15,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-71811252D03*
%TD*%
D13*
%TO.P,R19,2*%
%TO.N,/Front Panel/Trigger_6*%
X97569000Y-94209000D03*
D12*
%TO.P,R19,1*%
%TO.N,Net-(D17-A)*%
X105189000Y-94209000D03*
%TD*%
D13*
%TO.P,R20,2*%
%TO.N,/Front Panel/Trigger_7*%
X97158860Y-103099000D03*
D12*
%TO.P,R20,1*%
%TO.N,Net-(D18-A)*%
X104778860Y-103099000D03*
%TD*%
D16*
%TO.P,D7,1,K*%
%TO.N,Net-(D1-K)*%
X130090000Y-120700000D03*
D13*
%TO.P,D7,2,A*%
%TO.N,Net-(D7-A)*%
X137710000Y-120700000D03*
%TD*%
D18*
%TO.P,SW4,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-72057000D03*
%TO.P,SW4,2,B*%
%TO.N,/Front Panel/Step_4*%
X89358860Y-72057000D03*
%TO.P,SW4,1,A*%
%TO.N,/Front Panel/Trigger_4*%
X84658860Y-72057000D03*
%TD*%
%TO.P,SW1,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-44679000D03*
%TO.P,SW1,2,B*%
%TO.N,/Front Panel/Step_1*%
X89358860Y-44679000D03*
%TO.P,SW1,1,A*%
%TO.N,/Front Panel/Trigger_1*%
X84658860Y-44679000D03*
%TD*%
D14*
%TO.P,D12,2,A*%
%TO.N,Net-(D12-A)*%
X101055000Y-44527000D03*
D15*
%TO.P,D12,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-44527000D03*
%TD*%
D16*
%TO.P,D10,1,K*%
%TO.N,Net-(D1-K)*%
X133110000Y-69536000D03*
D13*
%TO.P,D10,2,A*%
%TO.N,Net-(D10-A)*%
X140730000Y-69536000D03*
%TD*%
D14*
%TO.P,D19,2,A*%
%TO.N,Net-(D19-A)*%
X101055000Y-108027000D03*
D15*
%TO.P,D19,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-108027000D03*
%TD*%
D17*
%TO.P,J2,3*%
%TO.N,/Front Panel/Reset In*%
X97960000Y-136657000D03*
%TO.P,J2,2*%
%TO.N,unconnected-(J2-Pad2)*%
X97960000Y-144957000D03*
%TO.P,J2,1*%
%TO.N,/Front Panel/Ground*%
X97960000Y-148057000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,Net-(U6A-I)*%
X140310000Y-42700000D03*
D13*
%TO.P,R2,2*%
%TO.N,GND*%
X132690000Y-42700000D03*
%TD*%
D19*
%TO.P,J5,1,Pin_1*%
%TO.N,/Circuit panel/gate_out*%
X125590000Y-114927531D03*
D20*
%TO.P,J5,2,Pin_2*%
%TO.N,/Circuit panel/trigger reset*%
X125590000Y-117467531D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/Circuit panel/reset in*%
X125590000Y-120007531D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/Circuit panel/clock in*%
X125590000Y-122547531D03*
%TD*%
D18*
%TO.P,SW8,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-108319500D03*
%TO.P,SW8,2,B*%
%TO.N,/Front Panel/Step_8*%
X89358860Y-108319500D03*
%TO.P,SW8,1,A*%
%TO.N,/Front Panel/Trigger_8*%
X84658860Y-108319500D03*
%TD*%
D21*
%TO.P,U3,1,I*%
%TO.N,Net-(U3A-I)*%
X143400000Y-63560000D03*
D22*
%TO.P,U3,2,O*%
%TO.N,Net-(U3A-O)*%
X143400000Y-66100000D03*
%TO.P,U3,3,I*%
X143400000Y-68640000D03*
%TO.P,U3,4,O*%
%TO.N,Net-(D10-A)*%
X143400000Y-71180000D03*
%TO.P,U3,5,I*%
%TO.N,Net-(D1-K)*%
X143400000Y-73720000D03*
%TO.P,U3,6,O*%
%TO.N,Net-(D22-K)*%
X143400000Y-76260000D03*
%TO.P,U3,7,VSS*%
%TO.N,+5V*%
X143400000Y-78800000D03*
%TO.P,U3,8,O*%
%TO.N,/Circuit panel/gate_out*%
X151020000Y-78800000D03*
%TO.P,U3,9,I*%
%TO.N,Net-(D22-A)*%
X151020000Y-76260000D03*
%TO.P,U3,10*%
%TO.N,N/C*%
X151020000Y-73720000D03*
%TO.P,U3,11*%
X151020000Y-71180000D03*
%TO.P,U3,12*%
X151020000Y-68640000D03*
%TO.P,U3,13*%
X151020000Y-66100000D03*
%TO.P,U3,14,VDD*%
%TO.N,GND*%
X151020000Y-63560000D03*
%TD*%
D19*
%TO.P,J10,1,Pin_1*%
%TO.N,/Circuit panel/trigger step 10*%
X161180000Y-113891643D03*
D20*
%TO.P,J10,2,Pin_2*%
%TO.N,/Circuit panel/trigger step 9*%
X161180000Y-111351643D03*
%TO.P,J10,3,Pin_3*%
%TO.N,/Circuit panel/trigger step 8*%
X161180000Y-108811643D03*
%TO.P,J10,4,Pin_4*%
%TO.N,/Circuit panel/trigger step 7*%
X161180000Y-106271643D03*
%TO.P,J10,5,Pin_5*%
%TO.N,/Circuit panel/trigger step 6*%
X161180000Y-103731643D03*
%TO.P,J10,6,Pin_6*%
%TO.N,/Circuit panel/trigger step 5*%
X161180000Y-101191643D03*
%TO.P,J10,7,Pin_7*%
%TO.N,/Circuit panel/trigger step 4*%
X161180000Y-98651643D03*
%TO.P,J10,8,Pin_8*%
%TO.N,/Circuit panel/trigger step 3*%
X161180000Y-96111643D03*
%TO.P,J10,9,Pin_9*%
%TO.N,/Circuit panel/trigger step 2*%
X161180000Y-93571643D03*
%TO.P,J10,10,Pin_10*%
%TO.N,/Circuit panel/trigger step 1*%
X161180000Y-91031643D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,Net-(U1E-I)*%
X156200000Y-120700000D03*
%TO.P,C3,2*%
%TO.N,/Circuit panel/trigger step 9*%
X156200000Y-118200000D03*
%TD*%
D14*
%TO.P,D18,2,A*%
%TO.N,Net-(D18-A)*%
X101055000Y-99137000D03*
D15*
%TO.P,D18,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-99137000D03*
%TD*%
D12*
%TO.P,C2,1*%
%TO.N,Net-(U6A-I)*%
X140434000Y-46312000D03*
%TO.P,C2,2*%
%TO.N,/Circuit panel/trigger step 1*%
X137934000Y-46312000D03*
%TD*%
D13*
%TO.P,R23,2*%
%TO.N,/Front Panel/Trigger_10*%
X105758860Y-124769000D03*
D12*
%TO.P,R23,1*%
%TO.N,Net-(D21-A)*%
X105758860Y-132389000D03*
%TD*%
D19*
%TO.P,J8,1,Pin_1*%
%TO.N,/Circuit panel/step 10*%
X125700000Y-84371643D03*
D20*
%TO.P,J8,2,Pin_2*%
%TO.N,/Circuit panel/step 9*%
X125700000Y-81831643D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/Circuit panel/step 8*%
X125700000Y-79291643D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/Circuit panel/step 7*%
X125700000Y-76751643D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/Circuit panel/step 6*%
X125700000Y-74211643D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/Circuit panel/step 5*%
X125700000Y-71671643D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/Circuit panel/step 4*%
X125700000Y-69131643D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/Circuit panel/step 3*%
X125700000Y-66591643D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/Circuit panel/step 2*%
X125700000Y-64051643D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/Circuit panel/step 1*%
X125700000Y-61511643D03*
%TD*%
D16*
%TO.P,D2,1,K*%
%TO.N,Net-(D1-K)*%
X162210000Y-58000000D03*
D13*
%TO.P,D2,2,A*%
%TO.N,Net-(D2-A)*%
X154590000Y-58000000D03*
%TD*%
D16*
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X133110000Y-50740000D03*
D13*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X140730000Y-50740000D03*
%TD*%
D18*
%TO.P,SW6,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-90067500D03*
%TO.P,SW6,2,B*%
%TO.N,/Front Panel/Step_6*%
X89358860Y-90067500D03*
%TO.P,SW6,1,A*%
%TO.N,/Front Panel/Trigger_6*%
X84658860Y-90067500D03*
%TD*%
D12*
%TO.P,C4,1*%
%TO.N,Net-(U6C-I)*%
X135534000Y-59962000D03*
%TO.P,C4,2*%
%TO.N,/Circuit panel/trigger step 2*%
X133034000Y-59962000D03*
%TD*%
D18*
%TO.P,SW3,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-62931000D03*
%TO.P,SW3,2,B*%
%TO.N,/Front Panel/Step_3*%
X89358860Y-62931000D03*
%TO.P,SW3,1,A*%
%TO.N,/Front Panel/Trigger_3*%
X84658860Y-62931000D03*
%TD*%
D13*
%TO.P,R15,2*%
%TO.N,/Front Panel/Trigger_2*%
X97158860Y-58014000D03*
D12*
%TO.P,R15,1*%
%TO.N,Net-(D13-A)*%
X104778860Y-58014000D03*
%TD*%
D13*
%TO.P,R16,2*%
%TO.N,/Front Panel/Trigger_3*%
X97158860Y-67539000D03*
D12*
%TO.P,R16,1*%
%TO.N,Net-(D14-A)*%
X104778860Y-67539000D03*
%TD*%
D14*
%TO.P,D17,2,A*%
%TO.N,Net-(D17-A)*%
X101055000Y-90247000D03*
D15*
%TO.P,D17,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-90247000D03*
%TD*%
D18*
%TO.P,SW7,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-99193500D03*
%TO.P,SW7,2,B*%
%TO.N,/Front Panel/Step_7*%
X89358860Y-99193500D03*
%TO.P,SW7,1,A*%
%TO.N,/Front Panel/Trigger_7*%
X84658860Y-99193500D03*
%TD*%
D16*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X127420000Y-138247531D03*
D13*
%TO.P,U4,2,TR*%
%TO.N,/Circuit panel/clock rate 2*%
X127420000Y-140787531D03*
%TO.P,U4,3,Q*%
%TO.N,Net-(U2-CLK)*%
X127420000Y-143327531D03*
%TO.P,U4,4,R*%
%TO.N,Net-(D11-K)*%
X127420000Y-145867531D03*
%TO.P,U4,5,CV*%
%TO.N,Net-(U4-CV)*%
X135040000Y-145867531D03*
%TO.P,U4,6,THR*%
%TO.N,/Circuit panel/clock rate 2*%
X135040000Y-143327531D03*
%TO.P,U4,7,DIS*%
%TO.N,/Circuit panel/clock rate 1*%
X135040000Y-140787531D03*
%TO.P,U4,8,VCC*%
%TO.N,+5V*%
X135040000Y-138247531D03*
%TD*%
D17*
%TO.P,J3,3*%
%TO.N,/Front Panel/Gate out*%
X108110000Y-136657000D03*
%TO.P,J3,2*%
%TO.N,unconnected-(J3-Pad2)*%
X108110000Y-144957000D03*
%TO.P,J3,1*%
%TO.N,/Front Panel/Ground*%
X108110000Y-148057000D03*
%TD*%
D18*
%TO.P,SW9,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-117445500D03*
%TO.P,SW9,2,B*%
%TO.N,/Front Panel/Step_9*%
X89358860Y-117445500D03*
%TO.P,SW9,1,A*%
%TO.N,/Front Panel/Trigger_9*%
X84658860Y-117445500D03*
%TD*%
D23*
%TO.P,RV2,5*%
%TO.N,N/C*%
X107255000Y-52729000D03*
%TO.P,RV2,4*%
X116043400Y-52729000D03*
D24*
%TO.P,RV2,3,3*%
%TO.N,unconnected-(RV2-Pad3)*%
X109109200Y-45718600D03*
%TO.P,RV2,2,2*%
%TO.N,/Front Panel/clock rate 2*%
X111649200Y-45718600D03*
%TO.P,RV2,1,1*%
%TO.N,/Front Panel/clock rate 1*%
X114189200Y-45718600D03*
%TD*%
D12*
%TO.P,C10,1*%
%TO.N,Net-(U8A-I)*%
X140184000Y-80612000D03*
%TO.P,C10,2*%
%TO.N,/Circuit panel/trigger step 4*%
X137684000Y-80612000D03*
%TD*%
D21*
%TO.P,U2,1,Q5*%
%TO.N,/Circuit panel/step 6*%
X125800000Y-90440000D03*
D22*
%TO.P,U2,2,Q1*%
%TO.N,/Circuit panel/step 2*%
X125800000Y-92980000D03*
%TO.P,U2,3,Q0*%
%TO.N,/Circuit panel/step 1*%
X125800000Y-95520000D03*
%TO.P,U2,4,Q2*%
%TO.N,/Circuit panel/step 3*%
X125800000Y-98060000D03*
%TO.P,U2,5,Q6*%
%TO.N,/Circuit panel/step 7*%
X125800000Y-100600000D03*
%TO.P,U2,6,Q7*%
%TO.N,/Circuit panel/step 8*%
X125800000Y-103140000D03*
%TO.P,U2,7,Q3*%
%TO.N,/Circuit panel/step 4*%
X125800000Y-105680000D03*
%TO.P,U2,8,VSS*%
%TO.N,GND*%
X125800000Y-108220000D03*
%TO.P,U2,9,Q8*%
%TO.N,/Circuit panel/step 9*%
X133420000Y-108220000D03*
%TO.P,U2,10,Q4*%
%TO.N,/Circuit panel/step 5*%
X133420000Y-105680000D03*
%TO.P,U2,11,Q9*%
%TO.N,/Circuit panel/step 10*%
X133420000Y-103140000D03*
%TO.P,U2,12,Cout*%
%TO.N,unconnected-(U2-Cout-Pad12)*%
X133420000Y-100600000D03*
%TO.P,U2,13,CKEN*%
%TO.N,GND*%
X133420000Y-98060000D03*
%TO.P,U2,14,CLK*%
%TO.N,Net-(U2-CLK)*%
X133420000Y-95520000D03*
%TO.P,U2,15,Reset*%
%TO.N,/Circuit panel/trigger reset*%
X133420000Y-92980000D03*
%TO.P,U2,16,VDD*%
%TO.N,+5V*%
X133420000Y-90440000D03*
%TD*%
D10*
%TO.P,Q1,1,C*%
%TO.N,Net-(D11-A)*%
X138230000Y-140960000D03*
D11*
%TO.P,Q1,2,B*%
%TO.N,/Circuit panel/clock in*%
X139500000Y-140960000D03*
%TO.P,Q1,3,E*%
%TO.N,+5V*%
X140770000Y-140960000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,Net-(U6E-I)*%
X157150000Y-50100000D03*
%TO.P,C6,2*%
%TO.N,/Circuit panel/trigger step 3*%
X154650000Y-50100000D03*
%TD*%
%TO.P,R24,1*%
%TO.N,+5V*%
X137990000Y-145800000D03*
D13*
%TO.P,R24,2*%
%TO.N,/Circuit panel/clock rate 1*%
X145610000Y-145800000D03*
%TD*%
D12*
%TO.P,R3,1*%
%TO.N,Net-(U1E-I)*%
X156000000Y-114920000D03*
D13*
%TO.P,R3,2*%
%TO.N,GND*%
X156000000Y-107300000D03*
%TD*%
D18*
%TO.P,SW2,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-53805000D03*
%TO.P,SW2,2,B*%
%TO.N,/Front Panel/Step2*%
X89358860Y-53805000D03*
%TO.P,SW2,1,A*%
%TO.N,/Front Panel/Trigger_2*%
X84658860Y-53805000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Net-(U1A-I)*%
X139500000Y-108290000D03*
D13*
%TO.P,R1,2*%
%TO.N,GND*%
X139500000Y-115910000D03*
%TD*%
%TO.P,R14,2*%
%TO.N,/Front Panel/Trigger_1*%
X97158860Y-49124000D03*
D12*
%TO.P,R14,1*%
%TO.N,Net-(D12-A)*%
X104778860Y-49124000D03*
%TD*%
%TO.P,R13,1*%
%TO.N,/Circuit panel/reset in*%
X133110000Y-53534000D03*
D13*
%TO.P,R13,2*%
%TO.N,GND*%
X140730000Y-53534000D03*
%TD*%
D16*
%TO.P,D6,1,K*%
%TO.N,Net-(D1-K)*%
X161320000Y-75400000D03*
D13*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X153700000Y-75400000D03*
%TD*%
%TO.P,R18,2*%
%TO.N,/Front Panel/Trigger_5*%
X97158860Y-85319000D03*
D12*
%TO.P,R18,1*%
%TO.N,Net-(D16-A)*%
X104778860Y-85319000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,Net-(U8A-I)*%
X135034000Y-85362000D03*
D13*
%TO.P,R10,2*%
%TO.N,GND*%
X135034000Y-77742000D03*
%TD*%
D16*
%TO.P,D3,1,K*%
%TO.N,Net-(D1-K)*%
X162010000Y-41300000D03*
D13*
%TO.P,D3,2,A*%
%TO.N,Net-(D3-A)*%
X154390000Y-41300000D03*
%TD*%
D12*
%TO.P,R5,1*%
%TO.N,Net-(U1C-I)*%
X136510000Y-112200000D03*
D13*
%TO.P,R5,2*%
%TO.N,GND*%
X128890000Y-112200000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(U6C-I)*%
X140754000Y-56582000D03*
D13*
%TO.P,R4,2*%
%TO.N,GND*%
X133134000Y-56582000D03*
%TD*%
D14*
%TO.P,D13,2,A*%
%TO.N,Net-(D13-A)*%
X101055000Y-53417000D03*
D15*
%TO.P,D13,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-53417000D03*
%TD*%
D12*
%TO.P,C7,1*%
%TO.N,Net-(U3A-I)*%
X140184000Y-63012000D03*
%TO.P,C7,2*%
%TO.N,/Circuit panel/trigger step 10*%
X137684000Y-63012000D03*
%TD*%
%TO.P,C13,1*%
%TO.N,Net-(U4-CV)*%
X160700000Y-145050000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X160700000Y-142550000D03*
%TD*%
%TO.P,R25,1*%
%TO.N,Net-(D22-A)*%
X161700000Y-79000000D03*
D13*
%TO.P,R25,2*%
%TO.N,/Circuit panel/gate length*%
X154080000Y-79000000D03*
%TD*%
D14*
%TO.P,D14,2,A*%
%TO.N,Net-(D14-A)*%
X101055000Y-62942000D03*
D15*
%TO.P,D14,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-62942000D03*
%TD*%
D23*
%TO.P,RV1,5*%
%TO.N,N/C*%
X107255000Y-81685000D03*
%TO.P,RV1,4*%
X116043400Y-81685000D03*
D24*
%TO.P,RV1,3,3*%
%TO.N,unconnected-(RV1-Pad3)*%
X109109200Y-74674600D03*
%TO.P,RV1,2,2*%
%TO.N,/Front Panel/gate length*%
X111649200Y-74674600D03*
%TO.P,RV1,1,1*%
%TO.N,/Front Panel/5v*%
X114189200Y-74674600D03*
%TD*%
D13*
%TO.P,R26,2*%
%TO.N,/Front Panel/5v*%
X109188860Y-124685112D03*
D12*
%TO.P,R26,1*%
%TO.N,Net-(J1-Pad2)*%
X109188860Y-132305112D03*
%TD*%
D13*
%TO.P,R17,2*%
%TO.N,/Front Panel/Trigger_4*%
X97793860Y-76429000D03*
D12*
%TO.P,R17,1*%
%TO.N,Net-(D15-A)*%
X105413860Y-76429000D03*
%TD*%
D18*
%TO.P,SW5,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-81183000D03*
%TO.P,SW5,2,B*%
%TO.N,/Front Panel/Step_5*%
X89358860Y-81183000D03*
%TO.P,SW5,1,A*%
%TO.N,/Front Panel/Trigger_5*%
X84658860Y-81183000D03*
%TD*%
%TO.P,SW10,3,C*%
%TO.N,/Front Panel/Reset Trigger*%
X94058860Y-126571500D03*
%TO.P,SW10,2,B*%
%TO.N,/Front Panel/Step_10*%
X89358860Y-126571500D03*
%TO.P,SW10,1,A*%
%TO.N,/Front Panel/Trigger_10*%
X84658860Y-126571500D03*
%TD*%
D14*
%TO.P,D16,2,A*%
%TO.N,Net-(D16-A)*%
X101055000Y-80722000D03*
D15*
%TO.P,D16,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-80722000D03*
%TD*%
D19*
%TO.P,J9,1,Pin_1*%
%TO.N,GND*%
X161710000Y-61539531D03*
D20*
%TO.P,J9,2,Pin_2*%
%TO.N,/Circuit panel/clock rate 1*%
X161710000Y-64079531D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/Circuit panel/clock rate 2*%
X161710000Y-66619531D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/Circuit panel/gate length*%
X161710000Y-69159531D03*
%TO.P,J9,5,Pin_5*%
%TO.N,+5V*%
X161710000Y-71699531D03*
%TD*%
D16*
%TO.P,D8,1,K*%
%TO.N,Net-(D1-K)*%
X161100000Y-126700000D03*
D13*
%TO.P,D8,2,A*%
%TO.N,Net-(D8-A)*%
X161100000Y-119080000D03*
%TD*%
D12*
%TO.P,C5,1*%
%TO.N,Net-(U1C-I)*%
X134300000Y-116400000D03*
%TO.P,C5,2*%
%TO.N,/Circuit panel/trigger step 8*%
X136800000Y-116400000D03*
%TD*%
%TO.P,R12,1*%
%TO.N,Net-(U8C-I)*%
X139400000Y-98190000D03*
D13*
%TO.P,R12,2*%
%TO.N,GND*%
X139400000Y-105810000D03*
%TD*%
D12*
%TO.P,C11,1*%
%TO.N,Net-(U8E-I)*%
X155300000Y-92100000D03*
%TO.P,C11,2*%
%TO.N,/Circuit panel/trigger step 6*%
X157800000Y-92100000D03*
%TD*%
%TO.P,R11,1*%
%TO.N,Net-(U8E-I)*%
X160500000Y-130790000D03*
D13*
%TO.P,R11,2*%
%TO.N,GND*%
X160500000Y-138410000D03*
%TD*%
%TO.P,R21,2*%
%TO.N,/Front Panel/Trigger_8*%
X97158860Y-112624000D03*
D12*
%TO.P,R21,1*%
%TO.N,Net-(D19-A)*%
X104778860Y-112624000D03*
%TD*%
D16*
%TO.P,D4,1,K*%
%TO.N,Net-(D1-K)*%
X139820000Y-83930000D03*
D13*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X139820000Y-91550000D03*
%TD*%
D21*
%TO.P,U1,1,I*%
%TO.N,Net-(U1A-I)*%
X143100000Y-104600000D03*
D22*
%TO.P,U1,2,O*%
%TO.N,Net-(U1A-O)*%
X143100000Y-107140000D03*
%TO.P,U1,3,I*%
X143100000Y-109680000D03*
%TO.P,U1,4,O*%
%TO.N,Net-(D7-A)*%
X143100000Y-112220000D03*
%TO.P,U1,5,I*%
%TO.N,Net-(U1C-I)*%
X143100000Y-114760000D03*
%TO.P,U1,6,O*%
%TO.N,Net-(U1C-O)*%
X143100000Y-117300000D03*
%TO.P,U1,7,VSS*%
%TO.N,+5V*%
X143100000Y-119840000D03*
%TO.P,U1,8,O*%
%TO.N,Net-(D8-A)*%
X150720000Y-119840000D03*
%TO.P,U1,9,I*%
%TO.N,Net-(U1C-O)*%
X150720000Y-117300000D03*
%TO.P,U1,10,O*%
%TO.N,Net-(U1E-O)*%
X150720000Y-114760000D03*
%TO.P,U1,11,I*%
%TO.N,Net-(U1E-I)*%
X150720000Y-112220000D03*
%TO.P,U1,12,O*%
%TO.N,Net-(D9-A)*%
X150720000Y-109680000D03*
%TO.P,U1,13,I*%
%TO.N,Net-(U1E-O)*%
X150720000Y-107140000D03*
%TO.P,U1,14,VDD*%
%TO.N,GND*%
X150720000Y-104600000D03*
%TD*%
D21*
%TO.P,U8,1,I*%
%TO.N,Net-(U8A-I)*%
X143100000Y-84200000D03*
D22*
%TO.P,U8,2,O*%
%TO.N,Net-(U8A-O)*%
X143100000Y-86740000D03*
%TO.P,U8,3,I*%
X143100000Y-89280000D03*
%TO.P,U8,4,O*%
%TO.N,Net-(D4-A)*%
X143100000Y-91820000D03*
%TO.P,U8,5,I*%
%TO.N,Net-(U8C-I)*%
X143100000Y-94360000D03*
%TO.P,U8,6,O*%
%TO.N,Net-(U8C-O)*%
X143100000Y-96900000D03*
%TO.P,U8,7,VSS*%
%TO.N,+5V*%
X143100000Y-99440000D03*
%TO.P,U8,8,O*%
%TO.N,Net-(D5-A)*%
X150720000Y-99440000D03*
%TO.P,U8,9,I*%
%TO.N,Net-(U8C-O)*%
X150720000Y-96900000D03*
%TO.P,U8,10,O*%
%TO.N,Net-(U8E-O)*%
X150720000Y-94360000D03*
%TO.P,U8,11,I*%
%TO.N,Net-(U8E-I)*%
X150720000Y-91820000D03*
%TO.P,U8,12,O*%
%TO.N,Net-(D6-A)*%
X150720000Y-89280000D03*
%TO.P,U8,13,I*%
%TO.N,Net-(U8E-O)*%
X150720000Y-86740000D03*
%TO.P,U8,14,VDD*%
%TO.N,GND*%
X150720000Y-84200000D03*
%TD*%
D12*
%TO.P,C1,1*%
%TO.N,Net-(U1A-I)*%
X154700000Y-102900000D03*
%TO.P,C1,2*%
%TO.N,/Circuit panel/trigger step 7*%
X157200000Y-102900000D03*
%TD*%
%TO.P,R9,1*%
%TO.N,/Circuit panel/clock in*%
X154400000Y-45300000D03*
D13*
%TO.P,R9,2*%
%TO.N,GND*%
X162020000Y-45300000D03*
%TD*%
D14*
%TO.P,D21,2,A*%
%TO.N,Net-(D21-A)*%
X101055000Y-126315000D03*
D15*
%TO.P,D21,1,K*%
%TO.N,/Front Panel/Ground*%
X98515000Y-126315000D03*
%TD*%
D21*
%TO.P,U6,1,I*%
%TO.N,Net-(U6A-I)*%
X143400000Y-42500000D03*
D22*
%TO.P,U6,2,O*%
%TO.N,Net-(U6A-O)*%
X143400000Y-45040000D03*
%TO.P,U6,3,I*%
X143400000Y-47580000D03*
%TO.P,U6,4,O*%
%TO.N,Net-(D1-A)*%
X143400000Y-50120000D03*
%TO.P,U6,5,I*%
%TO.N,Net-(U6C-I)*%
X143400000Y-52660000D03*
%TO.P,U6,6,O*%
%TO.N,Net-(U6C-O)*%
X143400000Y-55200000D03*
%TO.P,U6,7,VSS*%
%TO.N,+5V*%
X143400000Y-57740000D03*
%TO.P,U6,8,O*%
%TO.N,Net-(D2-A)*%
X151020000Y-57740000D03*
%TO.P,U6,9,I*%
%TO.N,Net-(U6C-O)*%
X151020000Y-55200000D03*
%TO.P,U6,10,O*%
%TO.N,Net-(U6E-O)*%
X151020000Y-52660000D03*
%TO.P,U6,11,I*%
%TO.N,Net-(U6E-I)*%
X151020000Y-50120000D03*
%TO.P,U6,12,O*%
%TO.N,Net-(D3-A)*%
X151020000Y-47580000D03*
%TO.P,U6,13,I*%
%TO.N,Net-(U6E-O)*%
X151020000Y-45040000D03*
%TO.P,U6,14,VDD*%
%TO.N,GND*%
X151020000Y-42500000D03*
%TD*%
D16*
%TO.P,D9,1,K*%
%TO.N,Net-(D1-K)*%
X162110000Y-86400000D03*
D13*
%TO.P,D9,2,A*%
%TO.N,Net-(D9-A)*%
X154490000Y-86400000D03*
%TD*%
D16*
%TO.P,C9,1*%
%TO.N,/Circuit panel/clock rate 2*%
X152900000Y-143500000D03*
D12*
%TO.P,C9,2*%
%TO.N,GND*%
X155400000Y-143500000D03*
%TD*%
D20*
%TO.P,J7,4,Pin_4*%
%TO.N,/Front Panel/clock in*%
X80218860Y-122941000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/Front Panel/Reset In*%
X80218860Y-120401000D03*
%TO.P,J7,2,Pin_2*%
%TO.N,/Front Panel/Reset Trigger*%
X80218860Y-117861000D03*
D19*
%TO.P,J7,1,Pin_1*%
%TO.N,/Front Panel/Gate out*%
X80218860Y-115321000D03*
%TD*%
D20*
%TO.P,J4,10,Pin_10*%
%TO.N,/Front Panel/Step_1*%
X80297000Y-61951000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/Front Panel/Step2*%
X80297000Y-64491000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/Front Panel/Step_3*%
X80297000Y-67031000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/Front Panel/Step_4*%
X80297000Y-69571000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/Front Panel/Step_5*%
X80297000Y-72111000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/Front Panel/Step_6*%
X80297000Y-74651000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Front Panel/Step_7*%
X80297000Y-77191000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Front Panel/Step_8*%
X80297000Y-79731000D03*
%TO.P,J4,2,Pin_2*%
%TO.N,/Front Panel/Step_9*%
X80297000Y-82271000D03*
D19*
%TO.P,J4,1,Pin_1*%
%TO.N,/Front Panel/Step_10*%
X80297000Y-84811000D03*
%TD*%
D20*
%TO.P,J11,10,Pin_10*%
%TO.N,/Front Panel/Trigger_1*%
X115808860Y-91471000D03*
%TO.P,J11,9,Pin_9*%
%TO.N,/Front Panel/Trigger_2*%
X115808860Y-94011000D03*
%TO.P,J11,8,Pin_8*%
%TO.N,/Front Panel/Trigger_3*%
X115808860Y-96551000D03*
%TO.P,J11,7,Pin_7*%
%TO.N,/Front Panel/Trigger_4*%
X115808860Y-99091000D03*
%TO.P,J11,6,Pin_6*%
%TO.N,/Front Panel/Trigger_5*%
X115808860Y-101631000D03*
%TO.P,J11,5,Pin_5*%
%TO.N,/Front Panel/Trigger_6*%
X115808860Y-104171000D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/Front Panel/Trigger_7*%
X115808860Y-106711000D03*
%TO.P,J11,3,Pin_3*%
%TO.N,/Front Panel/Trigger_8*%
X115808860Y-109251000D03*
%TO.P,J11,2,Pin_2*%
%TO.N,/Front Panel/Trigger_9*%
X115808860Y-111791000D03*
D19*
%TO.P,J11,1,Pin_1*%
%TO.N,/Front Panel/Trigger_10*%
X115808860Y-114331000D03*
%TD*%
D20*
%TO.P,J6,5,Pin_5*%
%TO.N,/Front Panel/5v*%
X116338860Y-72093000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/Front Panel/gate length*%
X116338860Y-69553000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/Front Panel/clock rate 1*%
X116338860Y-67013000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,/Front Panel/clock rate 2*%
X116338860Y-64473000D03*
D19*
%TO.P,J6,1,Pin_1*%
%TO.N,/Front Panel/Ground*%
X116338860Y-61933000D03*
%TD*%
D25*
%TO.P,H2,1,Gate*%
%TO.N,unconnected-(H2-Gate-Pad1)*%
X150660000Y-128340000D03*
%TO.P,H2,2,Gate*%
%TO.N,unconnected-(H2-Gate-Pad2)*%
X150660000Y-125800000D03*
%TO.P,H2,3,CV*%
%TO.N,unconnected-(H2-CV-Pad3)*%
X148120000Y-128340000D03*
%TO.P,H2,4,CV*%
%TO.N,unconnected-(H2-CV-Pad4)*%
X148120000Y-125800000D03*
%TO.P,H2,5,+5V*%
%TO.N,+5V*%
X145580000Y-128340000D03*
%TO.P,H2,6,+5v*%
X145580000Y-125800000D03*
%TO.P,H2,7,+12V*%
%TO.N,unconnected-(H2-+12V-Pad7)*%
X143040000Y-128340000D03*
%TO.P,H2,8,+12V*%
%TO.N,unconnected-(H2-+12V-Pad8)*%
X143040000Y-125800000D03*
%TO.P,H2,9,GND*%
%TO.N,GND*%
X140500000Y-128340000D03*
%TO.P,H2,10,GND*%
X140500000Y-125800000D03*
%TO.P,H2,11,GND*%
X137960000Y-128340000D03*
%TO.P,H2,12,GND*%
X137960000Y-125800000D03*
%TO.P,H2,13,GND*%
X135420000Y-128340000D03*
%TO.P,H2,14,GND*%
X135420000Y-125800000D03*
%TO.P,H2,15,-12V*%
%TO.N,unconnected-(H2--12V-Pad15)*%
X132880000Y-128340000D03*
%TO.P,H2,16,-12V*%
%TO.N,unconnected-(H2--12V-Pad16)*%
X132880000Y-125800000D03*
%TD*%
D26*
%TO.N,Net-(D1-K)*%
X155300000Y-67400000D03*
X147200500Y-69100000D03*
X134600000Y-111800000D03*
X153000000Y-67400000D03*
X137000000Y-110080500D03*
%TO.N,/Circuit panel/clock in*%
X127700000Y-57300000D03*
X124200000Y-116300000D03*
%TO.N,/Circuit panel/trigger reset*%
X131280000Y-111911643D03*
X131280000Y-114611643D03*
%TO.N,/Circuit panel/reset in*%
X130306154Y-112485489D03*
%TO.N,Net-(U2-CLK)*%
X132500000Y-111900000D03*
X133200000Y-110000000D03*
%TO.N,/Circuit panel/clock rate 1*%
X157100000Y-137400000D03*
X156500000Y-100400000D03*
X156600000Y-97400000D03*
X159000000Y-78600000D03*
%TO.N,Net-(U1A-I)*%
X151380000Y-102811643D03*
%TO.N,/Circuit panel/step 7*%
X129099500Y-77100000D03*
%TO.N,/Circuit panel/step 8*%
X129699500Y-79400000D03*
%TO.N,/Circuit panel/step 4*%
X129200000Y-69400000D03*
%TO.N,/Circuit panel/step 9*%
X130749500Y-82200000D03*
%TO.N,/Circuit panel/step 5*%
X129549500Y-71900000D03*
%TO.N,/Circuit panel/step 10*%
X132000000Y-84600000D03*
%TO.N,Net-(D22-A)*%
X147200000Y-76300000D03*
%TO.N,/Circuit panel/gate_out*%
X150800000Y-82500000D03*
%TO.N,/Circuit panel/trigger step 10*%
X158900000Y-109600000D03*
%TO.N,/Circuit panel/trigger step 4*%
X152700000Y-99000000D03*
%TO.N,/Circuit panel/trigger step 5*%
X152500000Y-100900000D03*
%TO.N,/Front Panel/Step_6*%
X86409524Y-79715562D03*
%TO.N,/Circuit panel/trigger step 2*%
X159600000Y-90300000D03*
%TO.N,GND*%
X148700000Y-60100000D03*
X148700000Y-61900000D03*
X146880000Y-102311643D03*
%TO.N,Net-(D22-K)*%
X147200500Y-71200000D03*
%TD*%
D27*
%TO.N,Net-(D1-K)*%
X160460000Y-74540000D02*
X161320000Y-75400000D01*
X150162944Y-67400000D02*
X153000000Y-67400000D01*
X137000000Y-110080500D02*
X136319500Y-110080500D01*
X147200500Y-69100000D02*
X148462944Y-69100000D01*
X156600000Y-67400000D02*
X160460000Y-71260000D01*
X163220000Y-42510000D02*
X163220000Y-56990000D01*
X163220000Y-56990000D02*
X162210000Y-58000000D01*
X162010000Y-41300000D02*
X163220000Y-42510000D01*
X148462944Y-69100000D02*
X150162944Y-67400000D01*
X155300000Y-67400000D02*
X156600000Y-67400000D01*
X160460000Y-71260000D02*
X160460000Y-74540000D01*
X136319500Y-110080500D02*
X134600000Y-111800000D01*
%TO.N,Net-(D5-A)*%
X154190000Y-82700000D02*
X152320000Y-84570000D01*
X151617056Y-85540000D02*
X149660000Y-85540000D01*
X152320000Y-84570000D02*
X152320000Y-84837056D01*
X148520000Y-86680000D02*
X148520000Y-97240000D01*
X152320000Y-84837056D02*
X151617056Y-85540000D01*
X148520000Y-97240000D02*
X150720000Y-99440000D01*
X149660000Y-85540000D02*
X148520000Y-86680000D01*
%TO.N,Net-(D6-A)*%
X155390000Y-82202943D02*
X155390000Y-83802943D01*
X152620000Y-79432943D02*
X155390000Y-82202943D01*
X152400000Y-86792943D02*
X152400000Y-87600000D01*
X152400000Y-87600000D02*
X150720000Y-89280000D01*
X152620000Y-76480000D02*
X152620000Y-79432943D01*
X153700000Y-75400000D02*
X152620000Y-76480000D01*
X155390000Y-83802943D02*
X152400000Y-86792943D01*
%TO.N,Net-(D7-A)*%
X140700000Y-117710000D02*
X140700000Y-114620000D01*
X137710000Y-120700000D02*
X140700000Y-117710000D01*
X140700000Y-114620000D02*
X143100000Y-112220000D01*
%TO.N,Net-(D8-A)*%
X151160000Y-119400000D02*
X150720000Y-119840000D01*
X161100000Y-119080000D02*
X160780000Y-119400000D01*
%TO.N,Net-(D11-K)*%
X132910000Y-133600000D02*
X125600000Y-126290000D01*
X136290000Y-133600000D02*
X132910000Y-133600000D01*
%TO.N,Net-(D11-A)*%
X136857531Y-139587531D02*
X131277531Y-139587531D01*
X138230000Y-140960000D02*
X136857531Y-139587531D01*
X131277531Y-139587531D02*
X125600000Y-133910000D01*
%TO.N,/Circuit panel/clock in*%
X125590000Y-122547531D02*
X125590000Y-123749612D01*
X139500000Y-134648528D02*
X139500000Y-140960000D01*
X125182233Y-59600000D02*
X124200000Y-60582233D01*
X125590000Y-123749612D02*
X132851472Y-131011084D01*
X124200000Y-60582233D02*
X124200000Y-116300000D01*
X127700000Y-59600000D02*
X125182233Y-59600000D01*
X127700000Y-57300000D02*
X127700000Y-59600000D01*
X135862556Y-131011084D02*
X139500000Y-134648528D01*
X124200000Y-116300000D02*
X124200000Y-116400000D01*
X132851472Y-131011084D02*
X135862556Y-131011084D01*
%TO.N,+5V*%
X145600000Y-99600000D02*
X145600000Y-88000000D01*
X158700000Y-60100000D02*
X159600000Y-61000000D01*
X143100000Y-119840000D02*
X145540000Y-119840000D01*
X145540000Y-57740000D02*
X145600000Y-57800000D01*
X159600000Y-61000000D02*
X159600000Y-69551472D01*
X145580000Y-99620000D02*
X145600000Y-99600000D01*
X143400000Y-78800000D02*
X145600000Y-78800000D01*
X135780000Y-88080000D02*
X145520000Y-88080000D01*
X145580000Y-125800000D02*
X145580000Y-119800000D01*
X149831371Y-60100000D02*
X158700000Y-60100000D01*
X161710000Y-71661472D02*
X161710000Y-71699531D01*
X145400000Y-99440000D02*
X145580000Y-99620000D01*
X145600000Y-61000000D02*
X145600000Y-57800000D01*
X145600000Y-78800000D02*
X145600000Y-61000000D01*
X149031371Y-60900000D02*
X149831371Y-60100000D01*
X145540000Y-119840000D02*
X145580000Y-119800000D01*
X133420000Y-90440000D02*
X135780000Y-88080000D01*
X140770000Y-143020000D02*
X137990000Y-145800000D01*
X145700000Y-60900000D02*
X149031371Y-60900000D01*
X145600000Y-88000000D02*
X145600000Y-78800000D01*
X145520000Y-88080000D02*
X145600000Y-88000000D01*
X145600000Y-61000000D02*
X145700000Y-60900000D01*
X145580000Y-119800000D02*
X145580000Y-99620000D01*
X140770000Y-140960000D02*
X140770000Y-143020000D01*
X143100000Y-99440000D02*
X145400000Y-99440000D01*
X159600000Y-69551472D02*
X161710000Y-71661472D01*
X143400000Y-57740000D02*
X145540000Y-57740000D01*
%TO.N,/Circuit panel/trigger reset*%
X131820000Y-94580000D02*
X133420000Y-92980000D01*
X124112469Y-118945062D02*
X124112469Y-145712469D01*
X124112469Y-145712469D02*
X126700000Y-148300000D01*
X131280000Y-114611643D02*
X131180000Y-114611643D01*
X125590000Y-117467531D02*
X128445888Y-114611643D01*
X131280000Y-111911643D02*
X131820000Y-111371643D01*
X128445888Y-114611643D02*
X131280000Y-114611643D01*
X125590000Y-117467531D02*
X124112469Y-118945062D01*
X126700000Y-148300000D02*
X137490000Y-148300000D01*
X131820000Y-111371643D02*
X131820000Y-94580000D01*
X137490000Y-148300000D02*
X144730000Y-141060000D01*
%TO.N,/Circuit panel/reset in*%
X133100000Y-130411084D02*
X136111084Y-130411084D01*
X136111084Y-130411084D02*
X146000000Y-140300000D01*
X130306154Y-111919097D02*
X130080000Y-111692943D01*
X130080000Y-111692943D02*
X130080000Y-91220000D01*
X132800000Y-83119129D02*
X131234000Y-81553129D01*
X126840000Y-124151084D02*
X133100000Y-130411084D01*
X125590000Y-120007531D02*
X126840000Y-121257531D01*
X146000000Y-140300000D02*
X146000000Y-141060000D01*
X130306154Y-112485489D02*
X130306154Y-111919097D01*
X131234000Y-55410000D02*
X133110000Y-53534000D01*
X132800000Y-88500000D02*
X132800000Y-83119129D01*
X131234000Y-81553129D02*
X131234000Y-55410000D01*
X126840000Y-121257531D02*
X126840000Y-124151084D01*
X130080000Y-91220000D02*
X132800000Y-88500000D01*
%TO.N,/Circuit panel/clock rate 2*%
X161710000Y-66619531D02*
X163560000Y-68469531D01*
X127420000Y-140787531D02*
X132500000Y-140787531D01*
X163300000Y-147900000D02*
X157300000Y-147900000D01*
X157300000Y-147900000D02*
X152900000Y-143500000D01*
X132500000Y-140787531D02*
X135040000Y-143327531D01*
X163560000Y-147640000D02*
X163300000Y-147900000D01*
X163560000Y-68469531D02*
X163560000Y-147640000D01*
%TO.N,Net-(U2-CLK)*%
X132500000Y-111900000D02*
X132500000Y-110700000D01*
X132500000Y-110700000D02*
X133200000Y-110000000D01*
%TO.N,/Circuit panel/clock rate 1*%
X157500000Y-90900000D02*
X157302943Y-90900000D01*
X156500000Y-100400000D02*
X156000000Y-100900000D01*
X156600000Y-97400000D02*
X156600000Y-97100000D01*
X157302943Y-90900000D02*
X156600000Y-91602943D01*
X156000000Y-105602943D02*
X157600000Y-107202943D01*
X157100000Y-137300000D02*
X157100000Y-137400000D01*
X157100000Y-137400000D02*
X157000000Y-137400000D01*
X159000000Y-78600000D02*
X157500000Y-80100000D01*
X156600000Y-91602943D02*
X156600000Y-97400000D01*
X157600000Y-107202943D02*
X157600000Y-136800000D01*
X157600000Y-136800000D02*
X157100000Y-137300000D01*
X161710000Y-64079531D02*
X161710000Y-64690000D01*
X157500000Y-80100000D02*
X157500000Y-90900000D01*
X157000000Y-137400000D02*
X157200000Y-137200000D01*
X156000000Y-100900000D02*
X156000000Y-105602943D01*
%TO.N,Net-(U1A-I)*%
X151468357Y-102900000D02*
X151380000Y-102811643D01*
X154700000Y-102900000D02*
X151468357Y-102900000D01*
%TO.N,Net-(U1A-O)*%
X143100000Y-109680000D02*
X143100000Y-107140000D01*
%TO.N,Net-(U1E-O)*%
X149120000Y-113160000D02*
X150720000Y-114760000D01*
X150320000Y-107140000D02*
X149120000Y-108340000D01*
X149120000Y-108340000D02*
X149120000Y-113160000D01*
X150720000Y-107140000D02*
X150320000Y-107140000D01*
%TO.N,Net-(U1E-I)*%
X154800000Y-119300000D02*
X156200000Y-120700000D01*
X154800000Y-116120000D02*
X154800000Y-119300000D01*
X150720000Y-112220000D02*
X153300000Y-112220000D01*
X153300000Y-112220000D02*
X156000000Y-114920000D01*
X156000000Y-114920000D02*
X154800000Y-116120000D01*
%TO.N,/Circuit panel/step 7*%
X129099500Y-77100000D02*
X125760000Y-77100000D01*
X125760000Y-77100000D02*
X125700000Y-77040000D01*
%TO.N,/Circuit panel/step 8*%
X129699500Y-79400000D02*
X129519500Y-79580000D01*
X129519500Y-79580000D02*
X125700000Y-79580000D01*
%TO.N,/Circuit panel/step 4*%
X125720000Y-69400000D02*
X125700000Y-69420000D01*
X129200000Y-69400000D02*
X125720000Y-69400000D01*
%TO.N,/Circuit panel/step 9*%
X130669500Y-82120000D02*
X125700000Y-82120000D01*
X130749500Y-82200000D02*
X130669500Y-82120000D01*
%TO.N,/Circuit panel/step 5*%
X129549500Y-71900000D02*
X125760000Y-71900000D01*
X125760000Y-71900000D02*
X125700000Y-71960000D01*
%TO.N,/Circuit panel/step 10*%
X132000000Y-84600000D02*
X131940000Y-84660000D01*
X131940000Y-84660000D02*
X125700000Y-84660000D01*
%TO.N,Net-(D22-A)*%
X151020000Y-76260000D02*
X147240000Y-76260000D01*
X147240000Y-76260000D02*
X147200000Y-76300000D01*
%TO.N,/Circuit panel/gate_out*%
X150800000Y-79020000D02*
X151020000Y-78800000D01*
X150800000Y-82500000D02*
X150800000Y-79020000D01*
%TO.N,Net-(U6C-I)*%
X140754000Y-56582000D02*
X138914000Y-56582000D01*
X138914000Y-56582000D02*
X135534000Y-59962000D01*
X140754000Y-55306000D02*
X143400000Y-52660000D01*
X140754000Y-56582000D02*
X140754000Y-55306000D01*
%TO.N,Net-(U6E-O)*%
X151020000Y-45040000D02*
X149420000Y-46640000D01*
X149420000Y-51060000D02*
X151020000Y-52660000D01*
X149420000Y-46640000D02*
X149420000Y-51060000D01*
%TO.N,Net-(U6E-I)*%
X160950000Y-53900000D02*
X162000000Y-53900000D01*
X151020000Y-50120000D02*
X152240000Y-48900000D01*
X157150000Y-50100000D02*
X160950000Y-53900000D01*
X152240000Y-48900000D02*
X155950000Y-48900000D01*
X155950000Y-48900000D02*
X157150000Y-50100000D01*
%TO.N,Net-(U8A-I)*%
X143100000Y-83528000D02*
X143100000Y-84200000D01*
X135034000Y-85362000D02*
X139784000Y-80612000D01*
X139784000Y-80612000D02*
X140184000Y-80612000D01*
X140184000Y-80612000D02*
X143100000Y-83528000D01*
%TO.N,Net-(U8C-I)*%
X140350000Y-97240000D02*
X139400000Y-98190000D01*
X140350000Y-94300000D02*
X140350000Y-97240000D01*
%TO.N,Net-(U8E-O)*%
X149120000Y-92760000D02*
X149120000Y-88340000D01*
X149120000Y-88340000D02*
X150720000Y-86740000D01*
X150720000Y-94360000D02*
X149120000Y-92760000D01*
%TO.N,Net-(U8E-I)*%
X160662233Y-97401643D02*
X161749410Y-97401643D01*
X157719728Y-97411643D02*
X160652233Y-97411643D01*
X156931371Y-98200000D02*
X157719728Y-97411643D01*
X155300000Y-92100000D02*
X153900000Y-93500000D01*
X154688357Y-98200000D02*
X156931371Y-98200000D01*
X162900000Y-98552233D02*
X162900000Y-128390000D01*
X153900000Y-97411643D02*
X154688357Y-98200000D01*
X153900000Y-93500000D02*
X153900000Y-97411643D01*
X162900000Y-128390000D02*
X160500000Y-130790000D01*
X150720000Y-91820000D02*
X155020000Y-91820000D01*
X160652233Y-97411643D02*
X160662233Y-97401643D01*
X161749410Y-97401643D02*
X162900000Y-98552233D01*
X155020000Y-91820000D02*
X155300000Y-92100000D01*
%TO.N,/Circuit panel/trigger step 10*%
X161500000Y-114160000D02*
X158900000Y-111560000D01*
X158900000Y-111560000D02*
X158900000Y-109600000D01*
X158900000Y-109600000D02*
X158900000Y-109500000D01*
%TO.N,/Circuit panel/trigger step 4*%
X152800000Y-99400000D02*
X153280000Y-98920000D01*
X153280000Y-98920000D02*
X161500000Y-98920000D01*
%TO.N,/Circuit panel/trigger step 5*%
X152500000Y-100900000D02*
X153880000Y-99520000D01*
X161500000Y-101300000D02*
X161500000Y-101460000D01*
X153880000Y-99520000D02*
X159720000Y-99520000D01*
X159720000Y-99520000D02*
X161500000Y-101300000D01*
D28*
%TO.N,/Front Panel/Ground*%
X100208860Y-145808140D02*
X97960000Y-148057000D01*
X108110000Y-148057000D02*
X97960000Y-148057000D01*
X87810000Y-148057000D02*
X97960000Y-148057000D01*
X99285000Y-127085000D02*
X99285000Y-136072811D01*
X100208860Y-136996671D02*
X100208860Y-145808140D01*
X98515000Y-126315000D02*
X99285000Y-127085000D01*
X99285000Y-136072811D02*
X100208860Y-136996671D01*
D27*
%TO.N,Net-(D21-A)*%
X105758860Y-132389000D02*
X105758860Y-131018860D01*
X105758860Y-131018860D02*
X101055000Y-126315000D01*
D28*
%TO.N,/Front Panel/Trigger_9*%
X97158860Y-121514000D02*
X88727360Y-121514000D01*
X109029000Y-112243000D02*
X115356860Y-112243000D01*
X115356860Y-112243000D02*
X115808860Y-111791000D01*
X88727360Y-121514000D02*
X84658860Y-117445500D01*
X97158860Y-121514000D02*
X99758000Y-121514000D01*
X99758000Y-121514000D02*
X109029000Y-112243000D01*
%TO.N,/Front Panel/Trigger_8*%
X88963360Y-112624000D02*
X84658860Y-108319500D01*
X97158860Y-112624000D02*
X88963360Y-112624000D01*
X98839860Y-110943000D02*
X114116860Y-110943000D01*
X97158860Y-112624000D02*
X98839860Y-110943000D01*
X114116860Y-110943000D02*
X115808860Y-109251000D01*
%TO.N,/Front Panel/Trigger_7*%
X115356860Y-107163000D02*
X115808860Y-106711000D01*
X104382860Y-107163000D02*
X115356860Y-107163000D01*
X100318860Y-103099000D02*
X104382860Y-107163000D01*
X88564360Y-103099000D02*
X84658860Y-99193500D01*
X97158860Y-103099000D02*
X88564360Y-103099000D01*
X97158860Y-103099000D02*
X100318860Y-103099000D01*
%TO.N,/Front Panel/Trigger_6*%
X98700370Y-94209000D02*
X109114370Y-104623000D01*
X109114370Y-104623000D02*
X115356860Y-104623000D01*
X88800360Y-94209000D02*
X84658860Y-90067500D01*
X97569000Y-94209000D02*
X88800360Y-94209000D01*
X97569000Y-94209000D02*
X98700370Y-94209000D01*
X115356860Y-104623000D02*
X115808860Y-104171000D01*
%TO.N,/Front Panel/Trigger_5*%
X99601000Y-85319000D02*
X115808860Y-101526860D01*
X97158860Y-85319000D02*
X95222748Y-85319000D01*
X95222748Y-85319000D02*
X91358860Y-81455112D01*
X91358860Y-80354572D02*
X89809400Y-78805112D01*
X115808860Y-101526860D02*
X115808860Y-101631000D01*
X84844717Y-78805112D02*
X84658860Y-78990969D01*
X89809400Y-78805112D02*
X84844717Y-78805112D01*
X91358860Y-81455112D02*
X91358860Y-80354572D01*
X97158860Y-85319000D02*
X99601000Y-85319000D01*
X84658860Y-78990969D02*
X84658860Y-81183000D01*
%TO.N,/Front Panel/Trigger_4*%
X114960860Y-98243000D02*
X115808860Y-99091000D01*
X97793860Y-76429000D02*
X89030860Y-76429000D01*
X99347000Y-76429000D02*
X103157000Y-80239000D01*
X114049000Y-98243000D02*
X114960860Y-98243000D01*
X103157000Y-80239000D02*
X103157000Y-87351000D01*
X103157000Y-87351000D02*
X114049000Y-98243000D01*
X97793860Y-76429000D02*
X99347000Y-76429000D01*
X89030860Y-76429000D02*
X84658860Y-72057000D01*
%TO.N,/Front Panel/Trigger_3*%
X103857000Y-79949051D02*
X103857000Y-82436950D01*
X97158860Y-67539000D02*
X89266860Y-67539000D01*
X96738860Y-68536469D02*
X96738860Y-72830911D01*
X113508860Y-94146860D02*
X115808860Y-96446860D01*
X89266860Y-67539000D02*
X84658860Y-62931000D01*
X113508860Y-92088810D02*
X113508860Y-94146860D01*
X97158860Y-67539000D02*
X97736329Y-67539000D01*
X96738860Y-72830911D02*
X103857000Y-79949051D01*
X103857000Y-82436950D02*
X113508860Y-92088810D01*
X115808860Y-96446860D02*
X115808860Y-96551000D01*
X97736329Y-67539000D02*
X96738860Y-68536469D01*
%TO.N,/Front Panel/Trigger_2*%
X102888860Y-77990962D02*
X104557000Y-79659102D01*
X102888860Y-71334860D02*
X102888860Y-77990962D01*
X88867860Y-58014000D02*
X84658860Y-53805000D01*
X96343860Y-58829000D02*
X96343860Y-64789860D01*
X104557000Y-79659102D02*
X104557000Y-82147000D01*
X97158860Y-58014000D02*
X96343860Y-58829000D01*
X96343860Y-64789860D02*
X102888860Y-71334860D01*
X97158860Y-58014000D02*
X88867860Y-58014000D01*
X104557000Y-82147000D02*
X116365000Y-93955000D01*
%TO.N,/Front Panel/Trigger_1*%
X105257000Y-79369153D02*
X109547153Y-79369153D01*
X89103860Y-49124000D02*
X84658860Y-44679000D01*
X103528860Y-68056767D02*
X103588860Y-68116767D01*
X103588860Y-77701013D02*
X105257000Y-79369153D01*
X103528860Y-53508860D02*
X103528860Y-68056767D01*
X103588860Y-68116767D02*
X103588860Y-77701013D01*
X103588860Y-53448860D02*
X103528860Y-53508860D01*
X116365000Y-86187000D02*
X116365000Y-90914860D01*
X99264000Y-49124000D02*
X103588860Y-53448860D01*
X97158860Y-49124000D02*
X89103860Y-49124000D01*
X116365000Y-90914860D02*
X115808860Y-91471000D01*
X109547153Y-79369153D02*
X116365000Y-86187000D01*
X97158860Y-49124000D02*
X99264000Y-49124000D01*
%TO.N,/Front Panel/clock rate 2*%
X111675000Y-46326617D02*
X112017860Y-45983757D01*
X116338860Y-64473000D02*
X111675000Y-59809140D01*
X111675000Y-59809140D02*
X111675000Y-46326617D01*
%TO.N,/Front Panel/clock rate 1*%
X116338860Y-67013000D02*
X117665000Y-65686860D01*
X117665000Y-65686860D02*
X117665000Y-56769347D01*
X117665000Y-56769347D02*
X115408153Y-54512500D01*
X115304650Y-54512500D02*
X114015000Y-53222850D01*
X114015000Y-46526617D02*
X114557860Y-45983757D01*
X114015000Y-53222850D02*
X114015000Y-46526617D01*
X115408153Y-54512500D02*
X115304650Y-54512500D01*
D27*
%TO.N,/Front Panel/Reset Trigger*%
X85162972Y-122805112D02*
X80218860Y-117861000D01*
X94058860Y-126571500D02*
X90292472Y-122805112D01*
X90292472Y-122805112D02*
X85162972Y-122805112D01*
D28*
%TO.N,/Front Panel/Step_6*%
X86409524Y-79715562D02*
X86818860Y-80124898D01*
X87409000Y-83479140D02*
X87409000Y-85827000D01*
X86818860Y-82889000D02*
X87409000Y-83479140D01*
X87917000Y-86335000D02*
X87917000Y-88625640D01*
X87409000Y-85827000D02*
X87917000Y-86335000D01*
X87917000Y-88625640D02*
X89358860Y-90067500D01*
X86818860Y-80124898D02*
X86818860Y-82889000D01*
D27*
%TO.N,/Circuit panel/trigger step 2*%
X161500000Y-93840000D02*
X159780000Y-92120000D01*
X159780000Y-92120000D02*
X159780000Y-90480000D01*
X159780000Y-90480000D02*
X159600000Y-90300000D01*
%TO.N,GND*%
X132690000Y-42700000D02*
X134500000Y-44510000D01*
X153300000Y-104600000D02*
X156000000Y-107300000D01*
X146200000Y-99848528D02*
X146200000Y-84200000D01*
X132690000Y-41210000D02*
X132690000Y-42700000D01*
X160700000Y-138610000D02*
X160500000Y-138410000D01*
X139293000Y-73052000D02*
X139293000Y-74616000D01*
X139400000Y-104040000D02*
X133420000Y-98060000D01*
X133300000Y-40600000D02*
X132690000Y-41210000D01*
X128890000Y-112200000D02*
X130090000Y-113400000D01*
X151167619Y-129565500D02*
X152000000Y-128733119D01*
X136182000Y-53534000D02*
X140730000Y-53534000D01*
X134500000Y-55216000D02*
X133134000Y-56582000D01*
X146880000Y-102380000D02*
X146880000Y-102311643D01*
X146200000Y-61900000D02*
X146200000Y-84200000D01*
X143910000Y-133600000D02*
X143910000Y-131750000D01*
X148600000Y-104100000D02*
X146880000Y-102380000D01*
X148800000Y-42500000D02*
X151020000Y-42500000D01*
X143910000Y-131750000D02*
X140500000Y-128340000D01*
X152000000Y-125100000D02*
X148400000Y-121500000D01*
X148800000Y-53900000D02*
X154380000Y-53900000D01*
X150400000Y-129565500D02*
X151167619Y-129565500D01*
X139500000Y-115910000D02*
X138300000Y-114710000D01*
X148700000Y-61900000D02*
X148700000Y-63200000D01*
X133134000Y-56582000D02*
X136182000Y-53534000D01*
X136167000Y-77742000D02*
X135034000Y-77742000D01*
X131834000Y-57882000D02*
X131834000Y-65593000D01*
X152000000Y-128733119D02*
X152000000Y-125100000D01*
X150400000Y-129565500D02*
X155400000Y-134565500D01*
X125800000Y-109110000D02*
X128890000Y-112200000D01*
X136990000Y-113400000D02*
X139500000Y-115910000D01*
X134500000Y-44510000D02*
X134500000Y-55216000D01*
X148700000Y-42600000D02*
X148800000Y-42500000D01*
X161710000Y-61539531D02*
X161710000Y-61230000D01*
X148700000Y-61900000D02*
X146200000Y-61900000D01*
X148700000Y-53800000D02*
X148800000Y-53900000D01*
X160700000Y-142550000D02*
X160700000Y-138610000D01*
X132729000Y-66488000D02*
X139293000Y-73052000D01*
X148400000Y-121500000D02*
X148400000Y-104300000D01*
X149100000Y-104600000D02*
X150720000Y-104600000D01*
X146180000Y-101680000D02*
X146180000Y-99868528D01*
X148700000Y-53800000D02*
X148700000Y-42600000D01*
X130090000Y-113400000D02*
X136990000Y-113400000D01*
X146180000Y-99868528D02*
X146200000Y-99848528D01*
X148700000Y-63200000D02*
X149060000Y-63560000D01*
X150720000Y-104600000D02*
X153300000Y-104600000D01*
X139293000Y-74616000D02*
X136167000Y-77742000D01*
X139400000Y-105810000D02*
X139400000Y-104040000D01*
X133134000Y-56582000D02*
X131834000Y-57882000D01*
X155400000Y-134565500D02*
X155400000Y-143500000D01*
X131834000Y-65593000D02*
X132729000Y-66488000D01*
X149060000Y-63560000D02*
X151020000Y-63560000D01*
X141725500Y-129565500D02*
X150400000Y-129565500D01*
X159750000Y-143500000D02*
X160700000Y-142550000D01*
X138300000Y-114710000D02*
X138300000Y-106910000D01*
X155400000Y-143500000D02*
X159750000Y-143500000D01*
X146880000Y-102311643D02*
X146811643Y-102311643D01*
X151020000Y-42500000D02*
X159220000Y-42500000D01*
X148400000Y-104300000D02*
X148600000Y-104100000D01*
X125800000Y-108220000D02*
X125800000Y-109110000D01*
X140500000Y-128340000D02*
X141725500Y-129565500D01*
X149120000Y-40600000D02*
X133300000Y-40600000D01*
X146200000Y-84200000D02*
X150720000Y-84200000D01*
X159220000Y-42500000D02*
X162020000Y-45300000D01*
X148600000Y-104100000D02*
X149100000Y-104600000D01*
X148700000Y-60100000D02*
X148700000Y-53800000D01*
X146811643Y-102311643D02*
X146180000Y-101680000D01*
X138300000Y-106910000D02*
X139400000Y-105810000D01*
X161710000Y-61230000D02*
X154380000Y-53900000D01*
X151020000Y-42500000D02*
X149120000Y-40600000D01*
D28*
%TO.N,/Front Panel/Reset In*%
X82008860Y-122590860D02*
X82008860Y-127905112D01*
X82008860Y-127905112D02*
X90760748Y-136657000D01*
X90760748Y-136657000D02*
X97960000Y-136657000D01*
X80297000Y-120879000D02*
X82008860Y-122590860D01*
%TO.N,/Front Panel/clock in*%
X80297000Y-123419000D02*
X80297000Y-129144000D01*
X80297000Y-129144000D02*
X87810000Y-136657000D01*
D27*
%TO.N,Net-(D22-K)*%
X154300000Y-67457056D02*
X154300000Y-63400000D01*
X147200500Y-71200000D02*
X148420500Y-69980000D01*
X151777056Y-69980000D02*
X154300000Y-67457056D01*
X154300000Y-63400000D02*
X156400000Y-61300000D01*
X148420500Y-69980000D02*
X151777056Y-69980000D01*
D28*
%TO.N,/Front Panel/gate length*%
X112195660Y-74374340D02*
X112195660Y-74939757D01*
D27*
X116338860Y-69553000D02*
X111649200Y-74242660D01*
X111649200Y-74242660D02*
X111649200Y-74674600D01*
%TO.N,/Circuit panel/gate length*%
X162960000Y-70409531D02*
X161710000Y-69159531D01*
X154080000Y-79000000D02*
X156000000Y-79000000D01*
X162960000Y-72237531D02*
X162960000Y-70409531D01*
X162710000Y-76600000D02*
X162710000Y-72487531D01*
X156000000Y-79000000D02*
X158400000Y-76600000D01*
X158400000Y-76600000D02*
X162710000Y-76600000D01*
X162710000Y-72487531D02*
X162960000Y-72237531D01*
%TD*%
M02*
