Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 13 11:25:40 2019
| Host         : genlisea running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_timing_summary -max_paths 10 -file top_Mandelbrot_timing_summary_routed.rpt -pb top_Mandelbrot_timing_summary_routed.pb -rpx top_Mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Mandelbrot
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: inst_Gestionnaire_Horloge/s_CE_SPI_66_67kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.619        0.000                      0                  864        0.136        0.000                      0                  864        4.500        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.619        0.000                      0                  864        0.136        0.000                      0                  864        4.500        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 3.545ns (43.585%)  route 4.589ns (56.415%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.779    13.498    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.045    15.117    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.498    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 3.545ns (44.588%)  route 4.406ns (55.412%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.596    13.315    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.081    15.081    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.545ns (44.383%)  route 4.442ns (55.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.632    13.352    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.028    15.134    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.545ns (44.383%)  route 4.442ns (55.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.632    13.352    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.028    15.134    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 3.545ns (44.588%)  route 4.406ns (55.412%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.596    13.315    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.061    15.101    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 3.545ns (44.623%)  route 4.399ns (55.377%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.589    13.308    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.067    15.095    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 3.545ns (44.713%)  route 4.383ns (55.287%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.573    13.292    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X89Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.058    15.104    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.292    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 3.545ns (44.623%)  route 4.399ns (55.377%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.589    13.308    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.595    15.017    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y141        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.180    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.031    15.131    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.545ns (44.779%)  route 4.372ns (55.221%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.562    13.281    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y137        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.592    15.014    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y137        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.180    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.031    15.128    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 3.545ns (45.113%)  route 4.313ns (54.887%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.364ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.762     5.364    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.236 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.301    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0_n_1
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.726 r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/DOBDO[0]
                         net (fo=1, routed)           1.458    10.185    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0_n_67
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.309 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.286    10.595    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_3_n_0
    SLICE_X70Y90         LUT5 (Prop_lut5_I4_O)        0.124    10.719 r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red[3]_i_2/O
                         net (fo=12, routed)          2.503    13.222    inst_Affichage_VGA/inst_VGA_bitmap/next_pixel[11]
    SLICE_X88Y135        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.591    15.013    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X88Y135        FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.180    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X88Y135        FDRE (Setup_fdre_C_D)       -0.031    15.127    inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.310%)  route 0.233ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.564     1.483    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y86         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[4]/Q
                         net (fo=10, routed)          0.233     1.880    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[4]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.876     2.041    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.745    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.382%)  route 0.258ns (64.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.565     1.484    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X68Y87         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[0]/Q
                         net (fo=10, routed)          0.258     1.883    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[0]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.876     2.041    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.745    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.040%)  route 0.236ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.564     1.483    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y86         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/Q
                         net (fo=10, routed)          0.236     1.883    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[2]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.876     2.041    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.745    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.531%)  route 0.251ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.566     1.485    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y89         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[13]/Q
                         net (fo=10, routed)          0.251     1.900    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[13]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.880     2.045    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/CLKBWRCLK
                         clock pessimism             -0.479     1.566    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.749    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.381%)  route 0.252ns (60.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.566     1.485    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y88         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/Q
                         net (fo=10, routed)          0.252     1.902    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[10]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.880     2.045    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/CLKBWRCLK
                         clock pessimism             -0.479     1.566    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.749    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.153%)  route 0.255ns (60.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.566     1.485    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y88         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[12]/Q
                         net (fo=10, routed)          0.255     1.904    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr[12]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.880     2.045    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/CLKBWRCLK
                         clock pessimism             -0.479     1.566    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.749    inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.561     1.480    inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/clock_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[2]/Q
                         net (fo=2, routed)           0.056     1.700    inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_state3
    SLICE_X66Y81         FDRE                                         r  inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.831     1.996    inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/clock_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[3]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.060     1.540    inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.564     1.483    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X67Y86         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[2]/Q
                         net (fo=2, routed)           0.066     1.691    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[2]
    SLICE_X66Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.802 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.802    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[4]_i_1_n_6
    SLICE_X66Y86         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.835     2.000    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y86         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.134     1.630    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.567     1.486    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X67Y90         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[18]/Q
                         net (fo=2, routed)           0.066     1.694    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[18]
    SLICE_X66Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.805 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.805    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]_i_3_n_6
    SLICE_X66Y90         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.839     2.004    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y90         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]/C
                         clock pessimism             -0.504     1.499    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.134     1.633    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[18]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.566     1.485    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X67Y88         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[10]/Q
                         net (fo=2, routed)           0.066     1.693    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg[10]
    SLICE_X66Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.804 r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[12]_i_1_n_6
    SLICE_X66Y88         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.838     2.003    inst_Affichage_VGA/inst_VGA_bitmap/clock_IBUF_BUFG
    SLICE_X66Y88         FDRE                                         r  inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.134     1.632    inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_reg_rep[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y16   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y15   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y82   inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y141  inst_Affichage_VGA/inst_VGA_bitmap/VGA_red_reg[3]_lopt_replica_8/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y102  inst_Affichage_7seg/Num_aff_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y102  inst_Affichage_7seg/Num_aff_reg[0]/C



