
*** Running vivado
    with args -log coeff_ak.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source coeff_ak.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source coeff_ak.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/utils_1/imports/synth_1/IIE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/utils_1/imports/synth_1/IIE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top coeff_ak -part xczu4eg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xczu4eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 828340
WARNING: [Synth 8-6901] identifier 'SIGI_BITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:15]
WARNING: [Synth 8-6901] identifier 'SIGII_BITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:16]
WARNING: [Synth 8-6901] identifier 'SIGI_BITS' is used before its declaration [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:30]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:32]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:33]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'coeff_ak' with formal parameter declaration list [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3118.645 ; gain = 205.828 ; free physical = 9461 ; free virtual = 33862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coeff_ak' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:4]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/.Xil/Vivado-828302-nv00240/realtime/div_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/.Xil/Vivado-828302-nv00240/realtime/div_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (55) of port connection 'm_axis_dout_tdata' does not match port width (56) of module 'div_gen_0' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:120]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/shift_register.v:3]
	Parameter BIT_LENGTH bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/shift_register.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/shift_register.v:3]
	Parameter BIT_LENGTH bound to: 17 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (0#1) [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/shift_register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'coeff_ak' (0#1) [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:4]
WARNING: [Synth 8-6014] Unused sequential element row_count_reg was removed.  [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:87]
WARNING: [Synth 8-6014] Unused sequential element col_count_reg was removed.  [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/coeff_ak.v:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3178.613 ; gain = 265.797 ; free physical = 10565 ; free virtual = 34967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3196.426 ; gain = 283.609 ; free physical = 10565 ; free virtual = 34967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3196.426 ; gain = 283.609 ; free physical = 10565 ; free virtual = 34967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3196.426 ; gain = 0.000 ; free physical = 10564 ; free virtual = 34966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'divider_unit'
Finished Parsing XDC File [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'divider_unit'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 10502 ; free virtual = 34900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3365.145 ; gain = 0.000 ; free physical = 10502 ; free virtual = 34900
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10487 ; free virtual = 34885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10487 ; free virtual = 34885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for divider_unit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10487 ; free virtual = 34885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10501 ; free virtual = 34900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10501 ; free virtual = 34900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10515 ; free virtual = 34914
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 11    
	                1 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP divisor, operation Mode is: C+A*(B:0x1b9).
DSP Report: operator divisor is absorbed into DSP divisor.
DSP Report: operator Ii2Area is absorbed into DSP divisor.
DSP Report: Generating DSP divisor, operation Mode is: PCIN-A*B.
DSP Report: operator divisor is absorbed into DSP divisor.
DSP Report: operator IiIi is absorbed into DSP divisor.
DSP Report: Generating DSP IiIi, operation Mode is: A*B.
DSP Report: operator IiIi is absorbed into DSP IiIi.
DSP Report: Generating DSP dividend, operation Mode is: -C+A*(B:0x1b9)+1-1.
DSP Report: operator dividend is absorbed into DSP dividend.
DSP Report: operator Ii2Area is absorbed into DSP dividend.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3365.145 ; gain = 452.328 ; free physical = 10501 ; free virtual = 34904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coeff_ak    | C+A*(B:0x1b9)      | 25     | 9      | 28     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|coeff_ak    | PCIN-A*B           | 17     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coeff_ak    | A*B                | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coeff_ak    | -C+A*(B:0x1b9)+1-1 | 25     | 9      | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3709.582 ; gain = 796.766 ; free physical = 9882 ; free virtual = 34303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3709.582 ; gain = 796.766 ; free physical = 9882 ; free virtual = 34302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3710.590 ; gain = 797.773 ; free physical = 9871 ; free virtual = 34291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|coeff_ak    | shift1/buffer_reg[9][0]  | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|coeff_ak    | shift2/buffer_reg[9][16] | 11     | 17    | YES          | NO                 | YES               | 17     | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coeff_ak    | C+A*B            | 25     | 9      | 28     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|coeff_ak    | (not(PCIN+A*B))' | 17     | 17     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|coeff_ak    | A*B              | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coeff_ak    | (C-(A*B+1))'     | 25     | 9      | 34     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |div_gen         |     1|
|2     |BUFG            |     1|
|3     |DSP_ALU         |     4|
|4     |DSP_A_B_DATA    |     4|
|5     |DSP_C_DATA      |     4|
|7     |DSP_MULTIPLIER  |     4|
|8     |DSP_M_DATA      |     4|
|9     |DSP_OUTPUT      |     4|
|11    |DSP_PREADD      |     4|
|12    |DSP_PREADD_DATA |     4|
|13    |LUT1            |     1|
|14    |LUT2            |    88|
|15    |SRL16E          |    18|
|16    |FDCE            |    55|
|17    |FDRE            |    18|
|18    |IBUF            |    45|
|19    |OBUF            |    43|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.527 ; gain = 804.711 ; free physical = 9871 ; free virtual = 34286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3717.527 ; gain = 635.992 ; free physical = 9915 ; free virtual = 34329
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3717.535 ; gain = 804.711 ; free physical = 9915 ; free virtual = 34329
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3725.465 ; gain = 0.000 ; free physical = 10004 ; free virtual = 34418
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3784.230 ; gain = 0.000 ; free physical = 9934 ; free virtual = 34353
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 45 instances

Synth Design complete, checksum: 80cc14bc
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3784.230 ; gain = 871.414 ; free physical = 10141 ; free virtual = 34560
INFO: [Common 17-1381] The checkpoint '/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/coeff_ak.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file coeff_ak_utilization_synth.rpt -pb coeff_ak_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 09:57:32 2025...
