# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4_1.srcs/sources_1/new/cordic_step.v" \
"../../../../4_1.srcs/sources_1/new/mul_Kn.v" \

sv xil_defaultlib  \
"../../../../4_1.srcs/sources_1/new/cordic_pipe_rtl.v" \
"../../../../4_1.srcs/sources_1/new/eclipse_module_rtl.sv" \
"../../../../4_1.srcs/sim_1/new/eclipse_module_rtl_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
