# do processador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/op/Games/quartus18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/seg7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:59 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/seg7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seg7
# -- Compiling architecture anode_common of seg7
# End time: 11:09:59 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/proc_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:59 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/proc_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package proc_types
# End time: 11:09:59 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/megaram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:59 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/megaram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity megaram
# -- Compiling architecture SYN of megaram
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:00 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_types
# -- Compiling entity ram
# -- Compiling architecture arch of ram
# -- Loading package altera_mf_components
# -- Loading entity megaram
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/control_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:00 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package proc_types
# -- Compiling entity control_unit
# -- Compiling architecture arch of control_unit
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/ula.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:00 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/ula.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_types
# -- Compiling entity ula
# -- Compiling architecture comb of ula
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:00 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_types
# -- Compiling entity register_file
# -- Compiling architecture arch of register_file
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/op/Aulas/digital-systems/final_project/hw_description/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:00 on Dec 11,2022
# vcom -reportprogress 300 -93 -work work /home/op/Aulas/digital-systems/final_project/hw_description/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package proc_types
# -- Compiling entity toplevel
# -- Compiling architecture proc of toplevel
# -- Loading entity seg7
# -- Loading entity control_unit
# -- Loading entity ram
# -- Loading entity ula
# -- Loading entity register_file
# End time: 11:10:00 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.toplevel
# vsim work.toplevel 
# Start time: 11:10:19 on Dec 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_types
# Loading work.toplevel(proc)
# Loading work.seg7(anode_common)
# Loading work.control_unit(arch)
# Loading altera_mf.altera_mf_components
# Loading work.ram(arch)
# Loading work.megaram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ula(comb)
# Loading work.register_file(arch)
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_mymachines.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libcap.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_resolve.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_myhostname.so.2 : module was loaded at an absolute address.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/ula0
mem load -filltype value -filldata 3 -fillradix unsigned /toplevel/ram0/mega0/altsyncram_component/MEMORY/m_mem_data_a(3)
mem load -filltype value -filldata 57 -fillradix unsigned /toplevel/ram0/mega0/altsyncram_component/MEMORY/m_mem_data_a(2)
run 100 ns
run 100 ns
run 100 ns
restart -f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_mymachines.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libcap.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_resolve.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_myhostname.so.2 : module was loaded at an absolute address.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/ula0
add wave -position insertpoint  \
sim:/toplevel/clk
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
mem load -filltype value -filldata 3 -fillradix unsigned /toplevel/ram0/mega0/altsyncram_component/MEMORY/m_mem_data_a(3)
mem load -filltype value -filldata 77 -fillradix unsigned /toplevel/ram0/mega0/altsyncram_component/MEMORY/m_mem_data_a(2)
run 00 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
# End time: 11:12:21 on Dec 11,2022, Elapsed time: 0:02:02
# Errors: 0, Warnings: 24
