{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606244048606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606244048620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:54:08 2020 " "Processing started: Tue Nov 24 15:54:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606244048620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244048620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control -c Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244048621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606244049259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606244049259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606244064065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_TB " "Found entity 1: Control_TB" {  } { { "Control_TB.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606244064079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606244064159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Control.v(39) " "Verilog HDL assignment warning at Control.v(39): truncated value with size 16 to match size of target (6)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606244064171 "|Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(43) " "Verilog HDL Case Statement warning at Control.v(43): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606244064174 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctl_mux_alu Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"ctl_mux_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctl_mux_reg Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"ctl_mux_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd Control.v(35) " "Verilog HDL Always Construct warning at Control.v(35): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606244064175 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] Control.v(68) " "Inferred latch for \"rd\[0\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064176 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] Control.v(68) " "Inferred latch for \"rd\[1\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064176 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] Control.v(68) " "Inferred latch for \"rd\[2\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] Control.v(68) " "Inferred latch for \"rd\[3\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] Control.v(68) " "Inferred latch for \"rd\[4\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr Control.v(68) " "Inferred latch for \"wr\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs Control.v(68) " "Inferred latch for \"cs\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_mux_reg Control.v(68) " "Inferred latch for \"ctl_mux_reg\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_mux_alu Control.v(68) " "Inferred latch for \"ctl_mux_alu\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] Control.v(68) " "Inferred latch for \"alu_control\[0\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] Control.v(68) " "Inferred latch for \"alu_control\[1\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] Control.v(68) " "Inferred latch for \"alu_control\[2\]\" at Control.v(68)" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244064177 "|Control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[0\] " "Latch alu_control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE instruction\[26\] " "Ports ENA and PRE on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[1\] " "Latch alu_control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instruction\[26\] " "Ports ENA and CLR on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control\[2\] " "Latch alu_control\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instruction\[26\] " "Ports ENA and CLR on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[0\] " "Latch rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[1\] " "Latch rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064923 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[2\] " "Latch rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064924 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[3\] " "Latch rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064924 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[4\] " "Latch rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606244064924 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606244064924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[23\] GND " "Pin \"output_control\[23\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[24\] GND " "Pin \"output_control\[24\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[25\] GND " "Pin \"output_control\[25\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[26\] GND " "Pin \"output_control\[26\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[27\] GND " "Pin \"output_control\[27\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[28\] GND " "Pin \"output_control\[28\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[29\] GND " "Pin \"output_control\[29\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[30\] GND " "Pin \"output_control\[30\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_control\[31\] GND " "Pin \"output_control\[31\]\" is stuck at GND" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606244064936 "|Control|output_control[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606244064936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606244065039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606244065910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606244065910 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606244066174 "|Control|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606244066174 "|Control|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606244066174 "|Control|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606244066174 "|Control|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606244066174 "|Control|instruction[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606244066174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606244066175 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606244066175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606244066175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606244066175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606244066222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:54:26 2020 " "Processing ended: Tue Nov 24 15:54:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606244066222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606244066222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606244066222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606244066222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606244068127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606244068138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:54:27 2020 " "Processing started: Tue Nov 24 15:54:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606244068138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606244068138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Control -c Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606244068138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606244069728 ""}
{ "Info" "0" "" "Project  = Control" {  } {  } 0 0 "Project  = Control" 0 0 "Fitter" 0 0 1606244069730 ""}
{ "Info" "0" "" "Revision = Control" {  } {  } 0 0 "Revision = Control" 0 0 "Fitter" 0 0 1606244069733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606244069853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606244069853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Control EP4CGX150DF31I7AD " "Selected device EP4CGX150DF31I7AD for design \"Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606244069868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606244069941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606244069941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606244070511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606244070543 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606244071363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606244071363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606244071363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606244071363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606244071363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606244071396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606244071396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606244071396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606244071396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606244071396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606244071396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606244071408 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606244073078 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606244073403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Control.sdc " "Synopsys Design Constraints File file not found: 'Control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606244073404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606244073408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606244073411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606244073412 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606244073418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rd\[4\]~1  " "Automatically promoted node rd\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606244073431 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606244073431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu_control\[0\]~2  " "Automatically promoted node alu_control\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606244073431 ""}  } { { "Control.v" "" { Text "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/Control.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606244073431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606244073744 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606244073745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606244073745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606244073746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606244073746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606244073747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606244073747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606244073747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606244073747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606244073747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606244073747 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 32 32 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 32 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1606244073754 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1606244073754 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606244073754 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1606244073756 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1606244073756 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606244073756 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606244073845 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606244073880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606244079678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606244079833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606244079900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606244086882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606244086882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606244087158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X47_Y0 X58_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X47_Y0 to location X58_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X47_Y0 to location X58_Y10"} { { 12 { 0 ""} 47 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606244091645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606244091645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606244092298 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1606244092298 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606244092298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606244092300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606244092474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606244092488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606244092820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606244092820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606244093103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606244093710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/output_files/Control.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/output_files/Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606244094274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5560 " "Peak virtual memory: 5560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606244094757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:54:54 2020 " "Processing ended: Tue Nov 24 15:54:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606244094757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606244094757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606244094757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606244094757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606244096296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606244096307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:54:56 2020 " "Processing started: Tue Nov 24 15:54:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606244096307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606244096307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Control -c Control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606244096307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606244096673 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606244101534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606244101736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606244102317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:55:02 2020 " "Processing ended: Tue Nov 24 15:55:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606244102317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606244102317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606244102317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606244102317 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606244103128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606244104470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606244104484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:55:03 2020 " "Processing started: Tue Nov 24 15:55:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606244104484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606244104484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Control -c Control " "Command: quartus_sta Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606244104484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606244104778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606244105715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606244105715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244105799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244105799 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606244106644 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Control.sdc " "Synopsys Design Constraints File file not found: 'Control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606244106692 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106694 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[0\] instruction\[0\] " "create_clock -period 1.000 -name instruction\[0\] instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606244106695 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[26\] instruction\[26\] " "create_clock -period 1.000 -name instruction\[26\] instruction\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606244106695 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606244106695 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606244106696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606244106697 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606244106699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1606244106731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606244106761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606244106761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.757 " "Worst-case setup slack is -2.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757              -7.428 instruction\[0\]  " "   -2.757              -7.428 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.688             -14.191 instruction\[26\]  " "   -2.688             -14.191 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 instruction\[26\]  " "    0.177               0.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 instruction\[0\]  " "    0.913               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.793 " "Worst-case recovery slack is -1.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793              -5.255 instruction\[0\]  " "   -1.793              -5.255 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684              -4.928 instruction\[26\]  " "   -1.684              -4.928 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 instruction\[26\]  " "    0.337               0.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 instruction\[0\]  " "    0.389               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[0\]  " "   -3.000              -3.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[26\]  " "   -3.000              -3.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244106814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244106814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1606244106962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606244106992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606244107330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606244107392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606244107405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606244107405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.445 " "Worst-case setup slack is -2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.445              -6.459 instruction\[0\]  " "   -2.445              -6.459 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.397             -12.617 instruction\[26\]  " "   -2.397             -12.617 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 instruction\[26\]  " "    0.205               0.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 instruction\[0\]  " "    0.845               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.668 " "Worst-case recovery slack is -1.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -4.856 instruction\[0\]  " "   -1.668              -4.856 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580              -4.592 instruction\[26\]  " "   -1.580              -4.592 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.330 " "Worst-case removal slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 instruction\[26\]  " "    0.330               0.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 instruction\[0\]  " "    0.361               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[0\]  " "   -3.000              -3.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[26\]  " "   -3.000              -3.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107448 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1606244107629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606244107731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606244107731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606244107731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.712 " "Worst-case setup slack is -1.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712              -4.252 instruction\[0\]  " "   -1.712              -4.252 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -7.977 instruction\[26\]  " "   -1.670              -7.977 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.093 " "Worst-case hold slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 instruction\[26\]  " "   -0.093              -0.093 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 instruction\[0\]  " "    0.471               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.072 " "Worst-case recovery slack is -1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -3.154 instruction\[0\]  " "   -1.072              -3.154 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990              -2.908 instruction\[26\]  " "   -0.990              -2.908 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.006 " "Worst-case removal slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.007 instruction\[26\]  " "   -0.006              -0.007 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 instruction\[0\]  " "    0.018               0.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[0\]  " "   -3.000              -3.000 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 instruction\[26\]  " "   -3.000              -3.000 instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606244107823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606244107823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606244108409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606244108410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606244108540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:55:08 2020 " "Processing ended: Tue Nov 24 15:55:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606244108540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606244108540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606244108540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606244108540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1606244109787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606244109798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:55:09 2020 " "Processing started: Tue Nov 24 15:55:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606244109798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606244109798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Control -c Control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Control -c Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1606244109798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1606244110521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_7_1200mv_100c_slow.vo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_7_1200mv_100c_slow.vo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_7_1200mv_-40c_slow.vo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_7_1200mv_-40c_slow.vo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_min_1200mv_-40c_fast.vo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_min_1200mv_-40c_fast.vo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control.vo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control.vo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_7_1200mv_100c_v_slow.sdo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_7_1200mv_100c_v_slow.sdo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_7_1200mv_-40c_v_slow.sdo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_7_1200mv_-40c_v_slow.sdo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_min_1200mv_-40c_v_fast.sdo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_min_1200mv_-40c_v_fast.sdo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Control_v.sdo C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/ simulation " "Generated file Control_v.sdo in folder \"C:/intelFPGA_lite/18.1/Projetos/MIPS_DOWNLOADED/MIPS_CPU/Control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1606244110979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606244111089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:55:11 2020 " "Processing ended: Tue Nov 24 15:55:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606244111089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606244111089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606244111089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606244111089 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1606244111767 ""}
