// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/09/2022 20:57:14"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	board_clk,
	btn,
	btn_SEND,
	LED_alert_2a,
	LED_alert_2b,
	clkin,
	clkout,
	dataout,
	datain,
	pll_rst,
	LED);
input 	board_clk;
input 	btn;
input 	btn_SEND;
output 	LED_alert_2a;
output 	LED_alert_2b;
input 	clkin;
output 	clkout;
output 	[15:0] dataout;
input 	[15:0] datain;
input 	pll_rst;
output 	LED;

// Design Ports Information
// LED_alert_2a	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED_alert_2b	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clkout	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[1]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[2]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[3]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[4]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[5]	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[6]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[7]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[8]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[9]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[10]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[11]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[12]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[13]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[14]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dataout[15]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// pll_rst	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// board_clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[15]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clkin	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[14]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[3]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[2]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[13]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[1]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[0]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[8]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[10]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[11]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[4]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[5]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[12]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[9]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[6]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// datain[7]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// btn	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// btn_SEND	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pll_rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \board_clk~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \output_control_1a|Add0~65_sumout ;
wire \output_control_1a|counter[4]~0_combout ;
wire \output_control_1a|poly_div[13]~0_combout ;
wire \output_control_1a|Mux13~0_combout ;
wire \output_control_1a|counter[0]~DUPLICATE_q ;
wire \output_control_1a|Mux12~0_combout ;
wire \output_control_1a|counter[1]~DUPLICATE_q ;
wire \output_control_1a|Mux11~0_combout ;
wire \output_control_1a|counter[2]~DUPLICATE_q ;
wire \output_control_1a|Mux10~0_combout ;
wire \output_control_1a|Add2~0_combout ;
wire \output_control_1a|Mux9~0_combout ;
wire \output_control_1a|counter[4]~DUPLICATE_q ;
wire \output_control_1a|Mux8~0_combout ;
wire \output_control_1a|counter[5]~DUPLICATE_q ;
wire \output_control_1a|Equal2~0_combout ;
wire \output_control_1a|tick_CRC~0_combout ;
wire \output_control_1a|tick_CRC~1_combout ;
wire \output_control_1a|tick_CRC~q ;
wire \output_control_1a|Mux7~0_combout ;
wire \output_control_1a|always0~0_combout ;
wire \output_control_1a|address[1]~0_combout ;
wire \output_control_1a|address[1]~1_combout ;
wire \output_control_1a|address[0]~DUPLICATE_q ;
wire \output_control_1a|Mux6~0_combout ;
wire \output_control_1a|Mux5~0_combout ;
wire \output_control_1a|Mux4~0_combout ;
wire \output_control_1a|address[3]~DUPLICATE_q ;
wire \output_control_1a|Mux3~0_combout ;
wire \output_control_1a|Equal7~0_combout ;
wire \output_control_1a|Mux48~0_combout ;
wire \output_control_1a|Mux65~0_combout ;
wire \output_control_1a|Mux48~2_combout ;
wire \output_control_1a|tick_NEXT~q ;
wire \output_control_1a|tick_IDLE~0_combout ;
wire \output_control_1a|tick_IDLE~1_combout ;
wire \output_control_1a|tick_IDLE~2_combout ;
wire \output_control_1a|tick_IDLE~q ;
wire \FSM_1a|Mux1~0_combout ;
wire \output_control_1a|Mux48~1_combout ;
wire \output_control_1a|i[23]~19_combout ;
wire \output_control_1a|Add0~66 ;
wire \output_control_1a|Add0~61_sumout ;
wire \output_control_1a|i~10_combout ;
wire \output_control_1a|Mux45~0_combout ;
wire \output_control_1a|i[1]~DUPLICATE_q ;
wire \output_control_1a|Add0~62 ;
wire \output_control_1a|Add0~57_sumout ;
wire \output_control_1a|i~9_combout ;
wire \output_control_1a|Mux44~0_combout ;
wire \output_control_1a|Add0~58 ;
wire \output_control_1a|Add0~53_sumout ;
wire \output_control_1a|i~8_combout ;
wire \output_control_1a|Mux43~0_combout ;
wire \output_control_1a|i[3]~DUPLICATE_q ;
wire \output_control_1a|Add0~54 ;
wire \output_control_1a|Add0~49_sumout ;
wire \output_control_1a|i~7_combout ;
wire \output_control_1a|Add0~50 ;
wire \output_control_1a|Add0~45_sumout ;
wire \output_control_1a|i~6_combout ;
wire \output_control_1a|Add0~46 ;
wire \output_control_1a|Add0~41_sumout ;
wire \output_control_1a|i~5_combout ;
wire \output_control_1a|Add0~42 ;
wire \output_control_1a|Add0~85_sumout ;
wire \output_control_1a|i~15_combout ;
wire \output_control_1a|Add0~86 ;
wire \output_control_1a|Add0~81_sumout ;
wire \output_control_1a|i~14_combout ;
wire \output_control_1a|Add0~82 ;
wire \output_control_1a|Add0~78 ;
wire \output_control_1a|Add0~70 ;
wire \output_control_1a|Add0~25_sumout ;
wire \output_control_1a|i~3_combout ;
wire \output_control_1a|Add0~26 ;
wire \output_control_1a|Add0~105_sumout ;
wire \output_control_1a|i~16_combout ;
wire \output_control_1a|Add0~106 ;
wire \output_control_1a|Add0~17_sumout ;
wire \output_control_1a|i~2_combout ;
wire \output_control_1a|Add0~18 ;
wire \output_control_1a|Add0~125_sumout ;
wire \output_control_1a|i~17_combout ;
wire \output_control_1a|Add0~126 ;
wire \output_control_1a|Add0~37_sumout ;
wire \output_control_1a|i~4_combout ;
wire \output_control_1a|Add0~38 ;
wire \output_control_1a|Add0~121_sumout ;
wire \output_control_1a|i~20_combout ;
wire \output_control_1a|Equal3~1_combout ;
wire \output_control_1a|Add0~122 ;
wire \output_control_1a|Add0~13_sumout ;
wire \output_control_1a|i~25_combout ;
wire \output_control_1a|Add0~14 ;
wire \output_control_1a|Add0~101_sumout ;
wire \output_control_1a|i~24_combout ;
wire \output_control_1a|Add0~102 ;
wire \output_control_1a|Add0~5_sumout ;
wire \output_control_1a|i~1_combout ;
wire \output_control_1a|i[18]~DUPLICATE_q ;
wire \output_control_1a|Add0~6 ;
wire \output_control_1a|Add0~73_sumout ;
wire \output_control_1a|i~23_combout ;
wire \output_control_1a|i[20]~DUPLICATE_q ;
wire \output_control_1a|i~0_combout ;
wire \output_control_1a|Add0~74 ;
wire \output_control_1a|Add0~21_sumout ;
wire \output_control_1a|i~22_combout ;
wire \output_control_1a|Add0~22 ;
wire \output_control_1a|Add0~97_sumout ;
wire \output_control_1a|i~21_combout ;
wire \output_control_1a|i[22]~DUPLICATE_q ;
wire \output_control_1a|Equal3~2_combout ;
wire \output_control_1a|Add0~98 ;
wire \output_control_1a|Add0~9_sumout ;
wire \output_control_1a|i~26_combout ;
wire \output_control_1a|Add0~10 ;
wire \output_control_1a|Add0~117_sumout ;
wire \output_control_1a|i~33_combout ;
wire \output_control_1a|Add0~118 ;
wire \output_control_1a|Add0~33_sumout ;
wire \output_control_1a|i~32_combout ;
wire \output_control_1a|i[25]~DUPLICATE_q ;
wire \output_control_1a|Add0~34 ;
wire \output_control_1a|Add0~93_sumout ;
wire \output_control_1a|i~31_combout ;
wire \output_control_1a|Add0~94 ;
wire \output_control_1a|Add0~89_sumout ;
wire \output_control_1a|i~30_combout ;
wire \output_control_1a|Add0~90 ;
wire \output_control_1a|Add0~113_sumout ;
wire \output_control_1a|i~29_combout ;
wire \output_control_1a|Add0~114 ;
wire \output_control_1a|Add0~109_sumout ;
wire \output_control_1a|i~27_combout ;
wire \output_control_1a|Add0~110 ;
wire \output_control_1a|Add0~29_sumout ;
wire \output_control_1a|i~28_combout ;
wire \output_control_1a|Add0~30 ;
wire \output_control_1a|Add0~1_sumout ;
wire \output_control_1a|i~18_combout ;
wire \output_control_1a|Equal3~3_combout ;
wire \output_control_1a|Equal3~5_combout ;
wire \output_control_1a|Equal3~4_combout ;
wire \output_control_1a|Equal3~6_combout ;
wire \output_control_1a|i~11_combout ;
wire \output_control_1a|Equal5~9_combout ;
wire \output_control_1a|Equal5~10_combout ;
wire \output_control_1a|poly_div[13]~4_combout ;
wire \output_control_1a|Equal5~0_combout ;
wire \output_control_1a|Equal5~1_combout ;
wire \output_control_1a|Equal5~2_combout ;
wire \output_control_1a|Equal5~7_combout ;
wire \output_control_1a|Equal5~8_combout ;
wire \output_control_1a|poly_div[13]~5_combout ;
wire \output_control_1a|poly_div[13]~_wirecell_combout ;
wire \output_control_1a|Equal5~3_combout ;
wire \output_control_1a|Equal5~4_combout ;
wire \output_control_1a|Equal5~11_combout ;
wire \output_control_1a|poly_div[7]~1_combout ;
wire \output_control_1a|Equal5~12_combout ;
wire \output_control_1a|poly_div~2_combout ;
wire \output_control_1a|poly_div[7]~3_combout ;
wire \output_control_1a|CRC_reg~10_combout ;
wire \output_control_1a|wren~q ;
wire \output_control_1b|Mux13~0_combout ;
wire \output_control_1b|Mux3~0_combout ;
wire \output_control_1b|counter[1]~DUPLICATE_q ;
wire \output_control_1b|Mux11~0_combout ;
wire \output_control_1b|Mux10~0_combout ;
wire \output_control_1b|counter[2]~DUPLICATE_q ;
wire \output_control_1b|Add2~0_combout ;
wire \output_control_1b|Mux9~0_combout ;
wire \output_control_1b|Mux8~0_combout ;
wire \output_control_1b|Equal2~0_combout ;
wire \output_control_1b|always0~1_combout ;
wire \output_control_1b|always0~0_combout ;
wire \output_control_1b|address[2]~0_combout ;
wire \output_control_1b|Mux7~0_combout ;
wire \output_control_1b|address[0]~DUPLICATE_q ;
wire \output_control_1b|Mux6~0_combout ;
wire \output_control_1b|address[1]~DUPLICATE_q ;
wire \output_control_1b|Mux5~0_combout ;
wire \output_control_1b|Mux4~0_combout ;
wire \output_control_1b|address[2]~DUPLICATE_q ;
wire \output_control_1b|Add1~0_combout ;
wire \output_control_1b|address[4]~1_combout ;
wire \output_control_1b|address[4]~6_combout ;
wire \output_control_1b|Equal7~0_combout ;
wire \output_control_1b|counter[3]~DUPLICATE_q ;
wire \output_control_1b|counter[5]~DUPLICATE_q ;
wire \output_control_1b|counter[4]~DUPLICATE_q ;
wire \output_control_1b|tick_IDLE~0_combout ;
wire \output_control_1b|tick_IDLE~1_combout ;
wire \output_control_1b|tick_IDLE~q ;
wire \output_control_1b|tick_IDLE~2_combout ;
wire \output_control_1b|tick_IDLE~DUPLICATE_q ;
wire \btn_SEND~input_o ;
wire \debouncer_SEND|synch_chain[0]~0_combout ;
wire \debouncer_SEND|always0~0_combout ;
wire \debouncer_SEND|synch_out~q ;
wire \debouncer_SEND|timer~1_combout ;
wire \debouncer_SEND|timer[1]~DUPLICATE_q ;
wire \debouncer_SEND|timer_enable~0_combout ;
wire \debouncer_SEND|timer_enable~q ;
wire \debouncer_SEND|timer~0_combout ;
wire \debouncer_SEND|tick_b~0_combout ;
wire \debouncer_SEND|tick_b~q ;
wire \debouncer_u|timer[1]~DUPLICATE_q ;
wire \debouncer_u|timer~0_combout ;
wire \btn~input_o ;
wire \debouncer_u|synch_chain[0]~0_combout ;
wire \debouncer_u|always0~0_combout ;
wire \debouncer_u|synch_out~q ;
wire \debouncer_u|timer_enable~0_combout ;
wire \debouncer_u|timer_enable~q ;
wire \debouncer_u|timer~1_combout ;
wire \debouncer_u|tick_b~0_combout ;
wire \debouncer_u|tick_b~q ;
wire \FSM_1b|Mux0~0_combout ;
wire \output_control_1b|poly_div[13]~0_combout ;
wire \output_control_1b|Mux12~0_combout ;
wire \output_control_1b|tick_CRC~0_combout ;
wire \output_control_1b|tick_CRC~1_combout ;
wire \output_control_1b|tick_CRC~q ;
wire \output_control_1b|Mux65~0_combout ;
wire \output_control_1b|Mux48~1_combout ;
wire \output_control_1b|Mux48~2_combout ;
wire \output_control_1b|tick_NEXT~q ;
wire \output_control_1b|Add0~69_sumout ;
wire \output_control_1b|i~12_combout ;
wire \output_control_1b|i[2]~23_combout ;
wire \output_control_1b|Add0~70 ;
wire \output_control_1b|Add0~65_sumout ;
wire \output_control_1b|i~11_combout ;
wire \output_control_1b|Mux45~0_combout ;
wire \output_control_1b|i[1]~DUPLICATE_q ;
wire \output_control_1b|Add0~66 ;
wire \output_control_1b|Add0~61_sumout ;
wire \output_control_1b|i~10_combout ;
wire \output_control_1b|Mux44~0_combout ;
wire \output_control_1b|Add0~62 ;
wire \output_control_1b|Add0~57_sumout ;
wire \output_control_1b|i~9_combout ;
wire \output_control_1b|Mux43~0_combout ;
wire \output_control_1b|Add0~58 ;
wire \output_control_1b|Add0~53_sumout ;
wire \output_control_1b|i~8_combout ;
wire \output_control_1b|Add0~54 ;
wire \output_control_1b|Add0~49_sumout ;
wire \output_control_1b|i~7_combout ;
wire \output_control_1b|Add0~50 ;
wire \output_control_1b|Add0~41_sumout ;
wire \output_control_1b|i~6_combout ;
wire \output_control_1b|Add0~42 ;
wire \output_control_1b|Add0~38 ;
wire \output_control_1b|Add0~85_sumout ;
wire \output_control_1b|i~15_combout ;
wire \output_control_1b|Add0~86 ;
wire \output_control_1b|Add0~81_sumout ;
wire \output_control_1b|i~14_combout ;
wire \output_control_1b|Add0~82 ;
wire \output_control_1b|Add0~77_sumout ;
wire \output_control_1b|i~13_combout ;
wire \output_control_1b|Add0~78 ;
wire \output_control_1b|Add0~25_sumout ;
wire \output_control_1b|i~3_combout ;
wire \output_control_1b|Add0~26 ;
wire \output_control_1b|Add0~105_sumout ;
wire \output_control_1b|i~16_combout ;
wire \output_control_1b|Add0~106 ;
wire \output_control_1b|Add0~17_sumout ;
wire \output_control_1b|i~2_combout ;
wire \output_control_1b|Add0~18 ;
wire \output_control_1b|Add0~125_sumout ;
wire \output_control_1b|i~17_combout ;
wire \output_control_1b|i~0_combout ;
wire \output_control_1b|Add0~126 ;
wire \output_control_1b|Add0~33_sumout ;
wire \output_control_1b|i~4_combout ;
wire \output_control_1b|Add0~34 ;
wire \output_control_1b|Add0~121_sumout ;
wire \output_control_1b|i~24_combout ;
wire \output_control_1b|Add0~122 ;
wire \output_control_1b|Add0~13_sumout ;
wire \output_control_1b|i~22_combout ;
wire \output_control_1b|i[17]~DUPLICATE_q ;
wire \output_control_1b|Add0~14 ;
wire \output_control_1b|Add0~97_sumout ;
wire \output_control_1b|i~28_combout ;
wire \output_control_1b|i[18]~DUPLICATE_q ;
wire \output_control_1b|Add0~98 ;
wire \output_control_1b|Add0~6 ;
wire \output_control_1b|Add0~74 ;
wire \output_control_1b|Add0~21_sumout ;
wire \output_control_1b|i~26_combout ;
wire \output_control_1b|Add0~22 ;
wire \output_control_1b|Add0~101_sumout ;
wire \output_control_1b|i~30_combout ;
wire \output_control_1b|Add0~102 ;
wire \output_control_1b|Add0~9_sumout ;
wire \output_control_1b|i~25_combout ;
wire \output_control_1b|Add0~10 ;
wire \output_control_1b|Add0~117_sumout ;
wire \output_control_1b|i~31_combout ;
wire \output_control_1b|Equal3~3_combout ;
wire \output_control_1b|i[23]~DUPLICATE_q ;
wire \output_control_1b|Equal3~0_combout ;
wire \output_control_1b|Equal3~1_combout ;
wire \output_control_1b|Add0~118 ;
wire \output_control_1b|Add0~29_sumout ;
wire \output_control_1b|i~32_combout ;
wire \output_control_1b|i[25]~DUPLICATE_q ;
wire \output_control_1b|Add0~30 ;
wire \output_control_1b|Add0~93_sumout ;
wire \output_control_1b|i~21_combout ;
wire \output_control_1b|Add0~94 ;
wire \output_control_1b|Add0~89_sumout ;
wire \output_control_1b|i~20_combout ;
wire \output_control_1b|Add0~90 ;
wire \output_control_1b|Add0~113_sumout ;
wire \output_control_1b|i~19_combout ;
wire \output_control_1b|Add0~114 ;
wire \output_control_1b|Add0~109_sumout ;
wire \output_control_1b|i~18_combout ;
wire \output_control_1b|Add0~110 ;
wire \output_control_1b|Add0~45_sumout ;
wire \output_control_1b|i~33_combout ;
wire \output_control_1b|Equal3~4_combout ;
wire \output_control_1b|Equal3~5_combout ;
wire \output_control_1b|Equal3~6_combout ;
wire \output_control_1b|Add0~73_sumout ;
wire \output_control_1b|i~27_combout ;
wire \output_control_1b|Equal5~5_combout ;
wire \output_control_1b|Equal5~3_combout ;
wire \output_control_1b|Equal5~4_combout ;
wire \output_control_1b|Equal5~11_combout ;
wire \output_control_1b|Equal5~7_combout ;
wire \output_control_1b|Equal5~8_combout ;
wire \output_control_1b|Equal5~9_combout ;
wire \output_control_1b|Equal5~10_combout ;
wire \output_control_1b|poly_div[13]~4_combout ;
wire \output_control_1b|poly_div[13]~5_combout ;
wire \output_control_1b|poly_div[13]~_wirecell_combout ;
wire \output_control_1b|Equal5~6_combout ;
wire \output_control_1b|poly_div[0]~1_combout ;
wire \output_control_1b|poly_div~2_combout ;
wire \output_control_1b|Equal5~12_combout ;
wire \output_control_1b|poly_div[0]~3_combout ;
wire \output_control_1b|Mux83~0_combout ;
wire \output_control_1b|Mux84~0_combout ;
wire \output_control_1b|Mux85~0_combout ;
wire \output_control_1b|poly_div[9]~_wirecell_combout ;
wire \output_control_1b|poly_div[7]~feeder_combout ;
wire \output_control_1b|CRC_reg~3_combout ;
wire \output_control_1a|Mux83~0_combout ;
wire \output_control_1a|poly_div[11]~DUPLICATE_q ;
wire \output_control_1a|Mux84~0_combout ;
wire \output_control_1a|Mux85~0_combout ;
wire \output_control_1a|poly_div[9]~_wirecell_combout ;
wire \output_control_1a|poly_div[7]~feeder_combout ;
wire \output_control_1a|poly_div[0]~feeder_combout ;
wire \output_control_1a|Mux80~0_combout ;
wire \output_control_1a|CRC_reg[3]~0_combout ;
wire \output_control_1a|Mux64~0_combout ;
wire \output_control_1a|CRC_data[1]~0_combout ;
wire \output_control_1a|address[4]~DUPLICATE_q ;
wire \output_control_1b|poly_div[2]~feeder_combout ;
wire \output_control_1b|Mux80~0_combout ;
wire \output_control_1b|CRC_reg[2]~0_combout ;
wire \output_control_1b|Mux64~0_combout ;
wire \output_control_1b|CRC_data[3]~0_combout ;
wire \output_control_1b|address[4]~_wirecell_combout ;
wire \output_control_1a|Mux79~0_combout ;
wire \output_control_1a|Mux63~0_combout ;
wire \output_control_1a|Mux78~0_combout ;
wire \output_control_1a|Mux62~0_combout ;
wire \output_control_1a|Mux77~0_combout ;
wire \output_control_1a|Mux61~0_combout ;
wire \output_control_1a|CRC_data[12]~feeder_combout ;
wire \output_control_1a|Equal6~0_combout ;
wire \output_control_1a|CRC_data[14]~1_combout ;
wire \output_control_1b|poly_div[1]~DUPLICATE_q ;
wire \output_control_1b|Mux79~0_combout ;
wire \output_control_1b|Mux63~0_combout ;
wire \output_control_1b|Mux78~0_combout ;
wire \output_control_1b|Mux62~0_combout ;
wire \output_control_1b|poly_div[3]~DUPLICATE_q ;
wire \output_control_1b|Mux77~0_combout ;
wire \output_control_1b|Mux61~0_combout ;
wire \output_control_1b|CRC_data[6]~feeder_combout ;
wire \output_control_1b|Equal6~0_combout ;
wire \output_control_1b|CRC_data[14]~1_combout ;
wire \output_control_1b|CRC_data[13]~feeder_combout ;
wire \output_control_1b|CRC_data[12]~feeder_combout ;
wire \output_control_1b|CRC_data[11]~feeder_combout ;
wire \output_control_1b|CRC_data[10]~feeder_combout ;
wire \output_control_1b|CRC_data[5]~feeder_combout ;
wire \output_control_1a|CRC_data[8]~feeder_combout ;
wire \output_control_1a|CRC_data[5]~feeder_combout ;
wire \output_control_1b|poly_div[4]~DUPLICATE_q ;
wire \output_control_1b|CRC_reg~1_combout ;
wire \output_control_1b|poly_div[5]~DUPLICATE_q ;
wire \output_control_1b|CRC_reg~2_combout ;
wire \output_control_1b|CRC_reg~4_combout ;
wire \output_control_1b|Mux0~1_combout ;
wire \output_control_1b|Mux0~0_combout ;
wire \output_control_1b|poly_div[11]~DUPLICATE_q ;
wire \output_control_1b|CRC_reg~8_combout ;
wire \output_control_1b|CRC_reg~6_combout ;
wire \output_control_1b|CRC_reg~7_combout ;
wire \output_control_1b|CRC_reg~5_combout ;
wire \output_control_1b|Mux0~2_combout ;
wire \output_control_1b|CRC_reg~9_combout ;
wire \output_control_1b|poly_div[12]~DUPLICATE_q ;
wire \output_control_1b|CRC_reg~10_combout ;
wire \output_control_1b|Mux0~3_combout ;
wire \output_control_1b|Mux0~4_combout ;
wire \output_control_1b|Add0~37_sumout ;
wire \output_control_1b|i~5_combout ;
wire \output_control_1b|Add0~46 ;
wire \output_control_1b|Add0~1_sumout ;
wire \output_control_1b|i~29_combout ;
wire \output_control_1b|i[31]~DUPLICATE_q ;
wire \output_control_1b|Equal3~2_combout ;
wire \output_control_1b|Equal4~0_combout ;
wire \output_control_1b|Equal4~1_combout ;
wire \output_control_1b|Add0~5_sumout ;
wire \output_control_1b|i~1_combout ;
wire \output_control_1b|Equal5~0_combout ;
wire \output_control_1b|Equal5~1_combout ;
wire \output_control_1b|Equal5~2_combout ;
wire \output_control_1b|Mux47~0_combout ;
wire \output_control_1b|Mux47~1_combout ;
wire \output_control_1b|tick_WRITE~q ;
wire \FSM_1b|Mux2~0_combout ;
wire \FSM_1b|Mux1~0_combout ;
wire \output_control_1b|Mux48~0_combout ;
wire \output_control_1b|wren~q ;
wire \output_control_1a|CRC_reg~9_combout ;
wire \output_control_1a|Mux0~3_combout ;
wire \output_control_1a|CRC_reg~7_combout ;
wire \output_control_1a|CRC_reg~8_combout ;
wire \output_control_1a|CRC_reg~6_combout ;
wire \output_control_1a|CRC_reg~5_combout ;
wire \output_control_1a|Mux0~2_combout ;
wire \output_control_1a|CRC_reg~3_combout ;
wire \output_control_1a|CRC_reg~1_combout ;
wire \output_control_1a|CRC_reg~4_combout ;
wire \output_control_1a|CRC_reg~2_combout ;
wire \output_control_1a|Mux0~1_combout ;
wire \output_control_1a|Mux0~0_combout ;
wire \output_control_1a|Mux0~4_combout ;
wire \output_control_1a|Add0~69_sumout ;
wire \output_control_1a|i~12_combout ;
wire \output_control_1a|Equal3~0_combout ;
wire \output_control_1a|Equal4~0_combout ;
wire \output_control_1a|Equal4~1_combout ;
wire \output_control_1a|Add0~77_sumout ;
wire \output_control_1a|i~13_combout ;
wire \output_control_1a|Equal5~5_combout ;
wire \output_control_1a|Equal5~6_combout ;
wire \output_control_1a|Mux47~0_combout ;
wire \output_control_1a|Mux47~1_combout ;
wire \output_control_1a|tick_WRITE~q ;
wire \FSM_1a|Mux2~0_combout ;
wire \FSM_1a|Mux0~0_combout ;
wire \FSM_1a|Mux0~1_combout ;
wire \output_control_1a|clk_oe~q ;
wire \output_control_1a|data_oe~q ;
wire \datain[14]~input_o ;
wire \clkin~input_o ;
wire \clkin~inputCLKENA0_outclk ;
wire \datain[15]~input_o ;
wire \output_control_2a|tick_WAIT~1_combout ;
wire \output_control_2a|tick_WAIT~q ;
wire \FSM_2a|Mux1~0_combout ;
wire \output_control_2a|tick_WAIT~0_combout ;
wire \output_control_2a|counter[1]~0_combout ;
wire \output_control_2a|Mux20~0_combout ;
wire \output_control_2a|counter[1]~1_combout ;
wire \output_control_2a|Mux19~0_combout ;
wire \output_control_2a|Mux18~0_combout ;
wire \output_control_2a|Mux17~0_combout ;
wire \output_control_2a|Add1~0_combout ;
wire \output_control_2a|Mux16~0_combout ;
wire \output_control_2a|Mux15~0_combout ;
wire \output_control_2a|Equal2~0_combout ;
wire \output_control_2a|Equal2~1_combout ;
wire \output_control_2a|wren~0_combout ;
wire \output_control_2a|wren~q ;
wire \datain[0]~input_o ;
wire \output_control_2a|tick_LAST~0_combout ;
wire \output_control_2a|address[0]~0_combout ;
wire \output_control_2a|address[0]~1_combout ;
wire \output_control_2a|address[0]~2_combout ;
wire \output_control_2a|Mux58~0_combout ;
wire \output_control_2a|address[0]~DUPLICATE_q ;
wire \output_control_2a|Mux57~0_combout ;
wire \output_control_2a|address[1]~DUPLICATE_q ;
wire \output_control_2a|Mux56~0_combout ;
wire \output_control_2a|Mux55~0_combout ;
wire \output_control_2a|Add2~0_combout ;
wire \output_control_2a|Mux54~0_combout ;
wire \output_control_2b|Mux58~0_combout ;
wire \output_control_2b|Add0~125_sumout ;
wire \output_control_2b|Mux57~0_combout ;
wire \output_control_2b|Mux56~0_combout ;
wire \output_control_2b|address[2]~DUPLICATE_q ;
wire \output_control_2b|Add2~0_combout ;
wire \output_control_2b|Mux55~0_combout ;
wire \output_control_2b|Mux19~0_combout ;
wire \output_control_2b|counter[5]~1_combout ;
wire \output_control_2b|Equal2~0_combout ;
wire \output_control_2b|Mux54~0_combout ;
wire \output_control_2b|Mux54~1_combout ;
wire \output_control_2b|address[4]~1_combout ;
wire \output_control_2b|address[4]~_wirecell_combout ;
wire \datain[1]~input_o ;
wire \datain[2]~input_o ;
wire \datain[3]~input_o ;
wire \datain[4]~input_o ;
wire \datain[5]~input_o ;
wire \datain[6]~input_o ;
wire \datain[7]~input_o ;
wire \datain[8]~input_o ;
wire \datain[9]~input_o ;
wire \datain[10]~input_o ;
wire \datain[11]~input_o ;
wire \datain[12]~input_o ;
wire \datain[13]~input_o ;
wire \output_control_2b|Mux3~0_combout ;
wire \output_control_2b|poly_div[9]~0_combout ;
wire \output_control_2b|Mux4~0_combout ;
wire \output_control_2b|Mux64~0_combout ;
wire \output_control_2b|CRC_reg[10]~0_combout ;
wire \output_control_2b|Mux5~0_combout ;
wire \output_control_2b|poly_div[9]~_wirecell_combout ;
wire \output_control_2b|Mux66~0_combout ;
wire \output_control_2b|Mux65~0_combout ;
wire \output_control_2b|Mux63~0_combout ;
wire \output_control_2b|Mux0~2_combout ;
wire \output_control_2b|Mux67~0_combout ;
wire \output_control_2b|poly_div[4]~DUPLICATE_q ;
wire \output_control_2b|Mux70~0_combout ;
wire \output_control_2b|Mux69~0_combout ;
wire \output_control_2b|Mux68~0_combout ;
wire \output_control_2b|Mux0~1_combout ;
wire \output_control_2b|Mux61~0_combout ;
wire \output_control_2b|Mux62~0_combout ;
wire \output_control_2b|Mux0~3_combout ;
wire \output_control_2b|Mux74~0_combout ;
wire \output_control_2b|Mux72~0_combout ;
wire \output_control_2b|Mux71~0_combout ;
wire \output_control_2b|Mux73~0_combout ;
wire \output_control_2b|Mux0~0_combout ;
wire \output_control_2b|Mux0~4_combout ;
wire \output_control_2b|i[1]~0_combout ;
wire \output_control_2b|Add0~126 ;
wire \output_control_2b|Add0~89_sumout ;
wire \output_control_2b|Mux51~0_combout ;
wire \output_control_2b|Add0~90 ;
wire \output_control_2b|Add0~93_sumout ;
wire \output_control_2b|Mux50~0_combout ;
wire \output_control_2b|Add0~94 ;
wire \output_control_2b|Add0~97_sumout ;
wire \output_control_2b|Mux49~0_combout ;
wire \output_control_2b|i[3]~DUPLICATE_q ;
wire \output_control_2b|Add0~98 ;
wire \output_control_2b|Add0~65_sumout ;
wire \output_control_2b|Add0~66 ;
wire \output_control_2b|Add0~85_sumout ;
wire \output_control_2b|Add0~86 ;
wire \output_control_2b|Add0~81_sumout ;
wire \output_control_2b|Add0~82 ;
wire \output_control_2b|Add0~77_sumout ;
wire \output_control_2b|Add0~78 ;
wire \output_control_2b|Add0~73_sumout ;
wire \output_control_2b|Add0~74 ;
wire \output_control_2b|Add0~69_sumout ;
wire \output_control_2b|Add0~70 ;
wire \output_control_2b|Add0~61_sumout ;
wire \output_control_2b|Add0~62 ;
wire \output_control_2b|Add0~121_sumout ;
wire \output_control_2b|Add0~122 ;
wire \output_control_2b|Add0~117_sumout ;
wire \output_control_2b|Add0~118 ;
wire \output_control_2b|Add0~113_sumout ;
wire \output_control_2b|i[13]~DUPLICATE_q ;
wire \output_control_2b|Add0~114 ;
wire \output_control_2b|Add0~109_sumout ;
wire \output_control_2b|Add0~110 ;
wire \output_control_2b|Add0~13_sumout ;
wire \output_control_2b|Add0~14 ;
wire \output_control_2b|Add0~57_sumout ;
wire \output_control_2b|Add0~58 ;
wire \output_control_2b|Add0~105_sumout ;
wire \output_control_2b|Add0~106 ;
wire \output_control_2b|Add0~101_sumout ;
wire \output_control_2b|Add0~102 ;
wire \output_control_2b|Add0~9_sumout ;
wire \output_control_2b|Add0~10 ;
wire \output_control_2b|Add0~5_sumout ;
wire \output_control_2b|Add0~6 ;
wire \output_control_2b|Add0~33_sumout ;
wire \output_control_2b|Add0~34 ;
wire \output_control_2b|Add0~29_sumout ;
wire \output_control_2b|Add0~30 ;
wire \output_control_2b|Add0~25_sumout ;
wire \output_control_2b|Add0~26 ;
wire \output_control_2b|Add0~21_sumout ;
wire \output_control_2b|Add0~22 ;
wire \output_control_2b|Add0~17_sumout ;
wire \output_control_2b|Equal3~0_combout ;
wire \output_control_2b|i[16]~DUPLICATE_q ;
wire \output_control_2b|Equal3~2_combout ;
wire \output_control_2b|i[11]~DUPLICATE_q ;
wire \output_control_2b|i[12]~DUPLICATE_q ;
wire \output_control_2b|Equal3~4_combout ;
wire \output_control_2b|i[4]~DUPLICATE_q ;
wire \output_control_2b|i[18]~DUPLICATE_q ;
wire \output_control_2b|Equal3~3_combout ;
wire \output_control_2b|Equal3~5_combout ;
wire \output_control_2b|Add0~18 ;
wire \output_control_2b|Add0~37_sumout ;
wire \output_control_2b|Add0~38 ;
wire \output_control_2b|Add0~41_sumout ;
wire \output_control_2b|Add0~42 ;
wire \output_control_2b|Add0~45_sumout ;
wire \output_control_2b|Add0~46 ;
wire \output_control_2b|Add0~49_sumout ;
wire \output_control_2b|Add0~50 ;
wire \output_control_2b|Add0~53_sumout ;
wire \output_control_2b|Equal3~1_combout ;
wire \output_control_2b|Add0~54 ;
wire \output_control_2b|Add0~1_sumout ;
wire \output_control_2b|Equal3~6_combout ;
wire \output_control_2b|poly_div[13]~1_combout ;
wire \output_control_2b|poly_div[13]~_wirecell_combout ;
wire \output_control_2b|Equal4~1_combout ;
wire \output_control_2b|Equal4~0_combout ;
wire \output_control_2b|Equal4~2_combout ;
wire \output_control_2b|tick_NEXT~0_combout ;
wire \output_control_2b|tick_NEXT~q ;
wire \output_control_2b|Mux18~0_combout ;
wire \output_control_2b|Mux17~0_combout ;
wire \output_control_2b|Add1~0_combout ;
wire \output_control_2b|Mux16~0_combout ;
wire \output_control_2b|Mux15~0_combout ;
wire \output_control_2b|Equal2~1_combout ;
wire \output_control_2b|tick_CRC~q ;
wire \FSM_2b|Mux2~1_combout ;
wire \output_control_2b|Mux60~0_combout ;
wire \output_control_2b|tick_CRC~DUPLICATE_q ;
wire \output_control_2b|tick_WAIT~1_combout ;
wire \output_control_2b|tick_WAIT~q ;
wire \FSM_2b|Mux1~0_combout ;
wire \output_control_2b|tick_WAIT~0_combout ;
wire \output_control_2b|counter[5]~0_combout ;
wire \output_control_2b|Mux20~0_combout ;
wire \output_control_2b|always0~0_combout ;
wire \output_control_2b|address[3]~0_combout ;
wire \FSM_2b|Mux2~0_combout ;
wire \output_control_2b|tick_LAST~0_combout ;
wire \output_control_2b|tick_LAST~q ;
wire \FSM_2b|Mux0~0_combout ;
wire \output_control_2b|tick_READ~0_combout ;
wire \output_control_2b|tick_READ~q ;
wire \FSM_2b|Mux2~2_combout ;
wire \state_change_2b|state_reg[0]~DUPLICATE_q ;
wire \output_control_2b|wren~0_combout ;
wire \output_control_2b|wren~q ;
wire \output_control_2a|Mux76~0_combout ;
wire \output_control_2a|Mux60~0_combout ;
wire \output_control_2a|tick_CRC~q ;
wire \output_control_2a|tick_READ~0_combout ;
wire \output_control_2a|tick_READ~q ;
wire \FSM_2a|Mux2~0_combout ;
wire \output_control_2a|tick_NEXT~0_combout ;
wire \output_control_2a|tick_NEXT~q ;
wire \output_control_2a|tick_LAST~1_combout ;
wire \output_control_2a|tick_LAST~2_combout ;
wire \output_control_2a|tick_LAST~q ;
wire \FSM_2a|Mux0~0_combout ;
wire \state_change_2a|state_reg[2]~DUPLICATE_q ;
wire \output_control_2a|i[1]~0_combout ;
wire \output_control_2a|Add0~13_sumout ;
wire \output_control_2a|Add0~14 ;
wire \output_control_2a|Add0~89_sumout ;
wire \output_control_2a|Mux51~0_combout ;
wire \output_control_2a|Add0~90 ;
wire \output_control_2a|Add0~93_sumout ;
wire \output_control_2a|Mux50~0_combout ;
wire \output_control_2a|Add0~94 ;
wire \output_control_2a|Add0~97_sumout ;
wire \output_control_2a|Mux49~0_combout ;
wire \output_control_2a|Add0~98 ;
wire \output_control_2a|Add0~5_sumout ;
wire \output_control_2a|Add0~6 ;
wire \output_control_2a|Add0~1_sumout ;
wire \output_control_2a|Add0~2 ;
wire \output_control_2a|Add0~53_sumout ;
wire \output_control_2a|Add0~54 ;
wire \output_control_2a|Add0~9_sumout ;
wire \output_control_2a|i[7]~DUPLICATE_q ;
wire \output_control_2a|i[5]~DUPLICATE_q ;
wire \output_control_2a|Add0~10 ;
wire \output_control_2a|Add0~45_sumout ;
wire \output_control_2a|Add0~46 ;
wire \output_control_2a|Add0~49_sumout ;
wire \output_control_2a|Add0~50 ;
wire \output_control_2a|Add0~29_sumout ;
wire \output_control_2a|Add0~30 ;
wire \output_control_2a|Add0~33_sumout ;
wire \output_control_2a|Add0~34 ;
wire \output_control_2a|Add0~101_sumout ;
wire \output_control_2a|Add0~102 ;
wire \output_control_2a|Add0~105_sumout ;
wire \output_control_2a|Add0~106 ;
wire \output_control_2a|Add0~57_sumout ;
wire \output_control_2a|Add0~58 ;
wire \output_control_2a|Add0~109_sumout ;
wire \output_control_2a|Add0~110 ;
wire \output_control_2a|Add0~113_sumout ;
wire \output_control_2a|Add0~114 ;
wire \output_control_2a|Add0~73_sumout ;
wire \output_control_2a|Add0~74 ;
wire \output_control_2a|Add0~77_sumout ;
wire \output_control_2a|Add0~78 ;
wire \output_control_2a|Add0~85_sumout ;
wire \output_control_2a|Add0~86 ;
wire \output_control_2a|Add0~65_sumout ;
wire \output_control_2a|Add0~66 ;
wire \output_control_2a|Add0~41_sumout ;
wire \output_control_2a|Add0~42 ;
wire \output_control_2a|Add0~125_sumout ;
wire \output_control_2a|Add0~126 ;
wire \output_control_2a|Add0~37_sumout ;
wire \output_control_2a|Add0~38 ;
wire \output_control_2a|Add0~17_sumout ;
wire \output_control_2a|Add0~18 ;
wire \output_control_2a|Add0~25_sumout ;
wire \output_control_2a|Add0~26 ;
wire \output_control_2a|Add0~117_sumout ;
wire \output_control_2a|Add0~118 ;
wire \output_control_2a|Add0~121_sumout ;
wire \output_control_2a|Add0~122 ;
wire \output_control_2a|Add0~21_sumout ;
wire \output_control_2a|Equal3~0_combout ;
wire \output_control_2a|i[4]~DUPLICATE_q ;
wire \output_control_2a|Add0~22 ;
wire \output_control_2a|Add0~61_sumout ;
wire \output_control_2a|Add0~62 ;
wire \output_control_2a|Add0~81_sumout ;
wire \output_control_2a|Add0~82 ;
wire \output_control_2a|Add0~69_sumout ;
wire \output_control_2a|Equal3~2_combout ;
wire \output_control_2a|i[16]~DUPLICATE_q ;
wire \output_control_2a|i[15]~DUPLICATE_q ;
wire \output_control_2a|Equal3~4_combout ;
wire \output_control_2a|Equal3~3_combout ;
wire \output_control_2a|Equal3~5_combout ;
wire \output_control_2a|i[21]~DUPLICATE_q ;
wire \output_control_2a|Equal3~1_combout ;
wire \output_control_2a|Equal3~6_combout ;
wire \output_control_2a|poly_div[10]~0_combout ;
wire \output_control_2a|Mux64~0_combout ;
wire \output_control_2a|CRC_reg[8]~0_combout ;
wire \output_control_2a|Mux63~0_combout ;
wire \output_control_2a|Mux65~0_combout ;
wire \output_control_2a|Mux66~0_combout ;
wire \output_control_2a|Mux0~2_combout ;
wire \output_control_2a|Mux70~0_combout ;
wire \output_control_2a|Mux67~0_combout ;
wire \output_control_2a|Mux69~0_combout ;
wire \output_control_2a|CRC_reg[5]~DUPLICATE_q ;
wire \output_control_2a|poly_div[6]~DUPLICATE_q ;
wire \output_control_2a|Mux68~0_combout ;
wire \output_control_2a|Mux0~1_combout ;
wire \output_control_2a|Mux61~0_combout ;
wire \output_control_2a|poly_div[12]~DUPLICATE_q ;
wire \output_control_2a|Mux62~0_combout ;
wire \output_control_2a|Mux0~3_combout ;
wire \output_control_2a|poly_div[2]~DUPLICATE_q ;
wire \output_control_2a|Mux72~0_combout ;
wire \output_control_2a|Mux71~0_combout ;
wire \output_control_2a|poly_div[1]~feeder_combout ;
wire \output_control_2a|Mux73~0_combout ;
wire \output_control_2a|Mux74~0_combout ;
wire \output_control_2a|Mux0~0_combout ;
wire \output_control_2a|Mux0~4_combout ;
wire \output_control_2a|poly_div[13]~1_combout ;
wire \output_control_2a|poly_div[13]~_wirecell_combout ;
wire \output_control_2a|Mux3~0_combout ;
wire \output_control_2a|Mux4~0_combout ;
wire \output_control_2a|poly_div[10]~DUPLICATE_q ;
wire \output_control_2a|Mux5~0_combout ;
wire \output_control_2a|poly_div[9]~_wirecell_combout ;
wire \output_control_2a|LED_alert~1_combout ;
wire \output_control_2a|LED_alert~0_combout ;
wire \output_control_2a|LED_alert~2_combout ;
wire \output_control_2a|Equal5~1_combout ;
wire \output_control_2a|Equal5~0_combout ;
wire \output_control_2a|Equal5~2_combout ;
wire \output_control_2a|LED_alert~3_combout ;
wire \output_control_2a|LED_alert~q ;
wire \output_control_2b|Equal5~1_combout ;
wire \output_control_2b|Equal5~0_combout ;
wire \output_control_2b|Equal5~2_combout ;
wire \output_control_2b|LED_alert~0_combout ;
wire \output_control_2b|LED_alert~q ;
wire \FSM_2a|LED~0_combout ;
wire \FSM_2a|LED~q ;
wire [0:0] \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa ;
wire [31:0] \output_control_1a|i ;
wire [13:0] \output_control_2b|poly_div ;
wire [13:0] \output_control_1b|poly_div ;
wire [13:0] \output_control_2a|CRC_reg ;
wire [15:0] \output_control_1a|CRC_data ;
wire [13:0] \output_control_2a|poly_div ;
wire [13:0] \output_control_2b|CRC_reg ;
wire [1:0] \debouncer_SEND|synch_chain ;
wire [15:0] \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa ;
wire [31:0] \output_control_2a|i ;
wire [2:0] \FSM_1a|state_next ;
wire [15:0] \RAM2_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \RAM2_inst|altsyncram_component|auto_generated|q_b ;
wire [5:0] \output_control_1a|counter ;
wire [31:0] \output_control_2b|i ;
wire [15:0] \RAM1_inst|altsyncram_component|auto_generated|q_a ;
wire [2:0] \state_change_1a|state_reg ;
wire [15:0] \RAM1_inst|altsyncram_component|auto_generated|q_b ;
wire [2:0] \FSM_2a|state_next ;
wire [15:0] \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l ;
wire [1:0] \debouncer_SEND|timer ;
wire [15:0] \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h ;
wire [15:0] \output_control_1b|CRC_data ;
wire [4:0] \output_control_2b|address ;
wire [2:0] \FSM_2b|state_next ;
wire [13:0] \output_control_1a|CRC_reg ;
wire [2:0] \FSM_1b|state_next ;
wire [13:0] \output_control_1a|poly_div ;
wire [31:0] \output_control_1b|i ;
wire [13:0] \output_control_1b|CRC_reg ;
wire [2:0] \state_change_2a|state_reg ;
wire [4:0] \output_control_1b|address ;
wire [2:0] \state_change_2b|state_reg ;
wire [2:0] \state_change_1b|state_reg ;
wire [4:0] \output_control_2a|address ;
wire [5:0] \output_control_2b|counter ;
wire [4:0] \output_control_1a|address ;
wire [5:0] \output_control_2a|counter ;
wire [5:0] \output_control_1b|counter ;
wire [1:0] \debouncer_u|timer ;
wire [1:0] \debouncer_u|debouncer_chain ;
wire [1:0] \debouncer_SEND|debouncer_chain ;
wire [1:0] \debouncer_u|synch_chain ;
wire [1:0] \pll_inst|pll_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \pll_inst|pll_inst|altera_pll_i|outclk_wire ;

wire [19:0] \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \RAM2_inst|altsyncram_component|auto_generated|q_a [0] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [1] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [2] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [3] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [4] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [5] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [6] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [7] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [8] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [9] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [10] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [11] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [12] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [13] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [14] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \RAM2_inst|altsyncram_component|auto_generated|q_a [15] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \RAM2_inst|altsyncram_component|auto_generated|q_b [0] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [1] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [2] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [3] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [4] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [5] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [6] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [7] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [8] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [9] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [10] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [11] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [12] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [13] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [14] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RAM2_inst|altsyncram_component|auto_generated|q_b [15] = \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \RAM1_inst|altsyncram_component|auto_generated|q_a [0] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [1] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [2] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [3] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [4] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [5] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [6] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [7] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [8] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [9] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [10] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [11] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [12] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [13] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [14] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \RAM1_inst|altsyncram_component|auto_generated|q_a [15] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \RAM1_inst|altsyncram_component|auto_generated|q_b [0] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [1] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [2] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [3] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [4] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [5] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [6] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [7] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [8] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [9] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [10] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [11] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [12] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [13] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [14] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RAM1_inst|altsyncram_component|auto_generated|q_b [15] = \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \clkout~output (
	.i(\DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa [0]),
	.oe(\output_control_1a|clk_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkout),
	.obar());
// synopsys translate_off
defparam \clkout~output .bus_hold = "false";
defparam \clkout~output .open_drain_output = "false";
defparam \clkout~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \dataout[0]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [0]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[0]),
	.obar());
// synopsys translate_off
defparam \dataout[0]~output .bus_hold = "false";
defparam \dataout[0]~output .open_drain_output = "false";
defparam \dataout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \dataout[1]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [1]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[1]),
	.obar());
// synopsys translate_off
defparam \dataout[1]~output .bus_hold = "false";
defparam \dataout[1]~output .open_drain_output = "false";
defparam \dataout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \dataout[2]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [2]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[2]),
	.obar());
// synopsys translate_off
defparam \dataout[2]~output .bus_hold = "false";
defparam \dataout[2]~output .open_drain_output = "false";
defparam \dataout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \dataout[3]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [3]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[3]),
	.obar());
// synopsys translate_off
defparam \dataout[3]~output .bus_hold = "false";
defparam \dataout[3]~output .open_drain_output = "false";
defparam \dataout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \dataout[4]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [4]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[4]),
	.obar());
// synopsys translate_off
defparam \dataout[4]~output .bus_hold = "false";
defparam \dataout[4]~output .open_drain_output = "false";
defparam \dataout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \dataout[5]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [5]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[5]),
	.obar());
// synopsys translate_off
defparam \dataout[5]~output .bus_hold = "false";
defparam \dataout[5]~output .open_drain_output = "false";
defparam \dataout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \dataout[6]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [6]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[6]),
	.obar());
// synopsys translate_off
defparam \dataout[6]~output .bus_hold = "false";
defparam \dataout[6]~output .open_drain_output = "false";
defparam \dataout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \dataout[7]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [7]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[7]),
	.obar());
// synopsys translate_off
defparam \dataout[7]~output .bus_hold = "false";
defparam \dataout[7]~output .open_drain_output = "false";
defparam \dataout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \dataout[8]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [8]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[8]),
	.obar());
// synopsys translate_off
defparam \dataout[8]~output .bus_hold = "false";
defparam \dataout[8]~output .open_drain_output = "false";
defparam \dataout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \dataout[9]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [9]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[9]),
	.obar());
// synopsys translate_off
defparam \dataout[9]~output .bus_hold = "false";
defparam \dataout[9]~output .open_drain_output = "false";
defparam \dataout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \dataout[10]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [10]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[10]),
	.obar());
// synopsys translate_off
defparam \dataout[10]~output .bus_hold = "false";
defparam \dataout[10]~output .open_drain_output = "false";
defparam \dataout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \dataout[11]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [11]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[11]),
	.obar());
// synopsys translate_off
defparam \dataout[11]~output .bus_hold = "false";
defparam \dataout[11]~output .open_drain_output = "false";
defparam \dataout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \dataout[12]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [12]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[12]),
	.obar());
// synopsys translate_off
defparam \dataout[12]~output .bus_hold = "false";
defparam \dataout[12]~output .open_drain_output = "false";
defparam \dataout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \dataout[13]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [13]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[13]),
	.obar());
// synopsys translate_off
defparam \dataout[13]~output .bus_hold = "false";
defparam \dataout[13]~output .open_drain_output = "false";
defparam \dataout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \dataout[14]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [14]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[14]),
	.obar());
// synopsys translate_off
defparam \dataout[14]~output .bus_hold = "false";
defparam \dataout[14]~output .open_drain_output = "false";
defparam \dataout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \dataout[15]~output (
	.i(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [15]),
	.oe(\output_control_1a|data_oe~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[15]),
	.obar());
// synopsys translate_off
defparam \dataout[15]~output .bus_hold = "false";
defparam \dataout[15]~output .open_drain_output = "false";
defparam \dataout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LED_alert_2a~output (
	.i(\output_control_2a|LED_alert~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_alert_2a),
	.obar());
// synopsys translate_off
defparam \LED_alert_2a~output .bus_hold = "false";
defparam \LED_alert_2a~output .open_drain_output = "false";
defparam \LED_alert_2a~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LED_alert_2b~output (
	.i(\output_control_2b|LED_alert~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_alert_2b),
	.obar());
// synopsys translate_off
defparam \LED_alert_2b~output .bus_hold = "false";
defparam \LED_alert_2b~output .open_drain_output = "false";
defparam \LED_alert_2b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LED~output (
	.i(\FSM_2a|LED~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED),
	.obar());
// synopsys translate_off
defparam \LED~output .bus_hold = "false";
defparam \LED~output .open_drain_output = "false";
defparam \LED~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \board_clk~input (
	.i(board_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\board_clk~input_o ));
// synopsys translate_off
defparam \board_clk~input .bus_hold = "false";
defparam \board_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\board_clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 4;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "10000 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X4_Y0_N10
cyclonev_ddio_out \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(gnd),
	.datainhi(vcc),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \output_control_1a|Add0~65 (
// Equation(s):
// \output_control_1a|Add0~65_sumout  = SUM(( \output_control_1a|i [0] ) + ( VCC ) + ( !VCC ))
// \output_control_1a|Add0~66  = CARRY(( \output_control_1a|i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~65_sumout ),
	.cout(\output_control_1a|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~65 .extended_lut = "off";
defparam \output_control_1a|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \output_control_1a|counter[4]~0 (
// Equation(s):
// \output_control_1a|counter[4]~0_combout  = (!\state_change_1a|state_reg [1] & ((!\state_change_1a|state_reg [0]) # (!\state_change_1a|state_reg [2])))

	.dataa(gnd),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(!\state_change_1a|state_reg [2]),
	.datad(!\state_change_1a|state_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|counter[4]~0 .extended_lut = "off";
defparam \output_control_1a|counter[4]~0 .lut_mask = 64'hFC00FC00FC00FC00;
defparam \output_control_1a|counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N28
dffeas \output_control_1a|counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[0] .is_wysiwyg = "true";
defparam \output_control_1a|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \output_control_1a|poly_div[13]~0 (
// Equation(s):
// \output_control_1a|poly_div[13]~0_combout  = ( !\state_change_1a|state_reg [2] & ( !\state_change_1a|state_reg [0] ) )

	.dataa(gnd),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[13]~0 .extended_lut = "off";
defparam \output_control_1a|poly_div[13]~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \output_control_1a|poly_div[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \output_control_1a|Mux13~0 (
// Equation(s):
// \output_control_1a|Mux13~0_combout  = ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|counter [0]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux13~0 .extended_lut = "off";
defparam \output_control_1a|Mux13~0 .lut_mask = 64'hFF00FF0000000000;
defparam \output_control_1a|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \output_control_1a|counter[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \output_control_1a|counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[1] .is_wysiwyg = "true";
defparam \output_control_1a|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \output_control_1a|Mux12~0 (
// Equation(s):
// \output_control_1a|Mux12~0_combout  = ( \output_control_1a|counter [0] & ( (!\output_control_1a|poly_div[13]~0_combout  & !\output_control_1a|counter [1]) ) ) # ( !\output_control_1a|counter [0] & ( (!\output_control_1a|poly_div[13]~0_combout  & 
// \output_control_1a|counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div[13]~0_combout ),
	.datad(!\output_control_1a|counter [1]),
	.datae(gnd),
	.dataf(!\output_control_1a|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux12~0 .extended_lut = "off";
defparam \output_control_1a|Mux12~0 .lut_mask = 64'h00F000F0F000F000;
defparam \output_control_1a|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \output_control_1a|counter[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N53
dffeas \output_control_1a|counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[2] .is_wysiwyg = "true";
defparam \output_control_1a|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \output_control_1a|Mux11~0 (
// Equation(s):
// \output_control_1a|Mux11~0_combout  = ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|counter [2] $ (((!\output_control_1a|counter[0]~DUPLICATE_q ) # (!\output_control_1a|counter[1]~DUPLICATE_q ))) ) )

	.dataa(!\output_control_1a|counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\output_control_1a|counter[1]~DUPLICATE_q ),
	.datad(!\output_control_1a|counter [2]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux11~0 .extended_lut = "off";
defparam \output_control_1a|Mux11~0 .lut_mask = 64'h05FA05FA00000000;
defparam \output_control_1a|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N52
dffeas \output_control_1a|counter[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \output_control_1a|Mux10~0 (
// Equation(s):
// \output_control_1a|Mux10~0_combout  = ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|counter [3] $ (((!\output_control_1a|counter[0]~DUPLICATE_q ) # ((!\output_control_1a|counter[1]~DUPLICATE_q ) # (!\output_control_1a|counter 
// [2])))) ) )

	.dataa(!\output_control_1a|counter[0]~DUPLICATE_q ),
	.datab(!\output_control_1a|counter[1]~DUPLICATE_q ),
	.datac(!\output_control_1a|counter [2]),
	.datad(!\output_control_1a|counter [3]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux10~0 .extended_lut = "off";
defparam \output_control_1a|Mux10~0 .lut_mask = 64'h01FE01FE00000000;
defparam \output_control_1a|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N49
dffeas \output_control_1a|counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[3] .is_wysiwyg = "true";
defparam \output_control_1a|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \output_control_1a|Add2~0 (
// Equation(s):
// \output_control_1a|Add2~0_combout  = ( \output_control_1a|counter [1] & ( (\output_control_1a|counter [2] & (\output_control_1a|counter [3] & \output_control_1a|counter[0]~DUPLICATE_q )) ) )

	.dataa(!\output_control_1a|counter [2]),
	.datab(!\output_control_1a|counter [3]),
	.datac(!\output_control_1a|counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add2~0 .extended_lut = "off";
defparam \output_control_1a|Add2~0 .lut_mask = 64'h0000000001010101;
defparam \output_control_1a|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \output_control_1a|Mux9~0 (
// Equation(s):
// \output_control_1a|Mux9~0_combout  = ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|Add2~0_combout  $ (!\output_control_1a|counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|Add2~0_combout ),
	.datad(!\output_control_1a|counter [4]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux9~0 .extended_lut = "off";
defparam \output_control_1a|Mux9~0 .lut_mask = 64'h0FF00FF000000000;
defparam \output_control_1a|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N58
dffeas \output_control_1a|counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[4] .is_wysiwyg = "true";
defparam \output_control_1a|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N56
dffeas \output_control_1a|counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[5] .is_wysiwyg = "true";
defparam \output_control_1a|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N59
dffeas \output_control_1a|counter[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \output_control_1a|Mux8~0 (
// Equation(s):
// \output_control_1a|Mux8~0_combout  = ( \output_control_1a|counter[4]~DUPLICATE_q  & ( (!\output_control_1a|poly_div[13]~0_combout  & (!\output_control_1a|Add2~0_combout  $ (!\output_control_1a|counter [5]))) ) ) # ( 
// !\output_control_1a|counter[4]~DUPLICATE_q  & ( (!\output_control_1a|poly_div[13]~0_combout  & \output_control_1a|counter [5]) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|Add2~0_combout ),
	.datac(!\output_control_1a|poly_div[13]~0_combout ),
	.datad(!\output_control_1a|counter [5]),
	.datae(gnd),
	.dataf(!\output_control_1a|counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux8~0 .extended_lut = "off";
defparam \output_control_1a|Mux8~0 .lut_mask = 64'h00F000F030C030C0;
defparam \output_control_1a|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \output_control_1a|counter[5]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \output_control_1a|Equal2~0 (
// Equation(s):
// \output_control_1a|Equal2~0_combout  = ( !\output_control_1a|counter[5]~DUPLICATE_q  & ( !\output_control_1a|counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|counter [4]),
	.datae(gnd),
	.dataf(!\output_control_1a|counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal2~0 .extended_lut = "off";
defparam \output_control_1a|Equal2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \output_control_1a|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \output_control_1a|tick_CRC~0 (
// Equation(s):
// \output_control_1a|tick_CRC~0_combout  = ( \output_control_1a|tick_CRC~q  & ( \output_control_1a|counter[0]~DUPLICATE_q  ) ) # ( !\output_control_1a|tick_CRC~q  & ( \output_control_1a|counter[0]~DUPLICATE_q  & ( (!\output_control_1a|counter[1]~DUPLICATE_q 
//  & (((!\output_control_1a|Equal2~0_combout ) # (\output_control_1a|counter [3])) # (\output_control_1a|counter[2]~DUPLICATE_q ))) ) ) ) # ( \output_control_1a|tick_CRC~q  & ( !\output_control_1a|counter[0]~DUPLICATE_q  ) ) # ( 
// !\output_control_1a|tick_CRC~q  & ( !\output_control_1a|counter[0]~DUPLICATE_q  & ( (!\output_control_1a|counter[2]~DUPLICATE_q  & (!\output_control_1a|counter [3] & (\output_control_1a|Equal2~0_combout  & !\output_control_1a|counter[1]~DUPLICATE_q ))) ) 
// ) )

	.dataa(!\output_control_1a|counter[2]~DUPLICATE_q ),
	.datab(!\output_control_1a|counter [3]),
	.datac(!\output_control_1a|Equal2~0_combout ),
	.datad(!\output_control_1a|counter[1]~DUPLICATE_q ),
	.datae(!\output_control_1a|tick_CRC~q ),
	.dataf(!\output_control_1a|counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|tick_CRC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|tick_CRC~0 .extended_lut = "off";
defparam \output_control_1a|tick_CRC~0 .lut_mask = 64'h0800FFFFF700FFFF;
defparam \output_control_1a|tick_CRC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \output_control_1a|tick_CRC~1 (
// Equation(s):
// \output_control_1a|tick_CRC~1_combout  = ( \state_change_1a|state_reg [0] & ( (!\state_change_1a|state_reg [2] & !\state_change_1a|state_reg [1]) ) ) # ( !\state_change_1a|state_reg [0] & ( !\state_change_1a|state_reg [2] ) )

	.dataa(!\state_change_1a|state_reg [2]),
	.datab(gnd),
	.datac(!\state_change_1a|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|tick_CRC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|tick_CRC~1 .extended_lut = "off";
defparam \output_control_1a|tick_CRC~1 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \output_control_1a|tick_CRC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N31
dffeas \output_control_1a|tick_CRC (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|tick_CRC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [0]),
	.sload(gnd),
	.ena(\output_control_1a|tick_CRC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|tick_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|tick_CRC .is_wysiwyg = "true";
defparam \output_control_1a|tick_CRC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \output_control_1a|Mux7~0 (
// Equation(s):
// \output_control_1a|Mux7~0_combout  = (!\output_control_1a|poly_div[13]~0_combout  & !\output_control_1a|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div[13]~0_combout ),
	.datad(!\output_control_1a|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux7~0 .extended_lut = "off";
defparam \output_control_1a|Mux7~0 .lut_mask = 64'hF000F000F000F000;
defparam \output_control_1a|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N48
cyclonev_lcell_comb \output_control_1a|always0~0 (
// Equation(s):
// \output_control_1a|always0~0_combout  = ( \output_control_1a|counter[2]~DUPLICATE_q  & ( (!\output_control_1a|counter[1]~DUPLICATE_q  & \output_control_1a|counter [0]) ) ) # ( !\output_control_1a|counter[2]~DUPLICATE_q  & ( 
// (!\output_control_1a|counter[1]~DUPLICATE_q  & (\output_control_1a|counter [0] & ((!\output_control_1a|Equal2~0_combout ) # (\output_control_1a|counter [3])))) ) )

	.dataa(!\output_control_1a|Equal2~0_combout ),
	.datab(!\output_control_1a|counter[1]~DUPLICATE_q ),
	.datac(!\output_control_1a|counter [0]),
	.datad(!\output_control_1a|counter [3]),
	.datae(gnd),
	.dataf(!\output_control_1a|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|always0~0 .extended_lut = "off";
defparam \output_control_1a|always0~0 .lut_mask = 64'h080C080C0C0C0C0C;
defparam \output_control_1a|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N42
cyclonev_lcell_comb \output_control_1a|address[1]~0 (
// Equation(s):
// \output_control_1a|address[1]~0_combout  = ( \output_control_1a|counter [3] & ( \output_control_1a|counter[2]~DUPLICATE_q  & ( (\output_control_1a|Equal2~0_combout  & (!\output_control_1a|counter[1]~DUPLICATE_q  & !\state_change_1a|state_reg [0])) ) ) ) # 
// ( !\output_control_1a|counter [3] & ( \output_control_1a|counter[2]~DUPLICATE_q  & ( (\output_control_1a|Equal2~0_combout  & !\state_change_1a|state_reg [0]) ) ) ) # ( \output_control_1a|counter [3] & ( !\output_control_1a|counter[2]~DUPLICATE_q  & ( 
// (\output_control_1a|Equal2~0_combout  & !\state_change_1a|state_reg [0]) ) ) ) # ( !\output_control_1a|counter [3] & ( !\output_control_1a|counter[2]~DUPLICATE_q  & ( (\output_control_1a|Equal2~0_combout  & (!\state_change_1a|state_reg [0] & 
// ((\output_control_1a|counter [0]) # (\output_control_1a|counter[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\output_control_1a|Equal2~0_combout ),
	.datab(!\output_control_1a|counter[1]~DUPLICATE_q ),
	.datac(!\output_control_1a|counter [0]),
	.datad(!\state_change_1a|state_reg [0]),
	.datae(!\output_control_1a|counter [3]),
	.dataf(!\output_control_1a|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|address[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|address[1]~0 .extended_lut = "off";
defparam \output_control_1a|address[1]~0 .lut_mask = 64'h1500550055004400;
defparam \output_control_1a|address[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N18
cyclonev_lcell_comb \output_control_1a|address[1]~1 (
// Equation(s):
// \output_control_1a|address[1]~1_combout  = ( \output_control_1a|address[1]~0_combout  & ( (!\state_change_1a|state_reg [1] & ((!\state_change_1a|state_reg [0]) # (\output_control_1a|always0~0_combout ))) ) ) # ( !\output_control_1a|address[1]~0_combout  & 
// ( (!\state_change_1a|state_reg [2] & (!\state_change_1a|state_reg [1] & ((!\state_change_1a|state_reg [0]) # (\output_control_1a|always0~0_combout )))) ) )

	.dataa(!\state_change_1a|state_reg [2]),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(!\output_control_1a|always0~0_combout ),
	.datad(!\state_change_1a|state_reg [1]),
	.datae(gnd),
	.dataf(!\output_control_1a|address[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|address[1]~1 .extended_lut = "off";
defparam \output_control_1a|address[1]~1 .lut_mask = 64'h8A008A00CF00CF00;
defparam \output_control_1a|address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \output_control_1a|address[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[0] .is_wysiwyg = "true";
defparam \output_control_1a|address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \output_control_1a|address[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \output_control_1a|Mux6~0 (
// Equation(s):
// \output_control_1a|Mux6~0_combout  = ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|address[0]~DUPLICATE_q  $ (!\output_control_1a|address [1]) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|address[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\output_control_1a|address [1]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux6~0 .extended_lut = "off";
defparam \output_control_1a|Mux6~0 .lut_mask = 64'h33CC33CC00000000;
defparam \output_control_1a|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N13
dffeas \output_control_1a|address[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[1] .is_wysiwyg = "true";
defparam \output_control_1a|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \output_control_1a|Mux5~0 (
// Equation(s):
// \output_control_1a|Mux5~0_combout  = ( \output_control_1a|address [1] & ( (!\output_control_1a|poly_div[13]~0_combout  & (!\output_control_1a|address[0]~DUPLICATE_q  $ (!\output_control_1a|address [2]))) ) ) # ( !\output_control_1a|address [1] & ( 
// (!\output_control_1a|poly_div[13]~0_combout  & \output_control_1a|address [2]) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|address[0]~DUPLICATE_q ),
	.datac(!\output_control_1a|poly_div[13]~0_combout ),
	.datad(!\output_control_1a|address [2]),
	.datae(gnd),
	.dataf(!\output_control_1a|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux5~0 .extended_lut = "off";
defparam \output_control_1a|Mux5~0 .lut_mask = 64'h00F000F030C030C0;
defparam \output_control_1a|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N17
dffeas \output_control_1a|address[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[2] .is_wysiwyg = "true";
defparam \output_control_1a|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \output_control_1a|address[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[3] .is_wysiwyg = "true";
defparam \output_control_1a|address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \output_control_1a|Mux4~0 (
// Equation(s):
// \output_control_1a|Mux4~0_combout  = ( \output_control_1a|address [0] & ( (!\output_control_1a|poly_div[13]~0_combout  & (!\output_control_1a|address [3] $ (((!\output_control_1a|address [1]) # (!\output_control_1a|address [2]))))) ) ) # ( 
// !\output_control_1a|address [0] & ( (!\output_control_1a|poly_div[13]~0_combout  & \output_control_1a|address [3]) ) )

	.dataa(!\output_control_1a|poly_div[13]~0_combout ),
	.datab(!\output_control_1a|address [1]),
	.datac(!\output_control_1a|address [2]),
	.datad(!\output_control_1a|address [3]),
	.datae(gnd),
	.dataf(!\output_control_1a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux4~0 .extended_lut = "off";
defparam \output_control_1a|Mux4~0 .lut_mask = 64'h00AA00AA02A802A8;
defparam \output_control_1a|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \output_control_1a|address[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[3]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|address[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \output_control_1a|Mux3~0 (
// Equation(s):
// \output_control_1a|Mux3~0_combout  = ( \output_control_1a|address [4] & ( \output_control_1a|address[3]~DUPLICATE_q  & ( (!\output_control_1a|poly_div[13]~0_combout  & ((!\output_control_1a|address [0]) # ((!\output_control_1a|address [1]) # 
// (!\output_control_1a|address [2])))) ) ) ) # ( !\output_control_1a|address [4] & ( \output_control_1a|address[3]~DUPLICATE_q  & ( (!\output_control_1a|poly_div[13]~0_combout  & (\output_control_1a|address [0] & (\output_control_1a|address [1] & 
// \output_control_1a|address [2]))) ) ) ) # ( \output_control_1a|address [4] & ( !\output_control_1a|address[3]~DUPLICATE_q  & ( !\output_control_1a|poly_div[13]~0_combout  ) ) )

	.dataa(!\output_control_1a|poly_div[13]~0_combout ),
	.datab(!\output_control_1a|address [0]),
	.datac(!\output_control_1a|address [1]),
	.datad(!\output_control_1a|address [2]),
	.datae(!\output_control_1a|address [4]),
	.dataf(!\output_control_1a|address[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux3~0 .extended_lut = "off";
defparam \output_control_1a|Mux3~0 .lut_mask = 64'h0000AAAA0002AAA8;
defparam \output_control_1a|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \output_control_1a|address[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[4] .is_wysiwyg = "true";
defparam \output_control_1a|address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \output_control_1a|Equal7~0 (
// Equation(s):
// \output_control_1a|Equal7~0_combout  = ( \output_control_1a|address [2] & ( (!\output_control_1a|address [4] & (\output_control_1a|address [0] & (\output_control_1a|address[3]~DUPLICATE_q  & !\output_control_1a|address [1]))) ) )

	.dataa(!\output_control_1a|address [4]),
	.datab(!\output_control_1a|address [0]),
	.datac(!\output_control_1a|address[3]~DUPLICATE_q ),
	.datad(!\output_control_1a|address [1]),
	.datae(!\output_control_1a|address [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal7~0 .extended_lut = "off";
defparam \output_control_1a|Equal7~0 .lut_mask = 64'h0000020000000200;
defparam \output_control_1a|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N54
cyclonev_lcell_comb \output_control_1a|Mux48~0 (
// Equation(s):
// \output_control_1a|Mux48~0_combout  = ( \state_change_1a|state_reg [1] & ( (\state_change_1a|state_reg [0] & !\state_change_1a|state_reg [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_1a|state_reg [0]),
	.datad(!\state_change_1a|state_reg [2]),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux48~0 .extended_lut = "off";
defparam \output_control_1a|Mux48~0 .lut_mask = 64'h000000000F000F00;
defparam \output_control_1a|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N18
cyclonev_lcell_comb \output_control_1a|Mux65~0 (
// Equation(s):
// \output_control_1a|Mux65~0_combout  = (\output_control_1a|Mux48~0_combout  & ((!\output_control_1a|Equal7~0_combout ) # (\output_control_1a|tick_NEXT~q )))

	.dataa(gnd),
	.datab(!\output_control_1a|Equal7~0_combout ),
	.datac(!\output_control_1a|Mux48~0_combout ),
	.datad(!\output_control_1a|tick_NEXT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux65~0 .extended_lut = "off";
defparam \output_control_1a|Mux65~0 .lut_mask = 64'h0C0F0C0F0C0F0C0F;
defparam \output_control_1a|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N21
cyclonev_lcell_comb \output_control_1a|Mux48~2 (
// Equation(s):
// \output_control_1a|Mux48~2_combout  = (!\state_change_1a|state_reg [2] & \output_control_1a|Mux48~1_combout )

	.dataa(!\state_change_1a|state_reg [2]),
	.datab(gnd),
	.datac(!\output_control_1a|Mux48~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux48~2 .extended_lut = "off";
defparam \output_control_1a|Mux48~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \output_control_1a|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N19
dffeas \output_control_1a|tick_NEXT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|Mux48~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|tick_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|tick_NEXT .is_wysiwyg = "true";
defparam \output_control_1a|tick_NEXT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \output_control_1a|tick_IDLE~0 (
// Equation(s):
// \output_control_1a|tick_IDLE~0_combout  = ( !\output_control_1a|counter [1] & ( (\output_control_1a|counter [2] & (\output_control_1a|counter [3] & !\output_control_1a|counter [0])) ) )

	.dataa(!\output_control_1a|counter [2]),
	.datab(!\output_control_1a|counter [3]),
	.datac(!\output_control_1a|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|tick_IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|tick_IDLE~0 .extended_lut = "off";
defparam \output_control_1a|tick_IDLE~0 .lut_mask = 64'h1010101000000000;
defparam \output_control_1a|tick_IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \output_control_1a|tick_IDLE~1 (
// Equation(s):
// \output_control_1a|tick_IDLE~1_combout  = ( !\output_control_1a|counter[4]~DUPLICATE_q  & ( (\FSM_1a|Mux0~0_combout  & (\state_change_1a|state_reg [2] & (\output_control_1a|tick_IDLE~0_combout  & \output_control_1a|counter [5]))) ) )

	.dataa(!\FSM_1a|Mux0~0_combout ),
	.datab(!\state_change_1a|state_reg [2]),
	.datac(!\output_control_1a|tick_IDLE~0_combout ),
	.datad(!\output_control_1a|counter [5]),
	.datae(gnd),
	.dataf(!\output_control_1a|counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|tick_IDLE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|tick_IDLE~1 .extended_lut = "off";
defparam \output_control_1a|tick_IDLE~1 .lut_mask = 64'h0001000100000000;
defparam \output_control_1a|tick_IDLE~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \output_control_1a|tick_IDLE~2 (
// Equation(s):
// \output_control_1a|tick_IDLE~2_combout  = ( \output_control_1a|tick_IDLE~q  & ( \state_change_1a|state_reg [2] ) ) # ( !\output_control_1a|tick_IDLE~q  & ( \state_change_1a|state_reg [2] & ( \output_control_1a|tick_IDLE~1_combout  ) ) ) # ( 
// \output_control_1a|tick_IDLE~q  & ( !\state_change_1a|state_reg [2] & ( ((\state_change_1a|state_reg [0]) # (\state_change_1a|state_reg [1])) # (\output_control_1a|tick_IDLE~1_combout ) ) ) ) # ( !\output_control_1a|tick_IDLE~q  & ( 
// !\state_change_1a|state_reg [2] & ( ((\state_change_1a|state_reg [1] & (\output_control_1a|Equal7~0_combout  & \state_change_1a|state_reg [0]))) # (\output_control_1a|tick_IDLE~1_combout ) ) ) )

	.dataa(!\output_control_1a|tick_IDLE~1_combout ),
	.datab(!\state_change_1a|state_reg [1]),
	.datac(!\output_control_1a|Equal7~0_combout ),
	.datad(!\state_change_1a|state_reg [0]),
	.datae(!\output_control_1a|tick_IDLE~q ),
	.dataf(!\state_change_1a|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|tick_IDLE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|tick_IDLE~2 .extended_lut = "off";
defparam \output_control_1a|tick_IDLE~2 .lut_mask = 64'h555777FF5555FFFF;
defparam \output_control_1a|tick_IDLE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N7
dffeas \output_control_1a|tick_IDLE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|tick_IDLE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|tick_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|tick_IDLE .is_wysiwyg = "true";
defparam \output_control_1a|tick_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \FSM_1a|Mux1~0 (
// Equation(s):
// \FSM_1a|Mux1~0_combout  = ( \output_control_1a|tick_IDLE~q  & ( (!\state_change_1a|state_reg [0] & ((\state_change_1a|state_reg [1]))) # (\state_change_1a|state_reg [0] & (\output_control_1a|tick_CRC~q  & !\state_change_1a|state_reg [1])) ) ) # ( 
// !\output_control_1a|tick_IDLE~q  & ( (!\state_change_1a|state_reg [0] & (((\state_change_1a|state_reg [1])))) # (\state_change_1a|state_reg [0] & ((!\state_change_1a|state_reg [1] & (\output_control_1a|tick_CRC~q )) # (\state_change_1a|state_reg [1] & 
// ((!\output_control_1a|tick_NEXT~q ))))) ) )

	.dataa(!\output_control_1a|tick_CRC~q ),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(!\state_change_1a|state_reg [1]),
	.datad(!\output_control_1a|tick_NEXT~q ),
	.datae(gnd),
	.dataf(!\output_control_1a|tick_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1a|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1a|Mux1~0 .extended_lut = "off";
defparam \FSM_1a|Mux1~0 .lut_mask = 64'h1F1C1F1C1C1C1C1C;
defparam \FSM_1a|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N23
dffeas \FSM_1a|state_next[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1a|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_change_1a|state_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1a|state_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1a|state_next[1] .is_wysiwyg = "true";
defparam \FSM_1a|state_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \state_change_1a|state_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1a|state_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1a|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1a|state_reg[1] .is_wysiwyg = "true";
defparam \state_change_1a|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N57
cyclonev_lcell_comb \output_control_1a|Mux48~1 (
// Equation(s):
// \output_control_1a|Mux48~1_combout  = ( \state_change_1a|state_reg [0] ) # ( !\state_change_1a|state_reg [0] & ( !\state_change_1a|state_reg [1] ) )

	.dataa(!\state_change_1a|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux48~1 .extended_lut = "off";
defparam \output_control_1a|Mux48~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \output_control_1a|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \output_control_1a|i[23]~19 (
// Equation(s):
// \output_control_1a|i[23]~19_combout  = (!\state_change_1a|state_reg [2] & ((!\state_change_1a|state_reg [0]) # (\state_change_1a|state_reg [1])))

	.dataa(!\state_change_1a|state_reg [1]),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(!\state_change_1a|state_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i[23]~19 .extended_lut = "off";
defparam \output_control_1a|i[23]~19 .lut_mask = 64'hD0D0D0D0D0D0D0D0;
defparam \output_control_1a|i[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \output_control_1a|i[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[9] .is_wysiwyg = "true";
defparam \output_control_1a|i[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \output_control_1a|Add0~61 (
// Equation(s):
// \output_control_1a|Add0~61_sumout  = SUM(( !\output_control_1a|i[1]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~66  ))
// \output_control_1a|Add0~62  = CARRY(( !\output_control_1a|i[1]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~66  ))

	.dataa(!\output_control_1a|i[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~61_sumout ),
	.cout(\output_control_1a|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~61 .extended_lut = "off";
defparam \output_control_1a|Add0~61 .lut_mask = 64'h000000000000AAAA;
defparam \output_control_1a|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N47
dffeas \output_control_1a|i[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[1] .is_wysiwyg = "true";
defparam \output_control_1a|i[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \output_control_1a|i~10 (
// Equation(s):
// \output_control_1a|i~10_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((!\output_control_1a|i [1]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~61_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~61_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((!\output_control_1a|i [1]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~61_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~61_sumout ),
	.datad(!\output_control_1a|i [1]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~10 .extended_lut = "off";
defparam \output_control_1a|i~10 .lut_mask = 64'h4F0B4F0BCF03CF03;
defparam \output_control_1a|i~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N45
cyclonev_lcell_comb \output_control_1a|Mux45~0 (
// Equation(s):
// \output_control_1a|Mux45~0_combout  = ( !\output_control_1a|i~10_combout  & ( !\output_control_1a|Mux48~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|Mux48~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|i~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux45~0 .extended_lut = "off";
defparam \output_control_1a|Mux45~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \output_control_1a|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N46
dffeas \output_control_1a|i[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \output_control_1a|Add0~57 (
// Equation(s):
// \output_control_1a|Add0~57_sumout  = SUM(( !\output_control_1a|i [2] ) + ( VCC ) + ( \output_control_1a|Add0~62  ))
// \output_control_1a|Add0~58  = CARRY(( !\output_control_1a|i [2] ) + ( VCC ) + ( \output_control_1a|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~57_sumout ),
	.cout(\output_control_1a|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~57 .extended_lut = "off";
defparam \output_control_1a|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_1a|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \output_control_1a|i~9 (
// Equation(s):
// \output_control_1a|i~9_combout  = ( \output_control_1a|Add0~57_sumout  & ( \output_control_1a|i [2] & ( ((!\output_control_1a|Equal4~1_combout  & !\output_control_1a|Mux0~4_combout )) # (\output_control_1a|Equal3~6_combout ) ) ) ) # ( 
// \output_control_1a|Add0~57_sumout  & ( !\output_control_1a|i [2] ) ) # ( !\output_control_1a|Add0~57_sumout  & ( !\output_control_1a|i [2] & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|Mux0~4_combout ) # 
// (\output_control_1a|Equal4~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|Equal4~1_combout ),
	.datac(!\output_control_1a|Equal3~6_combout ),
	.datad(!\output_control_1a|Mux0~4_combout ),
	.datae(!\output_control_1a|Add0~57_sumout ),
	.dataf(!\output_control_1a|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~9 .extended_lut = "off";
defparam \output_control_1a|i~9 .lut_mask = 64'h30F0FFFF0000CF0F;
defparam \output_control_1a|i~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \output_control_1a|Mux44~0 (
// Equation(s):
// \output_control_1a|Mux44~0_combout  = (!\output_control_1a|Mux48~1_combout  & !\output_control_1a|i~9_combout )

	.dataa(gnd),
	.datab(!\output_control_1a|Mux48~1_combout ),
	.datac(!\output_control_1a|i~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux44~0 .extended_lut = "off";
defparam \output_control_1a|Mux44~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \output_control_1a|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N31
dffeas \output_control_1a|i[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[2] .is_wysiwyg = "true";
defparam \output_control_1a|i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \output_control_1a|Add0~53 (
// Equation(s):
// \output_control_1a|Add0~53_sumout  = SUM(( !\output_control_1a|i[3]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~58  ))
// \output_control_1a|Add0~54  = CARRY(( !\output_control_1a|i[3]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~58  ))

	.dataa(!\output_control_1a|i[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~53_sumout ),
	.cout(\output_control_1a|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~53 .extended_lut = "off";
defparam \output_control_1a|Add0~53 .lut_mask = 64'h000000000000AAAA;
defparam \output_control_1a|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N35
dffeas \output_control_1a|i[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[3] .is_wysiwyg = "true";
defparam \output_control_1a|i[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \output_control_1a|i~8 (
// Equation(s):
// \output_control_1a|i~8_combout  = ( \output_control_1a|i [3] & ( (\output_control_1a|Add0~53_sumout  & (((!\output_control_1a|Equal4~1_combout  & !\output_control_1a|Mux0~4_combout )) # (\output_control_1a|Equal3~6_combout ))) ) ) # ( 
// !\output_control_1a|i [3] & ( ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|Mux0~4_combout ) # (\output_control_1a|Equal4~1_combout )))) # (\output_control_1a|Add0~53_sumout ) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Mux0~4_combout ),
	.datad(!\output_control_1a|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\output_control_1a|i [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~8 .extended_lut = "off";
defparam \output_control_1a|i~8 .lut_mask = 64'h4CFF4CFF00B300B3;
defparam \output_control_1a|i~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \output_control_1a|Mux43~0 (
// Equation(s):
// \output_control_1a|Mux43~0_combout  = (!\output_control_1a|i~8_combout  & !\output_control_1a|Mux48~1_combout )

	.dataa(!\output_control_1a|i~8_combout ),
	.datab(!\output_control_1a|Mux48~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux43~0 .extended_lut = "off";
defparam \output_control_1a|Mux43~0 .lut_mask = 64'h8888888888888888;
defparam \output_control_1a|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N34
dffeas \output_control_1a|i[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[3]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \output_control_1a|Add0~49 (
// Equation(s):
// \output_control_1a|Add0~49_sumout  = SUM(( \output_control_1a|i [4] ) + ( VCC ) + ( \output_control_1a|Add0~54  ))
// \output_control_1a|Add0~50  = CARRY(( \output_control_1a|i [4] ) + ( VCC ) + ( \output_control_1a|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~49_sumout ),
	.cout(\output_control_1a|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~49 .extended_lut = "off";
defparam \output_control_1a|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \output_control_1a|i~7 (
// Equation(s):
// \output_control_1a|i~7_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [4]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~49_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~49_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [4]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~49_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~49_sumout ),
	.datad(!\output_control_1a|i [4]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~7 .extended_lut = "off";
defparam \output_control_1a|i~7 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N44
dffeas \output_control_1a|i[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[4] .is_wysiwyg = "true";
defparam \output_control_1a|i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \output_control_1a|Add0~45 (
// Equation(s):
// \output_control_1a|Add0~45_sumout  = SUM(( \output_control_1a|i [5] ) + ( VCC ) + ( \output_control_1a|Add0~50  ))
// \output_control_1a|Add0~46  = CARRY(( \output_control_1a|i [5] ) + ( VCC ) + ( \output_control_1a|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~45_sumout ),
	.cout(\output_control_1a|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~45 .extended_lut = "off";
defparam \output_control_1a|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \output_control_1a|i~6 (
// Equation(s):
// \output_control_1a|i~6_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [5]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~45_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~45_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [5]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~45_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~45_sumout ),
	.datad(!\output_control_1a|i [5]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~6 .extended_lut = "off";
defparam \output_control_1a|i~6 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N50
dffeas \output_control_1a|i[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[5] .is_wysiwyg = "true";
defparam \output_control_1a|i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \output_control_1a|Add0~41 (
// Equation(s):
// \output_control_1a|Add0~41_sumout  = SUM(( \output_control_1a|i [6] ) + ( VCC ) + ( \output_control_1a|Add0~46  ))
// \output_control_1a|Add0~42  = CARRY(( \output_control_1a|i [6] ) + ( VCC ) + ( \output_control_1a|Add0~46  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~41_sumout ),
	.cout(\output_control_1a|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~41 .extended_lut = "off";
defparam \output_control_1a|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \output_control_1a|i~5 (
// Equation(s):
// \output_control_1a|i~5_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [6]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~41_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (\output_control_1a|Add0~41_sumout )) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [6]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~41_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Add0~41_sumout ),
	.datac(!\output_control_1a|Equal3~6_combout ),
	.datad(!\output_control_1a|i [6]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~5 .extended_lut = "off";
defparam \output_control_1a|i~5 .lut_mask = 64'h2373237303F303F3;
defparam \output_control_1a|i~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N14
dffeas \output_control_1a|i[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[6] .is_wysiwyg = "true";
defparam \output_control_1a|i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \output_control_1a|Add0~85 (
// Equation(s):
// \output_control_1a|Add0~85_sumout  = SUM(( \output_control_1a|i [7] ) + ( VCC ) + ( \output_control_1a|Add0~42  ))
// \output_control_1a|Add0~86  = CARRY(( \output_control_1a|i [7] ) + ( VCC ) + ( \output_control_1a|Add0~42  ))

	.dataa(!\output_control_1a|i [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~85_sumout ),
	.cout(\output_control_1a|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~85 .extended_lut = "off";
defparam \output_control_1a|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \output_control_1a|i~15 (
// Equation(s):
// \output_control_1a|i~15_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [7]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~85_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~85_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [7]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~85_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~85_sumout ),
	.datad(!\output_control_1a|i [7]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~15 .extended_lut = "off";
defparam \output_control_1a|i~15 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N2
dffeas \output_control_1a|i[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[7] .is_wysiwyg = "true";
defparam \output_control_1a|i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \output_control_1a|Add0~81 (
// Equation(s):
// \output_control_1a|Add0~81_sumout  = SUM(( \output_control_1a|i [8] ) + ( VCC ) + ( \output_control_1a|Add0~86  ))
// \output_control_1a|Add0~82  = CARRY(( \output_control_1a|i [8] ) + ( VCC ) + ( \output_control_1a|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~81_sumout ),
	.cout(\output_control_1a|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~81 .extended_lut = "off";
defparam \output_control_1a|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \output_control_1a|i~14 (
// Equation(s):
// \output_control_1a|i~14_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [8]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~81_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~81_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [8]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~81_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~81_sumout ),
	.datad(!\output_control_1a|i [8]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~14 .extended_lut = "off";
defparam \output_control_1a|i~14 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \output_control_1a|i[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[8] .is_wysiwyg = "true";
defparam \output_control_1a|i[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \output_control_1a|Add0~77 (
// Equation(s):
// \output_control_1a|Add0~77_sumout  = SUM(( \output_control_1a|i [9] ) + ( VCC ) + ( \output_control_1a|Add0~82  ))
// \output_control_1a|Add0~78  = CARRY(( \output_control_1a|i [9] ) + ( VCC ) + ( \output_control_1a|Add0~82  ))

	.dataa(!\output_control_1a|i [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~77_sumout ),
	.cout(\output_control_1a|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~77 .extended_lut = "off";
defparam \output_control_1a|Add0~77 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \output_control_1a|Add0~69 (
// Equation(s):
// \output_control_1a|Add0~69_sumout  = SUM(( \output_control_1a|i [10] ) + ( VCC ) + ( \output_control_1a|Add0~78  ))
// \output_control_1a|Add0~70  = CARRY(( \output_control_1a|i [10] ) + ( VCC ) + ( \output_control_1a|Add0~78  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~69_sumout ),
	.cout(\output_control_1a|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~69 .extended_lut = "off";
defparam \output_control_1a|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \output_control_1a|Add0~25 (
// Equation(s):
// \output_control_1a|Add0~25_sumout  = SUM(( \output_control_1a|i [11] ) + ( VCC ) + ( \output_control_1a|Add0~70  ))
// \output_control_1a|Add0~26  = CARRY(( \output_control_1a|i [11] ) + ( VCC ) + ( \output_control_1a|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~25_sumout ),
	.cout(\output_control_1a|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~25 .extended_lut = "off";
defparam \output_control_1a|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \output_control_1a|i~3 (
// Equation(s):
// \output_control_1a|i~3_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [11]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~25_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~25_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [11]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~25_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~25_sumout ),
	.datad(!\output_control_1a|i [11]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~3 .extended_lut = "off";
defparam \output_control_1a|i~3 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N59
dffeas \output_control_1a|i[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[11] .is_wysiwyg = "true";
defparam \output_control_1a|i[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \output_control_1a|Add0~105 (
// Equation(s):
// \output_control_1a|Add0~105_sumout  = SUM(( \output_control_1a|i [12] ) + ( VCC ) + ( \output_control_1a|Add0~26  ))
// \output_control_1a|Add0~106  = CARRY(( \output_control_1a|i [12] ) + ( VCC ) + ( \output_control_1a|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~105_sumout ),
	.cout(\output_control_1a|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~105 .extended_lut = "off";
defparam \output_control_1a|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \output_control_1a|i~16 (
// Equation(s):
// \output_control_1a|i~16_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [12]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~105_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~105_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [12]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~105_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~105_sumout ),
	.datad(!\output_control_1a|i [12]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~16 .extended_lut = "off";
defparam \output_control_1a|i~16 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N56
dffeas \output_control_1a|i[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[12] .is_wysiwyg = "true";
defparam \output_control_1a|i[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \output_control_1a|Add0~17 (
// Equation(s):
// \output_control_1a|Add0~17_sumout  = SUM(( \output_control_1a|i [13] ) + ( VCC ) + ( \output_control_1a|Add0~106  ))
// \output_control_1a|Add0~18  = CARRY(( \output_control_1a|i [13] ) + ( VCC ) + ( \output_control_1a|Add0~106  ))

	.dataa(!\output_control_1a|i [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~17_sumout ),
	.cout(\output_control_1a|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~17 .extended_lut = "off";
defparam \output_control_1a|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \output_control_1a|i~2 (
// Equation(s):
// \output_control_1a|i~2_combout  = ( \output_control_1a|Equal4~1_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [13]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~17_sumout )) ) ) # ( 
// !\output_control_1a|Equal4~1_combout  & ( (!\output_control_1a|Mux0~4_combout  & (((\output_control_1a|Add0~17_sumout )))) # (\output_control_1a|Mux0~4_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [13]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~17_sumout )))) ) )

	.dataa(!\output_control_1a|Mux0~4_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~17_sumout ),
	.datad(!\output_control_1a|i [13]),
	.datae(gnd),
	.dataf(!\output_control_1a|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~2 .extended_lut = "off";
defparam \output_control_1a|i~2 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \output_control_1a|i[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[13] .is_wysiwyg = "true";
defparam \output_control_1a|i[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \output_control_1a|Add0~125 (
// Equation(s):
// \output_control_1a|Add0~125_sumout  = SUM(( \output_control_1a|i [14] ) + ( VCC ) + ( \output_control_1a|Add0~18  ))
// \output_control_1a|Add0~126  = CARRY(( \output_control_1a|i [14] ) + ( VCC ) + ( \output_control_1a|Add0~18  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~125_sumout ),
	.cout(\output_control_1a|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~125 .extended_lut = "off";
defparam \output_control_1a|Add0~125 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \output_control_1a|i~17 (
// Equation(s):
// \output_control_1a|i~17_combout  = ( \output_control_1a|Add0~125_sumout  & ( (((!\output_control_1a|Mux0~4_combout  & !\output_control_1a|Equal4~1_combout )) # (\output_control_1a|i [14])) # (\output_control_1a|Equal3~6_combout ) ) ) # ( 
// !\output_control_1a|Add0~125_sumout  & ( (!\output_control_1a|Equal3~6_combout  & (\output_control_1a|i [14] & ((\output_control_1a|Equal4~1_combout ) # (\output_control_1a|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1a|Mux0~4_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Equal4~1_combout ),
	.datad(!\output_control_1a|i [14]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~17 .extended_lut = "off";
defparam \output_control_1a|i~17 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1a|i~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N17
dffeas \output_control_1a|i[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[14] .is_wysiwyg = "true";
defparam \output_control_1a|i[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \output_control_1a|Add0~37 (
// Equation(s):
// \output_control_1a|Add0~37_sumout  = SUM(( \output_control_1a|i [15] ) + ( VCC ) + ( \output_control_1a|Add0~126  ))
// \output_control_1a|Add0~38  = CARRY(( \output_control_1a|i [15] ) + ( VCC ) + ( \output_control_1a|Add0~126  ))

	.dataa(!\output_control_1a|i [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~37_sumout ),
	.cout(\output_control_1a|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~37 .extended_lut = "off";
defparam \output_control_1a|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \output_control_1a|i~4 (
// Equation(s):
// \output_control_1a|i~4_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [15]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~37_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~37_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [15]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~37_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~37_sumout ),
	.datad(!\output_control_1a|i [15]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~4 .extended_lut = "off";
defparam \output_control_1a|i~4 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N53
dffeas \output_control_1a|i[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[15] .is_wysiwyg = "true";
defparam \output_control_1a|i[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \output_control_1a|Add0~121 (
// Equation(s):
// \output_control_1a|Add0~121_sumout  = SUM(( \output_control_1a|i [16] ) + ( VCC ) + ( \output_control_1a|Add0~38  ))
// \output_control_1a|Add0~122  = CARRY(( \output_control_1a|i [16] ) + ( VCC ) + ( \output_control_1a|Add0~38  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~121_sumout ),
	.cout(\output_control_1a|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~121 .extended_lut = "off";
defparam \output_control_1a|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \output_control_1a|i~20 (
// Equation(s):
// \output_control_1a|i~20_combout  = ( \output_control_1a|Equal3~6_combout  & ( \output_control_1a|Add0~121_sumout  ) ) # ( !\output_control_1a|Equal3~6_combout  & ( (!\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Mux0~4_combout  & 
// (\output_control_1a|Add0~121_sumout )) # (\output_control_1a|Mux0~4_combout  & ((\output_control_1a|i [16]))))) # (\output_control_1a|Equal4~1_combout  & (((\output_control_1a|i [16])))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Add0~121_sumout ),
	.datac(!\output_control_1a|Mux0~4_combout ),
	.datad(!\output_control_1a|i [16]),
	.datae(gnd),
	.dataf(!\output_control_1a|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~20 .extended_lut = "off";
defparam \output_control_1a|i~20 .lut_mask = 64'h207F207F33333333;
defparam \output_control_1a|i~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N37
dffeas \output_control_1a|i[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[16] .is_wysiwyg = "true";
defparam \output_control_1a|i[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \output_control_1a|Equal3~1 (
// Equation(s):
// \output_control_1a|Equal3~1_combout  = ( !\output_control_1a|i [11] & ( !\output_control_1a|i [12] & ( (!\output_control_1a|i [14] & (!\output_control_1a|i [16] & (!\output_control_1a|i [13] & !\output_control_1a|i [15]))) ) ) )

	.dataa(!\output_control_1a|i [14]),
	.datab(!\output_control_1a|i [16]),
	.datac(!\output_control_1a|i [13]),
	.datad(!\output_control_1a|i [15]),
	.datae(!\output_control_1a|i [11]),
	.dataf(!\output_control_1a|i [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~1 .extended_lut = "off";
defparam \output_control_1a|Equal3~1 .lut_mask = 64'h8000000000000000;
defparam \output_control_1a|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \output_control_1a|Add0~13 (
// Equation(s):
// \output_control_1a|Add0~13_sumout  = SUM(( \output_control_1a|i [17] ) + ( VCC ) + ( \output_control_1a|Add0~122  ))
// \output_control_1a|Add0~14  = CARRY(( \output_control_1a|i [17] ) + ( VCC ) + ( \output_control_1a|Add0~122  ))

	.dataa(!\output_control_1a|i [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~13_sumout ),
	.cout(\output_control_1a|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~13 .extended_lut = "off";
defparam \output_control_1a|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \output_control_1a|i~25 (
// Equation(s):
// \output_control_1a|i~25_combout  = ( \output_control_1a|Add0~13_sumout  & ( (((!\output_control_1a|Mux0~4_combout  & !\output_control_1a|Equal4~1_combout )) # (\output_control_1a|i [17])) # (\output_control_1a|Equal3~6_combout ) ) ) # ( 
// !\output_control_1a|Add0~13_sumout  & ( (!\output_control_1a|Equal3~6_combout  & (\output_control_1a|i [17] & ((\output_control_1a|Equal4~1_combout ) # (\output_control_1a|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1a|Mux0~4_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Equal4~1_combout ),
	.datad(!\output_control_1a|i [17]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~25 .extended_lut = "off";
defparam \output_control_1a|i~25 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1a|i~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N49
dffeas \output_control_1a|i[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[17] .is_wysiwyg = "true";
defparam \output_control_1a|i[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \output_control_1a|Add0~101 (
// Equation(s):
// \output_control_1a|Add0~101_sumout  = SUM(( \output_control_1a|i [18] ) + ( VCC ) + ( \output_control_1a|Add0~14  ))
// \output_control_1a|Add0~102  = CARRY(( \output_control_1a|i [18] ) + ( VCC ) + ( \output_control_1a|Add0~14  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~101_sumout ),
	.cout(\output_control_1a|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~101 .extended_lut = "off";
defparam \output_control_1a|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N57
cyclonev_lcell_comb \output_control_1a|i~24 (
// Equation(s):
// \output_control_1a|i~24_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [18]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~101_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~101_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [18]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~101_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~101_sumout ),
	.datad(!\output_control_1a|i [18]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~24 .extended_lut = "off";
defparam \output_control_1a|i~24 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N58
dffeas \output_control_1a|i[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[18] .is_wysiwyg = "true";
defparam \output_control_1a|i[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \output_control_1a|Add0~5 (
// Equation(s):
// \output_control_1a|Add0~5_sumout  = SUM(( \output_control_1a|i [19] ) + ( VCC ) + ( \output_control_1a|Add0~102  ))
// \output_control_1a|Add0~6  = CARRY(( \output_control_1a|i [19] ) + ( VCC ) + ( \output_control_1a|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~5_sumout ),
	.cout(\output_control_1a|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~5 .extended_lut = "off";
defparam \output_control_1a|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \output_control_1a|i~1 (
// Equation(s):
// \output_control_1a|i~1_combout  = ( \output_control_1a|Equal4~1_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [19]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~5_sumout )) ) ) # ( 
// !\output_control_1a|Equal4~1_combout  & ( (!\output_control_1a|Mux0~4_combout  & (((\output_control_1a|Add0~5_sumout )))) # (\output_control_1a|Mux0~4_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [19]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~5_sumout )))) ) )

	.dataa(!\output_control_1a|Mux0~4_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~5_sumout ),
	.datad(!\output_control_1a|i [19]),
	.datae(gnd),
	.dataf(!\output_control_1a|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~1 .extended_lut = "off";
defparam \output_control_1a|i~1 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \output_control_1a|i[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[19] .is_wysiwyg = "true";
defparam \output_control_1a|i[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N59
dffeas \output_control_1a|i[18]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[18]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \output_control_1a|i[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[20] .is_wysiwyg = "true";
defparam \output_control_1a|i[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \output_control_1a|Add0~73 (
// Equation(s):
// \output_control_1a|Add0~73_sumout  = SUM(( \output_control_1a|i [20] ) + ( VCC ) + ( \output_control_1a|Add0~6  ))
// \output_control_1a|Add0~74  = CARRY(( \output_control_1a|i [20] ) + ( VCC ) + ( \output_control_1a|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~73_sumout ),
	.cout(\output_control_1a|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~73 .extended_lut = "off";
defparam \output_control_1a|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \output_control_1a|i~23 (
// Equation(s):
// \output_control_1a|i~23_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [20]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~73_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~73_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [20]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~73_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~73_sumout ),
	.datad(!\output_control_1a|i [20]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~23 .extended_lut = "off";
defparam \output_control_1a|i~23 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N8
dffeas \output_control_1a|i[20]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[20]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \output_control_1a|i~0 (
// Equation(s):
// \output_control_1a|i~0_combout  = ( \output_control_1a|Mux0~4_combout  & ( !\output_control_1a|Equal3~6_combout  ) ) # ( !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & \output_control_1a|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Equal4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~0 .extended_lut = "off";
defparam \output_control_1a|i~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \output_control_1a|i~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \output_control_1a|Add0~21 (
// Equation(s):
// \output_control_1a|Add0~21_sumout  = SUM(( \output_control_1a|i [21] ) + ( VCC ) + ( \output_control_1a|Add0~74  ))
// \output_control_1a|Add0~22  = CARRY(( \output_control_1a|i [21] ) + ( VCC ) + ( \output_control_1a|Add0~74  ))

	.dataa(!\output_control_1a|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~21_sumout ),
	.cout(\output_control_1a|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~21 .extended_lut = "off";
defparam \output_control_1a|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \output_control_1a|i~22 (
// Equation(s):
// \output_control_1a|i~22_combout  = ( \output_control_1a|Add0~21_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [21]) ) ) # ( !\output_control_1a|Add0~21_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i~0_combout ),
	.datad(!\output_control_1a|i [21]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~22 .extended_lut = "off";
defparam \output_control_1a|i~22 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \output_control_1a|i~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \output_control_1a|i[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[21] .is_wysiwyg = "true";
defparam \output_control_1a|i[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N34
dffeas \output_control_1a|i[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[22] .is_wysiwyg = "true";
defparam \output_control_1a|i[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \output_control_1a|Add0~97 (
// Equation(s):
// \output_control_1a|Add0~97_sumout  = SUM(( \output_control_1a|i [22] ) + ( VCC ) + ( \output_control_1a|Add0~22  ))
// \output_control_1a|Add0~98  = CARRY(( \output_control_1a|i [22] ) + ( VCC ) + ( \output_control_1a|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~97_sumout ),
	.cout(\output_control_1a|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~97 .extended_lut = "off";
defparam \output_control_1a|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \output_control_1a|i~21 (
// Equation(s):
// \output_control_1a|i~21_combout  = ( \output_control_1a|Add0~97_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [22]) ) ) # ( !\output_control_1a|Add0~97_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i~0_combout ),
	.datad(!\output_control_1a|i [22]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~21 .extended_lut = "off";
defparam \output_control_1a|i~21 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \output_control_1a|i~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N35
dffeas \output_control_1a|i[22]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[22]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \output_control_1a|Equal3~2 (
// Equation(s):
// \output_control_1a|Equal3~2_combout  = ( !\output_control_1a|i [21] & ( !\output_control_1a|i[22]~DUPLICATE_q  & ( (!\output_control_1a|i [19] & (!\output_control_1a|i[18]~DUPLICATE_q  & (!\output_control_1a|i [17] & !\output_control_1a|i[20]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\output_control_1a|i [19]),
	.datab(!\output_control_1a|i[18]~DUPLICATE_q ),
	.datac(!\output_control_1a|i [17]),
	.datad(!\output_control_1a|i[20]~DUPLICATE_q ),
	.datae(!\output_control_1a|i [21]),
	.dataf(!\output_control_1a|i[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~2 .extended_lut = "off";
defparam \output_control_1a|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \output_control_1a|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \output_control_1a|Add0~9 (
// Equation(s):
// \output_control_1a|Add0~9_sumout  = SUM(( \output_control_1a|i [23] ) + ( VCC ) + ( \output_control_1a|Add0~98  ))
// \output_control_1a|Add0~10  = CARRY(( \output_control_1a|i [23] ) + ( VCC ) + ( \output_control_1a|Add0~98  ))

	.dataa(!\output_control_1a|i [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~9_sumout ),
	.cout(\output_control_1a|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~9 .extended_lut = "off";
defparam \output_control_1a|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \output_control_1a|i~26 (
// Equation(s):
// \output_control_1a|i~26_combout  = ( \output_control_1a|i~0_combout  & ( \output_control_1a|i [23] ) ) # ( !\output_control_1a|i~0_combout  & ( \output_control_1a|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|Add0~9_sumout ),
	.datad(!\output_control_1a|i [23]),
	.datae(gnd),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~26 .extended_lut = "off";
defparam \output_control_1a|i~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1a|i~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \output_control_1a|i[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[23] .is_wysiwyg = "true";
defparam \output_control_1a|i[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \output_control_1a|Add0~117 (
// Equation(s):
// \output_control_1a|Add0~117_sumout  = SUM(( \output_control_1a|i [24] ) + ( VCC ) + ( \output_control_1a|Add0~10  ))
// \output_control_1a|Add0~118  = CARRY(( \output_control_1a|i [24] ) + ( VCC ) + ( \output_control_1a|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~117_sumout ),
	.cout(\output_control_1a|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~117 .extended_lut = "off";
defparam \output_control_1a|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \output_control_1a|i~33 (
// Equation(s):
// \output_control_1a|i~33_combout  = ( \output_control_1a|i~0_combout  & ( \output_control_1a|i [24] ) ) # ( !\output_control_1a|i~0_combout  & ( \output_control_1a|Add0~117_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|Add0~117_sumout ),
	.datad(!\output_control_1a|i [24]),
	.datae(gnd),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~33 .extended_lut = "off";
defparam \output_control_1a|i~33 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1a|i~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \output_control_1a|i[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[24] .is_wysiwyg = "true";
defparam \output_control_1a|i[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \output_control_1a|Add0~33 (
// Equation(s):
// \output_control_1a|Add0~33_sumout  = SUM(( \output_control_1a|i[25]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~118  ))
// \output_control_1a|Add0~34  = CARRY(( \output_control_1a|i[25]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1a|Add0~118  ))

	.dataa(!\output_control_1a|i[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~33_sumout ),
	.cout(\output_control_1a|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~33 .extended_lut = "off";
defparam \output_control_1a|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \output_control_1a|i[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[25] .is_wysiwyg = "true";
defparam \output_control_1a|i[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \output_control_1a|i~32 (
// Equation(s):
// \output_control_1a|i~32_combout  = ( \output_control_1a|i~0_combout  & ( \output_control_1a|i [25] ) ) # ( !\output_control_1a|i~0_combout  & ( \output_control_1a|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|Add0~33_sumout ),
	.datad(!\output_control_1a|i [25]),
	.datae(gnd),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~32 .extended_lut = "off";
defparam \output_control_1a|i~32 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1a|i~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \output_control_1a|i[25]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[25]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|i[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \output_control_1a|Add0~93 (
// Equation(s):
// \output_control_1a|Add0~93_sumout  = SUM(( \output_control_1a|i [26] ) + ( VCC ) + ( \output_control_1a|Add0~34  ))
// \output_control_1a|Add0~94  = CARRY(( \output_control_1a|i [26] ) + ( VCC ) + ( \output_control_1a|Add0~34  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~93_sumout ),
	.cout(\output_control_1a|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~93 .extended_lut = "off";
defparam \output_control_1a|Add0~93 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N15
cyclonev_lcell_comb \output_control_1a|i~31 (
// Equation(s):
// \output_control_1a|i~31_combout  = (!\output_control_1a|i~0_combout  & (\output_control_1a|Add0~93_sumout )) # (\output_control_1a|i~0_combout  & ((\output_control_1a|i [26])))

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(gnd),
	.datac(!\output_control_1a|Add0~93_sumout ),
	.datad(!\output_control_1a|i [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~31 .extended_lut = "off";
defparam \output_control_1a|i~31 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \output_control_1a|i~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N17
dffeas \output_control_1a|i[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[26] .is_wysiwyg = "true";
defparam \output_control_1a|i[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N21
cyclonev_lcell_comb \output_control_1a|Add0~89 (
// Equation(s):
// \output_control_1a|Add0~89_sumout  = SUM(( \output_control_1a|i [27] ) + ( VCC ) + ( \output_control_1a|Add0~94  ))
// \output_control_1a|Add0~90  = CARRY(( \output_control_1a|i [27] ) + ( VCC ) + ( \output_control_1a|Add0~94  ))

	.dataa(!\output_control_1a|i [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~89_sumout ),
	.cout(\output_control_1a|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~89 .extended_lut = "off";
defparam \output_control_1a|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N12
cyclonev_lcell_comb \output_control_1a|i~30 (
// Equation(s):
// \output_control_1a|i~30_combout  = ( \output_control_1a|Add0~89_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [27]) ) ) # ( !\output_control_1a|Add0~89_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [27]) ) )

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|i [27]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~30 .extended_lut = "off";
defparam \output_control_1a|i~30 .lut_mask = 64'h00550055AAFFAAFF;
defparam \output_control_1a|i~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N14
dffeas \output_control_1a|i[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[27] .is_wysiwyg = "true";
defparam \output_control_1a|i[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \output_control_1a|Add0~113 (
// Equation(s):
// \output_control_1a|Add0~113_sumout  = SUM(( \output_control_1a|i [28] ) + ( VCC ) + ( \output_control_1a|Add0~90  ))
// \output_control_1a|Add0~114  = CARRY(( \output_control_1a|i [28] ) + ( VCC ) + ( \output_control_1a|Add0~90  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~113_sumout ),
	.cout(\output_control_1a|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~113 .extended_lut = "off";
defparam \output_control_1a|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N0
cyclonev_lcell_comb \output_control_1a|i~29 (
// Equation(s):
// \output_control_1a|i~29_combout  = ( \output_control_1a|Add0~113_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [28]) ) ) # ( !\output_control_1a|Add0~113_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [28]) ) 
// )

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|i [28]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~29 .extended_lut = "off";
defparam \output_control_1a|i~29 .lut_mask = 64'h00550055AAFFAAFF;
defparam \output_control_1a|i~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N2
dffeas \output_control_1a|i[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[28] .is_wysiwyg = "true";
defparam \output_control_1a|i[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \output_control_1a|Add0~109 (
// Equation(s):
// \output_control_1a|Add0~109_sumout  = SUM(( \output_control_1a|i [29] ) + ( VCC ) + ( \output_control_1a|Add0~114  ))
// \output_control_1a|Add0~110  = CARRY(( \output_control_1a|i [29] ) + ( VCC ) + ( \output_control_1a|Add0~114  ))

	.dataa(!\output_control_1a|i [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~109_sumout ),
	.cout(\output_control_1a|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~109 .extended_lut = "off";
defparam \output_control_1a|Add0~109 .lut_mask = 64'h0000000000005555;
defparam \output_control_1a|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \output_control_1a|i~27 (
// Equation(s):
// \output_control_1a|i~27_combout  = ( \output_control_1a|Add0~109_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [29]) ) ) # ( !\output_control_1a|Add0~109_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [29]) ) 
// )

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|i [29]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~27 .extended_lut = "off";
defparam \output_control_1a|i~27 .lut_mask = 64'h00550055AAFFAAFF;
defparam \output_control_1a|i~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N5
dffeas \output_control_1a|i[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[29] .is_wysiwyg = "true";
defparam \output_control_1a|i[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \output_control_1a|Add0~29 (
// Equation(s):
// \output_control_1a|Add0~29_sumout  = SUM(( \output_control_1a|i [30] ) + ( VCC ) + ( \output_control_1a|Add0~110  ))
// \output_control_1a|Add0~30  = CARRY(( \output_control_1a|i [30] ) + ( VCC ) + ( \output_control_1a|Add0~110  ))

	.dataa(gnd),
	.datab(!\output_control_1a|i [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~29_sumout ),
	.cout(\output_control_1a|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~29 .extended_lut = "off";
defparam \output_control_1a|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \output_control_1a|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N36
cyclonev_lcell_comb \output_control_1a|i~28 (
// Equation(s):
// \output_control_1a|i~28_combout  = ( \output_control_1a|i [30] & ( \output_control_1a|Add0~29_sumout  ) ) # ( !\output_control_1a|i [30] & ( \output_control_1a|Add0~29_sumout  & ( !\output_control_1a|i~0_combout  ) ) ) # ( \output_control_1a|i [30] & ( 
// !\output_control_1a|Add0~29_sumout  & ( \output_control_1a|i~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i~0_combout ),
	.datad(gnd),
	.datae(!\output_control_1a|i [30]),
	.dataf(!\output_control_1a|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~28 .extended_lut = "off";
defparam \output_control_1a|i~28 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \output_control_1a|i~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N37
dffeas \output_control_1a|i[30] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[30] .is_wysiwyg = "true";
defparam \output_control_1a|i[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \output_control_1a|Add0~1 (
// Equation(s):
// \output_control_1a|Add0~1_sumout  = SUM(( \output_control_1a|i [31] ) + ( VCC ) + ( \output_control_1a|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1a|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1a|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Add0~1 .extended_lut = "off";
defparam \output_control_1a|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1a|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \output_control_1a|i~18 (
// Equation(s):
// \output_control_1a|i~18_combout  = ( \output_control_1a|Add0~1_sumout  & ( (!\output_control_1a|i~0_combout ) # (\output_control_1a|i [31]) ) ) # ( !\output_control_1a|Add0~1_sumout  & ( (\output_control_1a|i~0_combout  & \output_control_1a|i [31]) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|i~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1a|i [31]),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~18 .extended_lut = "off";
defparam \output_control_1a|i~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \output_control_1a|i~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N4
dffeas \output_control_1a|i[31] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[31] .is_wysiwyg = "true";
defparam \output_control_1a|i[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \output_control_1a|Equal3~3 (
// Equation(s):
// \output_control_1a|Equal3~3_combout  = ( !\output_control_1a|i [4] & ( !\output_control_1a|i [5] & ( (!\output_control_1a|i [23] & (!\output_control_1a|i [31] & (!\output_control_1a|i [29] & !\output_control_1a|i[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\output_control_1a|i [23]),
	.datab(!\output_control_1a|i [31]),
	.datac(!\output_control_1a|i [29]),
	.datad(!\output_control_1a|i[1]~DUPLICATE_q ),
	.datae(!\output_control_1a|i [4]),
	.dataf(!\output_control_1a|i [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~3 .extended_lut = "off";
defparam \output_control_1a|Equal3~3 .lut_mask = 64'h8000000000000000;
defparam \output_control_1a|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \output_control_1a|Equal3~5 (
// Equation(s):
// \output_control_1a|Equal3~5_combout  = ( !\output_control_1a|i [3] & ( (!\output_control_1a|i [2] & !\output_control_1a|i [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|i [2]),
	.datad(!\output_control_1a|i [0]),
	.datae(gnd),
	.dataf(!\output_control_1a|i [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~5 .extended_lut = "off";
defparam \output_control_1a|Equal3~5 .lut_mask = 64'hF000F00000000000;
defparam \output_control_1a|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \output_control_1a|Equal3~4 (
// Equation(s):
// \output_control_1a|Equal3~4_combout  = ( !\output_control_1a|i [30] & ( !\output_control_1a|i[25]~DUPLICATE_q  & ( (!\output_control_1a|i [24] & (!\output_control_1a|i [26] & (!\output_control_1a|i [27] & !\output_control_1a|i [28]))) ) ) )

	.dataa(!\output_control_1a|i [24]),
	.datab(!\output_control_1a|i [26]),
	.datac(!\output_control_1a|i [27]),
	.datad(!\output_control_1a|i [28]),
	.datae(!\output_control_1a|i [30]),
	.dataf(!\output_control_1a|i[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~4 .extended_lut = "off";
defparam \output_control_1a|Equal3~4 .lut_mask = 64'h8000000000000000;
defparam \output_control_1a|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \output_control_1a|Equal3~6 (
// Equation(s):
// \output_control_1a|Equal3~6_combout  = ( \output_control_1a|Equal3~5_combout  & ( \output_control_1a|Equal3~4_combout  & ( (\output_control_1a|Equal3~0_combout  & (\output_control_1a|Equal3~1_combout  & (\output_control_1a|Equal3~2_combout  & 
// \output_control_1a|Equal3~3_combout ))) ) ) )

	.dataa(!\output_control_1a|Equal3~0_combout ),
	.datab(!\output_control_1a|Equal3~1_combout ),
	.datac(!\output_control_1a|Equal3~2_combout ),
	.datad(!\output_control_1a|Equal3~3_combout ),
	.datae(!\output_control_1a|Equal3~5_combout ),
	.dataf(!\output_control_1a|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~6 .extended_lut = "off";
defparam \output_control_1a|Equal3~6 .lut_mask = 64'h0000000000000001;
defparam \output_control_1a|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \output_control_1a|i~11 (
// Equation(s):
// \output_control_1a|i~11_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [0]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~65_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (\output_control_1a|Add0~65_sumout )) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [0]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~65_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Add0~65_sumout ),
	.datac(!\output_control_1a|Equal3~6_combout ),
	.datad(!\output_control_1a|i [0]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~11 .extended_lut = "off";
defparam \output_control_1a|i~11 .lut_mask = 64'h2373237303F303F3;
defparam \output_control_1a|i~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \output_control_1a|i[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[0] .is_wysiwyg = "true";
defparam \output_control_1a|i[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \output_control_1a|Equal5~9 (
// Equation(s):
// \output_control_1a|Equal5~9_combout  = ( !\output_control_1a|Add0~121_sumout  & ( \output_control_1a|i [16] & ( (!\output_control_1a|Add0~117_sumout  & (!\output_control_1a|i~17_combout  & !\output_control_1a|i~0_combout )) ) ) ) # ( 
// \output_control_1a|Add0~121_sumout  & ( !\output_control_1a|i [16] & ( (!\output_control_1a|i [24] & (!\output_control_1a|i~17_combout  & \output_control_1a|i~0_combout )) ) ) ) # ( !\output_control_1a|Add0~121_sumout  & ( !\output_control_1a|i [16] & ( 
// (!\output_control_1a|i~17_combout  & ((!\output_control_1a|i~0_combout  & (!\output_control_1a|Add0~117_sumout )) # (\output_control_1a|i~0_combout  & ((!\output_control_1a|i [24]))))) ) ) )

	.dataa(!\output_control_1a|Add0~117_sumout ),
	.datab(!\output_control_1a|i [24]),
	.datac(!\output_control_1a|i~17_combout ),
	.datad(!\output_control_1a|i~0_combout ),
	.datae(!\output_control_1a|Add0~121_sumout ),
	.dataf(!\output_control_1a|i [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~9 .extended_lut = "off";
defparam \output_control_1a|Equal5~9 .lut_mask = 64'hA0C000C0A0000000;
defparam \output_control_1a|Equal5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N6
cyclonev_lcell_comb \output_control_1a|Equal5~10 (
// Equation(s):
// \output_control_1a|Equal5~10_combout  = ( !\output_control_1a|i [28] & ( \output_control_1a|Add0~113_sumout  & ( (\output_control_1a|i~0_combout  & (\output_control_1a|Equal5~9_combout  & !\output_control_1a|i [29])) ) ) ) # ( \output_control_1a|i [28] & 
// ( !\output_control_1a|Add0~113_sumout  & ( (!\output_control_1a|i~0_combout  & (\output_control_1a|Equal5~9_combout  & !\output_control_1a|Add0~109_sumout )) ) ) ) # ( !\output_control_1a|i [28] & ( !\output_control_1a|Add0~113_sumout  & ( 
// (\output_control_1a|Equal5~9_combout  & ((!\output_control_1a|i~0_combout  & ((!\output_control_1a|Add0~109_sumout ))) # (\output_control_1a|i~0_combout  & (!\output_control_1a|i [29])))) ) ) )

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(!\output_control_1a|Equal5~9_combout ),
	.datac(!\output_control_1a|i [29]),
	.datad(!\output_control_1a|Add0~109_sumout ),
	.datae(!\output_control_1a|i [28]),
	.dataf(!\output_control_1a|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~10 .extended_lut = "off";
defparam \output_control_1a|Equal5~10 .lut_mask = 64'h3210220010100000;
defparam \output_control_1a|Equal5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \output_control_1a|poly_div[13]~4 (
// Equation(s):
// \output_control_1a|poly_div[13]~4_combout  = ( \output_control_1a|poly_div[13]~0_combout  & ( \state_change_1a|state_reg [1] & ( ((!\output_control_1a|Equal3~6_combout  & (!\output_control_1a|Equal4~1_combout  & !\output_control_1a|Mux0~4_combout ))) # 
// (\output_control_1a|poly_div [13]) ) ) ) # ( !\output_control_1a|poly_div[13]~0_combout  & ( \state_change_1a|state_reg [1] & ( \output_control_1a|poly_div [13] ) ) ) # ( !\output_control_1a|poly_div[13]~0_combout  & ( !\state_change_1a|state_reg [1] & ( 
// \output_control_1a|poly_div [13] ) ) )

	.dataa(!\output_control_1a|Equal3~6_combout ),
	.datab(!\output_control_1a|Equal4~1_combout ),
	.datac(!\output_control_1a|poly_div [13]),
	.datad(!\output_control_1a|Mux0~4_combout ),
	.datae(!\output_control_1a|poly_div[13]~0_combout ),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[13]~4 .extended_lut = "off";
defparam \output_control_1a|poly_div[13]~4 .lut_mask = 64'h0F0F00000F0F8F0F;
defparam \output_control_1a|poly_div[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \output_control_1a|Equal5~0 (
// Equation(s):
// \output_control_1a|Equal5~0_combout  = ( !\output_control_1a|i [17] & ( \output_control_1a|Add0~13_sumout  & ( (!\output_control_1a|i [23] & (!\output_control_1a|i~2_combout  & \output_control_1a|i~0_combout )) ) ) ) # ( \output_control_1a|i [17] & ( 
// !\output_control_1a|Add0~13_sumout  & ( (!\output_control_1a|Add0~9_sumout  & (!\output_control_1a|i~2_combout  & !\output_control_1a|i~0_combout )) ) ) ) # ( !\output_control_1a|i [17] & ( !\output_control_1a|Add0~13_sumout  & ( 
// (!\output_control_1a|i~2_combout  & ((!\output_control_1a|i~0_combout  & (!\output_control_1a|Add0~9_sumout )) # (\output_control_1a|i~0_combout  & ((!\output_control_1a|i [23]))))) ) ) )

	.dataa(!\output_control_1a|Add0~9_sumout ),
	.datab(!\output_control_1a|i [23]),
	.datac(!\output_control_1a|i~2_combout ),
	.datad(!\output_control_1a|i~0_combout ),
	.datae(!\output_control_1a|i [17]),
	.dataf(!\output_control_1a|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~0 .extended_lut = "off";
defparam \output_control_1a|Equal5~0 .lut_mask = 64'hA0C0A00000C00000;
defparam \output_control_1a|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \output_control_1a|Equal5~1 (
// Equation(s):
// \output_control_1a|Equal5~1_combout  = ( \output_control_1a|Add0~21_sumout  & ( (!\output_control_1a|i~3_combout  & (\output_control_1a|i~0_combout  & !\output_control_1a|i [21])) ) ) # ( !\output_control_1a|Add0~21_sumout  & ( 
// (!\output_control_1a|i~3_combout  & ((!\output_control_1a|i~0_combout ) # (!\output_control_1a|i [21]))) ) )

	.dataa(!\output_control_1a|i~3_combout ),
	.datab(!\output_control_1a|i~0_combout ),
	.datac(!\output_control_1a|i [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~1 .extended_lut = "off";
defparam \output_control_1a|Equal5~1 .lut_mask = 64'hA8A8A8A820202020;
defparam \output_control_1a|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \output_control_1a|Equal5~2 (
// Equation(s):
// \output_control_1a|Equal5~2_combout  = ( !\output_control_1a|i~1_combout  & ( \output_control_1a|Add0~1_sumout  & ( (!\output_control_1a|i [31] & (\output_control_1a|Equal5~0_combout  & (\output_control_1a|Equal5~1_combout  & 
// \output_control_1a|i~0_combout ))) ) ) ) # ( !\output_control_1a|i~1_combout  & ( !\output_control_1a|Add0~1_sumout  & ( (\output_control_1a|Equal5~0_combout  & (\output_control_1a|Equal5~1_combout  & ((!\output_control_1a|i [31]) # 
// (!\output_control_1a|i~0_combout )))) ) ) )

	.dataa(!\output_control_1a|i [31]),
	.datab(!\output_control_1a|Equal5~0_combout ),
	.datac(!\output_control_1a|Equal5~1_combout ),
	.datad(!\output_control_1a|i~0_combout ),
	.datae(!\output_control_1a|i~1_combout ),
	.dataf(!\output_control_1a|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~2 .extended_lut = "off";
defparam \output_control_1a|Equal5~2 .lut_mask = 64'h0302000000020000;
defparam \output_control_1a|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \output_control_1a|Equal5~7 (
// Equation(s):
// \output_control_1a|Equal5~7_combout  = ( !\output_control_1a|i[18]~DUPLICATE_q  & ( \output_control_1a|i~0_combout  & ( (!\output_control_1a|i~16_combout  & !\output_control_1a|i[22]~DUPLICATE_q ) ) ) ) # ( \output_control_1a|i[18]~DUPLICATE_q  & ( 
// !\output_control_1a|i~0_combout  & ( (!\output_control_1a|i~16_combout  & (!\output_control_1a|Add0~97_sumout  & !\output_control_1a|Add0~101_sumout )) ) ) ) # ( !\output_control_1a|i[18]~DUPLICATE_q  & ( !\output_control_1a|i~0_combout  & ( 
// (!\output_control_1a|i~16_combout  & (!\output_control_1a|Add0~97_sumout  & !\output_control_1a|Add0~101_sumout )) ) ) )

	.dataa(!\output_control_1a|i~16_combout ),
	.datab(!\output_control_1a|Add0~97_sumout ),
	.datac(!\output_control_1a|i[22]~DUPLICATE_q ),
	.datad(!\output_control_1a|Add0~101_sumout ),
	.datae(!\output_control_1a|i[18]~DUPLICATE_q ),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~7 .extended_lut = "off";
defparam \output_control_1a|Equal5~7 .lut_mask = 64'h88008800A0A00000;
defparam \output_control_1a|Equal5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N30
cyclonev_lcell_comb \output_control_1a|Equal5~8 (
// Equation(s):
// \output_control_1a|Equal5~8_combout  = ( \output_control_1a|Add0~93_sumout  & ( \output_control_1a|Add0~89_sumout  & ( (!\output_control_1a|i [26] & (\output_control_1a|Equal5~7_combout  & (\output_control_1a|i~0_combout  & !\output_control_1a|i [27]))) ) 
// ) ) # ( !\output_control_1a|Add0~93_sumout  & ( \output_control_1a|Add0~89_sumout  & ( (!\output_control_1a|i [26] & (\output_control_1a|Equal5~7_combout  & (\output_control_1a|i~0_combout  & !\output_control_1a|i [27]))) ) ) ) # ( 
// \output_control_1a|Add0~93_sumout  & ( !\output_control_1a|Add0~89_sumout  & ( (!\output_control_1a|i [26] & (\output_control_1a|Equal5~7_combout  & (\output_control_1a|i~0_combout  & !\output_control_1a|i [27]))) ) ) ) # ( 
// !\output_control_1a|Add0~93_sumout  & ( !\output_control_1a|Add0~89_sumout  & ( (\output_control_1a|Equal5~7_combout  & ((!\output_control_1a|i~0_combout ) # ((!\output_control_1a|i [26] & !\output_control_1a|i [27])))) ) ) )

	.dataa(!\output_control_1a|i [26]),
	.datab(!\output_control_1a|Equal5~7_combout ),
	.datac(!\output_control_1a|i~0_combout ),
	.datad(!\output_control_1a|i [27]),
	.datae(!\output_control_1a|Add0~93_sumout ),
	.dataf(!\output_control_1a|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~8 .extended_lut = "off";
defparam \output_control_1a|Equal5~8 .lut_mask = 64'h3230020002000200;
defparam \output_control_1a|Equal5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \output_control_1a|poly_div[13]~5 (
// Equation(s):
// \output_control_1a|poly_div[13]~5_combout  = ( \output_control_1a|poly_div[13]~0_combout  & ( \output_control_1a|Equal5~8_combout  & ( (\output_control_1a|poly_div[13]~4_combout  & ((!\output_control_1a|Equal5~6_combout ) # 
// ((!\output_control_1a|Equal5~10_combout ) # (!\output_control_1a|Equal5~2_combout )))) ) ) ) # ( !\output_control_1a|poly_div[13]~0_combout  & ( \output_control_1a|Equal5~8_combout  & ( \output_control_1a|poly_div[13]~4_combout  ) ) ) # ( 
// \output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|Equal5~8_combout  & ( \output_control_1a|poly_div[13]~4_combout  ) ) ) # ( !\output_control_1a|poly_div[13]~0_combout  & ( !\output_control_1a|Equal5~8_combout  & ( 
// \output_control_1a|poly_div[13]~4_combout  ) ) )

	.dataa(!\output_control_1a|Equal5~6_combout ),
	.datab(!\output_control_1a|Equal5~10_combout ),
	.datac(!\output_control_1a|poly_div[13]~4_combout ),
	.datad(!\output_control_1a|Equal5~2_combout ),
	.datae(!\output_control_1a|poly_div[13]~0_combout ),
	.dataf(!\output_control_1a|Equal5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[13]~5 .extended_lut = "off";
defparam \output_control_1a|poly_div[13]~5 .lut_mask = 64'h0F0F0F0F0F0F0F0E;
defparam \output_control_1a|poly_div[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N50
dffeas \output_control_1a|poly_div[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|poly_div[13]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[13] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \output_control_1a|poly_div[13]~_wirecell (
// Equation(s):
// \output_control_1a|poly_div[13]~_wirecell_combout  = ( !\output_control_1a|poly_div [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[13]~_wirecell .extended_lut = "off";
defparam \output_control_1a|poly_div[13]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1a|poly_div[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \output_control_1a|Equal5~3 (
// Equation(s):
// \output_control_1a|Equal5~3_combout  = ( \output_control_1a|Add0~33_sumout  & ( \output_control_1a|i~0_combout  & ( (!\output_control_1a|i~6_combout  & (!\output_control_1a|i~5_combout  & (!\output_control_1a|i~4_combout  & !\output_control_1a|i [25]))) ) 
// ) ) # ( !\output_control_1a|Add0~33_sumout  & ( \output_control_1a|i~0_combout  & ( (!\output_control_1a|i~6_combout  & (!\output_control_1a|i~5_combout  & (!\output_control_1a|i~4_combout  & !\output_control_1a|i [25]))) ) ) ) # ( 
// !\output_control_1a|Add0~33_sumout  & ( !\output_control_1a|i~0_combout  & ( (!\output_control_1a|i~6_combout  & (!\output_control_1a|i~5_combout  & !\output_control_1a|i~4_combout )) ) ) )

	.dataa(!\output_control_1a|i~6_combout ),
	.datab(!\output_control_1a|i~5_combout ),
	.datac(!\output_control_1a|i~4_combout ),
	.datad(!\output_control_1a|i [25]),
	.datae(!\output_control_1a|Add0~33_sumout ),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~3 .extended_lut = "off";
defparam \output_control_1a|Equal5~3 .lut_mask = 64'h8080000080008000;
defparam \output_control_1a|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \output_control_1a|Equal5~4 (
// Equation(s):
// \output_control_1a|Equal5~4_combout  = ( !\output_control_1a|i~9_combout  & ( \output_control_1a|i~10_combout  & ( (!\output_control_1a|i~8_combout  & (!\output_control_1a|i~7_combout  & (\output_control_1a|i~11_combout  & !\output_control_1a|i~12_combout 
// ))) ) ) )

	.dataa(!\output_control_1a|i~8_combout ),
	.datab(!\output_control_1a|i~7_combout ),
	.datac(!\output_control_1a|i~11_combout ),
	.datad(!\output_control_1a|i~12_combout ),
	.datae(!\output_control_1a|i~9_combout ),
	.dataf(!\output_control_1a|i~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~4 .extended_lut = "off";
defparam \output_control_1a|Equal5~4 .lut_mask = 64'h0000000008000000;
defparam \output_control_1a|Equal5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N57
cyclonev_lcell_comb \output_control_1a|Equal5~11 (
// Equation(s):
// \output_control_1a|Equal5~11_combout  = ( \output_control_1a|Add0~29_sumout  & ( (\output_control_1a|i~0_combout  & (!\output_control_1a|i [30] & (\output_control_1a|Equal5~5_combout  & \output_control_1a|Equal5~4_combout ))) ) ) # ( 
// !\output_control_1a|Add0~29_sumout  & ( (\output_control_1a|Equal5~5_combout  & (\output_control_1a|Equal5~4_combout  & ((!\output_control_1a|i~0_combout ) # (!\output_control_1a|i [30])))) ) )

	.dataa(!\output_control_1a|i~0_combout ),
	.datab(!\output_control_1a|i [30]),
	.datac(!\output_control_1a|Equal5~5_combout ),
	.datad(!\output_control_1a|Equal5~4_combout ),
	.datae(gnd),
	.dataf(!\output_control_1a|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~11 .extended_lut = "off";
defparam \output_control_1a|Equal5~11 .lut_mask = 64'h000E000E00040004;
defparam \output_control_1a|Equal5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \output_control_1a|poly_div[7]~1 (
// Equation(s):
// \output_control_1a|poly_div[7]~1_combout  = ( \output_control_1a|Equal5~2_combout  & ( \output_control_1a|Equal5~10_combout  & ( (!\state_change_1a|state_reg [1]) # ((\output_control_1a|Equal5~3_combout  & (\output_control_1a|Equal5~8_combout  & 
// \output_control_1a|Equal5~11_combout ))) ) ) ) # ( !\output_control_1a|Equal5~2_combout  & ( \output_control_1a|Equal5~10_combout  & ( !\state_change_1a|state_reg [1] ) ) ) # ( \output_control_1a|Equal5~2_combout  & ( !\output_control_1a|Equal5~10_combout 
//  & ( !\state_change_1a|state_reg [1] ) ) ) # ( !\output_control_1a|Equal5~2_combout  & ( !\output_control_1a|Equal5~10_combout  & ( !\state_change_1a|state_reg [1] ) ) )

	.dataa(!\state_change_1a|state_reg [1]),
	.datab(!\output_control_1a|Equal5~3_combout ),
	.datac(!\output_control_1a|Equal5~8_combout ),
	.datad(!\output_control_1a|Equal5~11_combout ),
	.datae(!\output_control_1a|Equal5~2_combout ),
	.dataf(!\output_control_1a|Equal5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[7]~1 .extended_lut = "off";
defparam \output_control_1a|poly_div[7]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \output_control_1a|poly_div[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N42
cyclonev_lcell_comb \output_control_1a|Equal5~12 (
// Equation(s):
// \output_control_1a|Equal5~12_combout  = ( !\output_control_1a|i~29_combout  & ( \output_control_1a|Equal5~7_combout  & ( (\output_control_1a|Equal5~9_combout  & (!\output_control_1a|i~30_combout  & (!\output_control_1a|i~27_combout  & 
// !\output_control_1a|i~31_combout ))) ) ) )

	.dataa(!\output_control_1a|Equal5~9_combout ),
	.datab(!\output_control_1a|i~30_combout ),
	.datac(!\output_control_1a|i~27_combout ),
	.datad(!\output_control_1a|i~31_combout ),
	.datae(!\output_control_1a|i~29_combout ),
	.dataf(!\output_control_1a|Equal5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~12 .extended_lut = "off";
defparam \output_control_1a|Equal5~12 .lut_mask = 64'h0000000040000000;
defparam \output_control_1a|Equal5~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \output_control_1a|poly_div~2 (
// Equation(s):
// \output_control_1a|poly_div~2_combout  = ( !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & !\output_control_1a|Equal3~6_combout ) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|Equal4~1_combout ),
	.datac(!\output_control_1a|Equal3~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div~2 .extended_lut = "off";
defparam \output_control_1a|poly_div~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \output_control_1a|poly_div~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \output_control_1a|poly_div[7]~3 (
// Equation(s):
// \output_control_1a|poly_div[7]~3_combout  = ( \output_control_1a|poly_div[13]~0_combout  & ( \state_change_1a|state_reg [1] & ( ((\output_control_1a|Equal5~6_combout  & (\output_control_1a|Equal5~12_combout  & \output_control_1a|Equal5~2_combout ))) # 
// (\output_control_1a|poly_div~2_combout ) ) ) ) # ( \output_control_1a|poly_div[13]~0_combout  & ( !\state_change_1a|state_reg [1] ) )

	.dataa(!\output_control_1a|Equal5~6_combout ),
	.datab(!\output_control_1a|Equal5~12_combout ),
	.datac(!\output_control_1a|poly_div~2_combout ),
	.datad(!\output_control_1a|Equal5~2_combout ),
	.datae(!\output_control_1a|poly_div[13]~0_combout ),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[7]~3 .extended_lut = "off";
defparam \output_control_1a|poly_div[7]~3 .lut_mask = 64'h0000FFFF00000F1F;
defparam \output_control_1a|poly_div[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N34
dffeas \output_control_1a|poly_div[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[12] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \output_control_1a|CRC_reg~10 (
// Equation(s):
// \output_control_1a|CRC_reg~10_combout  = ( \output_control_1a|poly_div [12] & ( !\output_control_1a|CRC_reg [12] ) ) # ( !\output_control_1a|poly_div [12] & ( \output_control_1a|CRC_reg [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [12]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~10 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~10 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1a|CRC_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N22
dffeas \output_control_1a|wren (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|Mux48~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_control_1a|Mux48~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|wren .is_wysiwyg = "true";
defparam \output_control_1a|wren .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \output_control_1b|Mux13~0 (
// Equation(s):
// \output_control_1b|Mux13~0_combout  = (!\output_control_1b|poly_div[13]~0_combout  & !\output_control_1b|counter [0])

	.dataa(!\output_control_1b|poly_div[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux13~0 .extended_lut = "off";
defparam \output_control_1b|Mux13~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \output_control_1b|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \output_control_1b|Mux3~0 (
// Equation(s):
// \output_control_1b|Mux3~0_combout  = (!\state_change_1b|state_reg [1] & ((!\state_change_1b|state_reg [0]) # (!\state_change_1b|state_reg [2])))

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\state_change_1b|state_reg [0]),
	.datac(!\state_change_1b|state_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux3~0 .extended_lut = "off";
defparam \output_control_1b|Mux3~0 .lut_mask = 64'hA8A8A8A8A8A8A8A8;
defparam \output_control_1b|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N58
dffeas \output_control_1b|counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[0] .is_wysiwyg = "true";
defparam \output_control_1b|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \output_control_1b|counter[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \output_control_1b|Mux11~0 (
// Equation(s):
// \output_control_1b|Mux11~0_combout  = ( \output_control_1b|counter [0] & ( (!\output_control_1b|poly_div[13]~0_combout  & (!\output_control_1b|counter[1]~DUPLICATE_q  $ (!\output_control_1b|counter [2]))) ) ) # ( !\output_control_1b|counter [0] & ( 
// (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|counter [2]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|counter[1]~DUPLICATE_q ),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|counter [2]),
	.datae(gnd),
	.dataf(!\output_control_1b|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux11~0 .extended_lut = "off";
defparam \output_control_1b|Mux11~0 .lut_mask = 64'h00F000F030C030C0;
defparam \output_control_1b|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \output_control_1b|counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[2] .is_wysiwyg = "true";
defparam \output_control_1b|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \output_control_1b|Mux10~0 (
// Equation(s):
// \output_control_1b|Mux10~0_combout  = ( \output_control_1b|counter [0] & ( (!\output_control_1b|poly_div[13]~0_combout  & (!\output_control_1b|counter [3] $ (((!\output_control_1b|counter [1]) # (!\output_control_1b|counter [2]))))) ) ) # ( 
// !\output_control_1b|counter [0] & ( (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|counter [3]) ) )

	.dataa(!\output_control_1b|counter [1]),
	.datab(!\output_control_1b|counter [2]),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|counter [3]),
	.datae(gnd),
	.dataf(!\output_control_1b|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux10~0 .extended_lut = "off";
defparam \output_control_1b|Mux10~0 .lut_mask = 64'h00F000F010E010E0;
defparam \output_control_1b|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N53
dffeas \output_control_1b|counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[3] .is_wysiwyg = "true";
defparam \output_control_1b|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \output_control_1b|counter[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \output_control_1b|Add2~0 (
// Equation(s):
// \output_control_1b|Add2~0_combout  = ( \output_control_1b|counter[2]~DUPLICATE_q  & ( (\output_control_1b|counter [0] & (\output_control_1b|counter[1]~DUPLICATE_q  & \output_control_1b|counter [3])) ) )

	.dataa(!\output_control_1b|counter [0]),
	.datab(!\output_control_1b|counter[1]~DUPLICATE_q ),
	.datac(!\output_control_1b|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add2~0 .extended_lut = "off";
defparam \output_control_1b|Add2~0 .lut_mask = 64'h0000000001010101;
defparam \output_control_1b|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \output_control_1b|Mux9~0 (
// Equation(s):
// \output_control_1b|Mux9~0_combout  = ( \output_control_1b|Add2~0_combout  & ( (!\output_control_1b|poly_div[13]~0_combout  & !\output_control_1b|counter [4]) ) ) # ( !\output_control_1b|Add2~0_combout  & ( (!\output_control_1b|poly_div[13]~0_combout  & 
// \output_control_1b|counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|counter [4]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux9~0 .extended_lut = "off";
defparam \output_control_1b|Mux9~0 .lut_mask = 64'h00F000F0F000F000;
defparam \output_control_1b|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \output_control_1b|counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[4] .is_wysiwyg = "true";
defparam \output_control_1b|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \output_control_1b|Mux8~0 (
// Equation(s):
// \output_control_1b|Mux8~0_combout  = ( \output_control_1b|Add2~0_combout  & ( (!\output_control_1b|poly_div[13]~0_combout  & (!\output_control_1b|counter [4] $ (!\output_control_1b|counter [5]))) ) ) # ( !\output_control_1b|Add2~0_combout  & ( 
// (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|counter [5]) ) )

	.dataa(!\output_control_1b|counter [4]),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|counter [5]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux8~0 .extended_lut = "off";
defparam \output_control_1b|Mux8~0 .lut_mask = 64'h00F000F050A050A0;
defparam \output_control_1b|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \output_control_1b|counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[5] .is_wysiwyg = "true";
defparam \output_control_1b|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \output_control_1b|Equal2~0 (
// Equation(s):
// \output_control_1b|Equal2~0_combout  = ( !\output_control_1b|counter [5] & ( !\output_control_1b|counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal2~0 .extended_lut = "off";
defparam \output_control_1b|Equal2~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \output_control_1b|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \output_control_1b|always0~1 (
// Equation(s):
// \output_control_1b|always0~1_combout  = ( \output_control_1b|counter [3] & ( (\output_control_1b|Equal2~0_combout  & ((!\output_control_1b|counter[2]~DUPLICATE_q ) # (!\output_control_1b|counter[1]~DUPLICATE_q ))) ) ) # ( !\output_control_1b|counter [3] & 
// ( (\output_control_1b|Equal2~0_combout  & (((\output_control_1b|counter[1]~DUPLICATE_q ) # (\output_control_1b|counter[2]~DUPLICATE_q )) # (\output_control_1b|counter [0]))) ) )

	.dataa(!\output_control_1b|counter [0]),
	.datab(!\output_control_1b|Equal2~0_combout ),
	.datac(!\output_control_1b|counter[2]~DUPLICATE_q ),
	.datad(!\output_control_1b|counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_1b|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|always0~1 .extended_lut = "off";
defparam \output_control_1b|always0~1 .lut_mask = 64'h1333133333303330;
defparam \output_control_1b|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \output_control_1b|always0~0 (
// Equation(s):
// \output_control_1b|always0~0_combout  = ( \output_control_1b|Equal2~0_combout  & ( (!\output_control_1b|counter [1] & (\output_control_1b|counter [0] & ((\output_control_1b|counter [3]) # (\output_control_1b|counter [2])))) ) ) # ( 
// !\output_control_1b|Equal2~0_combout  & ( (!\output_control_1b|counter [1] & \output_control_1b|counter [0]) ) )

	.dataa(!\output_control_1b|counter [1]),
	.datab(!\output_control_1b|counter [2]),
	.datac(!\output_control_1b|counter [3]),
	.datad(!\output_control_1b|counter [0]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|always0~0 .extended_lut = "off";
defparam \output_control_1b|always0~0 .lut_mask = 64'h00AA00AA002A002A;
defparam \output_control_1b|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \output_control_1b|address[2]~0 (
// Equation(s):
// \output_control_1b|address[2]~0_combout  = ( \output_control_1b|always0~0_combout  & ( (!\state_change_1b|state_reg [1] & ((!\state_change_1b|state_reg [2]) # ((!\state_change_1b|state_reg [0] & \output_control_1b|always0~1_combout )))) ) ) # ( 
// !\output_control_1b|always0~0_combout  & ( (!\state_change_1b|state_reg [1] & (!\state_change_1b|state_reg [0] & ((!\state_change_1b|state_reg [2]) # (\output_control_1b|always0~1_combout )))) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\state_change_1b|state_reg [0]),
	.datac(!\output_control_1b|always0~1_combout ),
	.datad(!\state_change_1b|state_reg [2]),
	.datae(gnd),
	.dataf(!\output_control_1b|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|address[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|address[2]~0 .extended_lut = "off";
defparam \output_control_1b|address[2]~0 .lut_mask = 64'h88088808AA08AA08;
defparam \output_control_1b|address[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \output_control_1b|address[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[1] .is_wysiwyg = "true";
defparam \output_control_1b|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N32
dffeas \output_control_1b|address[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[0] .is_wysiwyg = "true";
defparam \output_control_1b|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \output_control_1b|Mux7~0 (
// Equation(s):
// \output_control_1b|Mux7~0_combout  = (!\output_control_1b|poly_div[13]~0_combout  & !\output_control_1b|address [0])

	.dataa(gnd),
	.datab(!\output_control_1b|poly_div[13]~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux7~0 .extended_lut = "off";
defparam \output_control_1b|Mux7~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \output_control_1b|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \output_control_1b|address[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \output_control_1b|Mux6~0 (
// Equation(s):
// \output_control_1b|Mux6~0_combout  = ( \output_control_1b|address[0]~DUPLICATE_q  & ( (!\output_control_1b|poly_div[13]~0_combout  & !\output_control_1b|address [1]) ) ) # ( !\output_control_1b|address[0]~DUPLICATE_q  & ( 
// (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|address [1]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|poly_div[13]~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|address [1]),
	.datae(gnd),
	.dataf(!\output_control_1b|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux6~0 .extended_lut = "off";
defparam \output_control_1b|Mux6~0 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \output_control_1b|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N35
dffeas \output_control_1b|address[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \output_control_1b|Mux5~0 (
// Equation(s):
// \output_control_1b|Mux5~0_combout  = ( \output_control_1b|address[0]~DUPLICATE_q  & ( (!\output_control_1b|poly_div[13]~0_combout  & (!\output_control_1b|address[1]~DUPLICATE_q  $ (!\output_control_1b|address [2]))) ) ) # ( 
// !\output_control_1b|address[0]~DUPLICATE_q  & ( (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|address [2]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|poly_div[13]~0_combout ),
	.datac(!\output_control_1b|address[1]~DUPLICATE_q ),
	.datad(!\output_control_1b|address [2]),
	.datae(gnd),
	.dataf(!\output_control_1b|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux5~0 .extended_lut = "off";
defparam \output_control_1b|Mux5~0 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \output_control_1b|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \output_control_1b|address[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[2] .is_wysiwyg = "true";
defparam \output_control_1b|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \output_control_1b|Mux4~0 (
// Equation(s):
// \output_control_1b|Mux4~0_combout  = ( \output_control_1b|address [2] & ( (!\output_control_1b|poly_div[13]~0_combout  & (!\output_control_1b|address [3] $ (((!\output_control_1b|address[1]~DUPLICATE_q ) # (!\output_control_1b|address [0]))))) ) ) # ( 
// !\output_control_1b|address [2] & ( (!\output_control_1b|poly_div[13]~0_combout  & \output_control_1b|address [3]) ) )

	.dataa(!\output_control_1b|address[1]~DUPLICATE_q ),
	.datab(!\output_control_1b|poly_div[13]~0_combout ),
	.datac(!\output_control_1b|address [0]),
	.datad(!\output_control_1b|address [3]),
	.datae(gnd),
	.dataf(!\output_control_1b|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux4~0 .extended_lut = "off";
defparam \output_control_1b|Mux4~0 .lut_mask = 64'h00CC00CC04C804C8;
defparam \output_control_1b|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N40
dffeas \output_control_1b|address[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[3] .is_wysiwyg = "true";
defparam \output_control_1b|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \output_control_1b|address[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|address[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \output_control_1b|Add1~0 (
// Equation(s):
// \output_control_1b|Add1~0_combout  = ( \output_control_1b|address[0]~DUPLICATE_q  & ( !\output_control_1b|address [4] $ (((\output_control_1b|address[1]~DUPLICATE_q  & (\output_control_1b|address [3] & \output_control_1b|address[2]~DUPLICATE_q )))) ) ) # 
// ( !\output_control_1b|address[0]~DUPLICATE_q  & ( !\output_control_1b|address [4] ) )

	.dataa(!\output_control_1b|address [4]),
	.datab(!\output_control_1b|address[1]~DUPLICATE_q ),
	.datac(!\output_control_1b|address [3]),
	.datad(!\output_control_1b|address[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_1b|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add1~0 .extended_lut = "off";
defparam \output_control_1b|Add1~0 .lut_mask = 64'hAAAAAAAAAAA9AAA9;
defparam \output_control_1b|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \output_control_1b|address[4]~1 (
// Equation(s):
// \output_control_1b|address[4]~1_combout  = ( !\state_change_1b|state_reg [2] & ( (!\state_change_1b|state_reg [1] & ((!\state_change_1b|state_reg [0]) # ((!\output_control_1b|always0~0_combout  & (!\output_control_1b|address [4])) # 
// (\output_control_1b|always0~0_combout  & ((\output_control_1b|Add1~0_combout )))))) # (\state_change_1b|state_reg [1] & (!\output_control_1b|address [4])) ) ) # ( \state_change_1b|state_reg [2] & ( (!\state_change_1b|state_reg [0] & 
// ((!\output_control_1b|always0~1_combout  & (!\output_control_1b|address [4])) # (\output_control_1b|always0~1_combout  & ((!\state_change_1b|state_reg [1] & ((\output_control_1b|Add1~0_combout ))) # (\state_change_1b|state_reg [1] & 
// (!\output_control_1b|address [4])))))) # (\state_change_1b|state_reg [0] & (!\output_control_1b|address [4])) ) )

	.dataa(!\output_control_1b|address [4]),
	.datab(!\state_change_1b|state_reg [0]),
	.datac(!\output_control_1b|always0~1_combout ),
	.datad(!\output_control_1b|Add1~0_combout ),
	.datae(!\state_change_1b|state_reg [2]),
	.dataf(!\state_change_1b|state_reg [1]),
	.datag(!\output_control_1b|always0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|address[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|address[4]~1 .extended_lut = "on";
defparam \output_control_1b|address[4]~1 .lut_mask = 64'hECEFA2AEAAAAAAAA;
defparam \output_control_1b|address[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N51
cyclonev_lcell_comb \output_control_1b|address[4]~6 (
// Equation(s):
// \output_control_1b|address[4]~6_combout  = ( !\output_control_1b|address[4]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|address[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|address[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|address[4]~6 .extended_lut = "off";
defparam \output_control_1b|address[4]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1b|address[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N52
dffeas \output_control_1b|address[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|address[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|address[4] .is_wysiwyg = "true";
defparam \output_control_1b|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \output_control_1b|Equal7~0 (
// Equation(s):
// \output_control_1b|Equal7~0_combout  = ( !\output_control_1b|address [4] & ( \output_control_1b|address[0]~DUPLICATE_q  & ( (\output_control_1b|address [3] & (!\output_control_1b|address[1]~DUPLICATE_q  & \output_control_1b|address[2]~DUPLICATE_q )) ) ) )

	.dataa(!\output_control_1b|address [3]),
	.datab(!\output_control_1b|address[1]~DUPLICATE_q ),
	.datac(!\output_control_1b|address[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\output_control_1b|address [4]),
	.dataf(!\output_control_1b|address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal7~0 .extended_lut = "off";
defparam \output_control_1b|Equal7~0 .lut_mask = 64'h0000000004040000;
defparam \output_control_1b|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \output_control_1b|counter[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \output_control_1b|counter[5]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \output_control_1b|counter[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \output_control_1b|tick_IDLE~0 (
// Equation(s):
// \output_control_1b|tick_IDLE~0_combout  = ( !\output_control_1b|counter[4]~DUPLICATE_q  & ( (!\state_change_1b|state_reg [1] & (\state_change_1b|state_reg [2] & (!\state_change_1b|state_reg [0] & \output_control_1b|counter[5]~DUPLICATE_q ))) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\state_change_1b|state_reg [2]),
	.datac(!\state_change_1b|state_reg [0]),
	.datad(!\output_control_1b|counter[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_1b|counter[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|tick_IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|tick_IDLE~0 .extended_lut = "off";
defparam \output_control_1b|tick_IDLE~0 .lut_mask = 64'h0020002000000000;
defparam \output_control_1b|tick_IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \output_control_1b|tick_IDLE~1 (
// Equation(s):
// \output_control_1b|tick_IDLE~1_combout  = ( \output_control_1b|tick_IDLE~0_combout  & ( (\output_control_1b|counter[3]~DUPLICATE_q  & (!\output_control_1b|counter [0] & (\output_control_1b|counter[2]~DUPLICATE_q  & 
// !\output_control_1b|counter[1]~DUPLICATE_q ))) ) )

	.dataa(!\output_control_1b|counter[3]~DUPLICATE_q ),
	.datab(!\output_control_1b|counter [0]),
	.datac(!\output_control_1b|counter[2]~DUPLICATE_q ),
	.datad(!\output_control_1b|counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_1b|tick_IDLE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|tick_IDLE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|tick_IDLE~1 .extended_lut = "off";
defparam \output_control_1b|tick_IDLE~1 .lut_mask = 64'h0000000004000400;
defparam \output_control_1b|tick_IDLE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N49
dffeas \output_control_1b|tick_IDLE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|tick_IDLE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|tick_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|tick_IDLE .is_wysiwyg = "true";
defparam \output_control_1b|tick_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \output_control_1b|tick_IDLE~2 (
// Equation(s):
// \output_control_1b|tick_IDLE~2_combout  = ( \output_control_1b|tick_IDLE~q  & ( \state_change_1b|state_reg [0] ) ) # ( !\output_control_1b|tick_IDLE~q  & ( \state_change_1b|state_reg [0] & ( (\state_change_1b|state_reg [1] & (((!\state_change_1b|state_reg 
// [2] & \output_control_1b|Equal7~0_combout )) # (\output_control_1b|tick_IDLE~1_combout ))) ) ) ) # ( \output_control_1b|tick_IDLE~q  & ( !\state_change_1b|state_reg [0] & ( ((\output_control_1b|tick_IDLE~1_combout ) # (\state_change_1b|state_reg [1])) # 
// (\state_change_1b|state_reg [2]) ) ) ) # ( !\output_control_1b|tick_IDLE~q  & ( !\state_change_1b|state_reg [0] & ( (!\state_change_1b|state_reg [1] & \output_control_1b|tick_IDLE~1_combout ) ) ) )

	.dataa(!\state_change_1b|state_reg [2]),
	.datab(!\output_control_1b|Equal7~0_combout ),
	.datac(!\state_change_1b|state_reg [1]),
	.datad(!\output_control_1b|tick_IDLE~1_combout ),
	.datae(!\output_control_1b|tick_IDLE~q ),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|tick_IDLE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|tick_IDLE~2 .extended_lut = "off";
defparam \output_control_1b|tick_IDLE~2 .lut_mask = 64'h00F05FFF020FFFFF;
defparam \output_control_1b|tick_IDLE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N50
dffeas \output_control_1b|tick_IDLE~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|tick_IDLE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|tick_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|tick_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|tick_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \btn_SEND~input (
	.i(btn_SEND),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn_SEND~input_o ));
// synopsys translate_off
defparam \btn_SEND~input .bus_hold = "false";
defparam \btn_SEND~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N57
cyclonev_lcell_comb \debouncer_SEND|synch_chain[0]~0 (
// Equation(s):
// \debouncer_SEND|synch_chain[0]~0_combout  = !\btn_SEND~input_o 

	.dataa(!\btn_SEND~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|synch_chain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|synch_chain[0]~0 .extended_lut = "off";
defparam \debouncer_SEND|synch_chain[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \debouncer_SEND|synch_chain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N59
dffeas \debouncer_SEND|synch_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|synch_chain[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|synch_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|synch_chain[0] .is_wysiwyg = "true";
defparam \debouncer_SEND|synch_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N46
dffeas \debouncer_SEND|synch_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_SEND|synch_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|synch_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|synch_chain[1] .is_wysiwyg = "true";
defparam \debouncer_SEND|synch_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \debouncer_SEND|always0~0 (
// Equation(s):
// \debouncer_SEND|always0~0_combout  = ( \debouncer_SEND|synch_chain [1] ) # ( !\debouncer_SEND|synch_chain [1] & ( \debouncer_SEND|synch_chain [0] ) )

	.dataa(gnd),
	.datab(!\debouncer_SEND|synch_chain [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debouncer_SEND|synch_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|always0~0 .extended_lut = "off";
defparam \debouncer_SEND|always0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \debouncer_SEND|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N55
dffeas \debouncer_SEND|synch_out (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|synch_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|synch_out .is_wysiwyg = "true";
defparam \debouncer_SEND|synch_out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N10
dffeas \debouncer_SEND|debouncer_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_SEND|synch_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|debouncer_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|debouncer_chain[0] .is_wysiwyg = "true";
defparam \debouncer_SEND|debouncer_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N46
dffeas \debouncer_SEND|debouncer_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_SEND|debouncer_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|debouncer_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|debouncer_chain[1] .is_wysiwyg = "true";
defparam \debouncer_SEND|debouncer_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N16
dffeas \debouncer_SEND|timer[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|timer[1] .is_wysiwyg = "true";
defparam \debouncer_SEND|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N15
cyclonev_lcell_comb \debouncer_SEND|timer~1 (
// Equation(s):
// \debouncer_SEND|timer~1_combout  = ( !\debouncer_SEND|timer [1] & ( \debouncer_SEND|timer [0] & ( \debouncer_SEND|timer_enable~q  ) ) ) # ( \debouncer_SEND|timer [1] & ( !\debouncer_SEND|timer [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debouncer_SEND|timer_enable~q ),
	.datae(!\debouncer_SEND|timer [1]),
	.dataf(!\debouncer_SEND|timer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|timer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|timer~1 .extended_lut = "off";
defparam \debouncer_SEND|timer~1 .lut_mask = 64'h0000FFFF00FF0000;
defparam \debouncer_SEND|timer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N17
dffeas \debouncer_SEND|timer[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|timer[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|timer[1]~DUPLICATE .is_wysiwyg = "true";
defparam \debouncer_SEND|timer[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N21
cyclonev_lcell_comb \debouncer_SEND|timer_enable~0 (
// Equation(s):
// \debouncer_SEND|timer_enable~0_combout  = ( \debouncer_SEND|timer_enable~q  & ( \debouncer_SEND|timer[1]~DUPLICATE_q  & ( !\debouncer_SEND|timer [0] ) ) ) # ( !\debouncer_SEND|timer_enable~q  & ( \debouncer_SEND|timer[1]~DUPLICATE_q  & ( 
// (!\debouncer_SEND|debouncer_chain [0] & (!\debouncer_SEND|timer [0] & \debouncer_SEND|debouncer_chain [1])) ) ) ) # ( \debouncer_SEND|timer_enable~q  & ( !\debouncer_SEND|timer[1]~DUPLICATE_q  ) ) # ( !\debouncer_SEND|timer_enable~q  & ( 
// !\debouncer_SEND|timer[1]~DUPLICATE_q  & ( (!\debouncer_SEND|debouncer_chain [0] & \debouncer_SEND|debouncer_chain [1]) ) ) )

	.dataa(!\debouncer_SEND|debouncer_chain [0]),
	.datab(!\debouncer_SEND|timer [0]),
	.datac(gnd),
	.datad(!\debouncer_SEND|debouncer_chain [1]),
	.datae(!\debouncer_SEND|timer_enable~q ),
	.dataf(!\debouncer_SEND|timer[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|timer_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|timer_enable~0 .extended_lut = "off";
defparam \debouncer_SEND|timer_enable~0 .lut_mask = 64'h00AAFFFF0088CCCC;
defparam \debouncer_SEND|timer_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N23
dffeas \debouncer_SEND|timer_enable (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|timer_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|timer_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|timer_enable .is_wysiwyg = "true";
defparam \debouncer_SEND|timer_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N6
cyclonev_lcell_comb \debouncer_SEND|timer~0 (
// Equation(s):
// \debouncer_SEND|timer~0_combout  = ( !\debouncer_SEND|timer [0] & ( \debouncer_SEND|timer[1]~DUPLICATE_q  & ( \debouncer_SEND|timer_enable~q  ) ) ) # ( \debouncer_SEND|timer [0] & ( !\debouncer_SEND|timer[1]~DUPLICATE_q  & ( 
// !\debouncer_SEND|timer_enable~q  ) ) ) # ( !\debouncer_SEND|timer [0] & ( !\debouncer_SEND|timer[1]~DUPLICATE_q  & ( \debouncer_SEND|timer_enable~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debouncer_SEND|timer_enable~q ),
	.datad(gnd),
	.datae(!\debouncer_SEND|timer [0]),
	.dataf(!\debouncer_SEND|timer[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|timer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|timer~0 .extended_lut = "off";
defparam \debouncer_SEND|timer~0 .lut_mask = 64'h0F0FF0F00F0F0000;
defparam \debouncer_SEND|timer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N8
dffeas \debouncer_SEND|timer[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|timer[0] .is_wysiwyg = "true";
defparam \debouncer_SEND|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N30
cyclonev_lcell_comb \debouncer_SEND|tick_b~0 (
// Equation(s):
// \debouncer_SEND|tick_b~0_combout  = ( \debouncer_SEND|tick_b~q  & ( \debouncer_SEND|timer [1] & ( !\debouncer_SEND|timer [0] ) ) ) # ( \debouncer_SEND|tick_b~q  & ( !\debouncer_SEND|timer [1] ) ) # ( !\debouncer_SEND|tick_b~q  & ( !\debouncer_SEND|timer 
// [1] & ( \debouncer_SEND|timer [0] ) ) )

	.dataa(gnd),
	.datab(!\debouncer_SEND|timer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debouncer_SEND|tick_b~q ),
	.dataf(!\debouncer_SEND|timer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_SEND|tick_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_SEND|tick_b~0 .extended_lut = "off";
defparam \debouncer_SEND|tick_b~0 .lut_mask = 64'h3333FFFF0000CCCC;
defparam \debouncer_SEND|tick_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N31
dffeas \debouncer_SEND|tick_b (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_SEND|tick_b~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_SEND|tick_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_SEND|tick_b .is_wysiwyg = "true";
defparam \debouncer_SEND|tick_b .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \debouncer_u|timer[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|timer[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|timer[1]~DUPLICATE .is_wysiwyg = "true";
defparam \debouncer_u|timer[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \debouncer_u|timer~0 (
// Equation(s):
// \debouncer_u|timer~0_combout  = ( \debouncer_u|timer[1]~DUPLICATE_q  & ( (\debouncer_u|timer_enable~q  & !\debouncer_u|timer [0]) ) ) # ( !\debouncer_u|timer[1]~DUPLICATE_q  & ( !\debouncer_u|timer_enable~q  $ (!\debouncer_u|timer [0]) ) )

	.dataa(!\debouncer_u|timer_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debouncer_u|timer [0]),
	.datae(gnd),
	.dataf(!\debouncer_u|timer[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|timer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|timer~0 .extended_lut = "off";
defparam \debouncer_u|timer~0 .lut_mask = 64'h55AA55AA55005500;
defparam \debouncer_u|timer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N23
dffeas \debouncer_u|timer[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|timer[0] .is_wysiwyg = "true";
defparam \debouncer_u|timer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \btn~input (
	.i(btn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn~input_o ));
// synopsys translate_off
defparam \btn~input .bus_hold = "false";
defparam \btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N30
cyclonev_lcell_comb \debouncer_u|synch_chain[0]~0 (
// Equation(s):
// \debouncer_u|synch_chain[0]~0_combout  = ( !\btn~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|synch_chain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|synch_chain[0]~0 .extended_lut = "off";
defparam \debouncer_u|synch_chain[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \debouncer_u|synch_chain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N32
dffeas \debouncer_u|synch_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|synch_chain[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|synch_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|synch_chain[0] .is_wysiwyg = "true";
defparam \debouncer_u|synch_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N59
dffeas \debouncer_u|synch_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_u|synch_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|synch_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|synch_chain[1] .is_wysiwyg = "true";
defparam \debouncer_u|synch_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N54
cyclonev_lcell_comb \debouncer_u|always0~0 (
// Equation(s):
// \debouncer_u|always0~0_combout  = ( \debouncer_u|synch_chain [0] & ( \debouncer_u|synch_chain [1] ) ) # ( !\debouncer_u|synch_chain [0] & ( \debouncer_u|synch_chain [1] ) ) # ( \debouncer_u|synch_chain [0] & ( !\debouncer_u|synch_chain [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debouncer_u|synch_chain [0]),
	.dataf(!\debouncer_u|synch_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|always0~0 .extended_lut = "off";
defparam \debouncer_u|always0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \debouncer_u|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N55
dffeas \debouncer_u|synch_out (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|synch_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|synch_out .is_wysiwyg = "true";
defparam \debouncer_u|synch_out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N52
dffeas \debouncer_u|debouncer_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_u|synch_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|debouncer_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|debouncer_chain[0] .is_wysiwyg = "true";
defparam \debouncer_u|debouncer_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N34
dffeas \debouncer_u|debouncer_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\debouncer_u|debouncer_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|debouncer_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|debouncer_chain[1] .is_wysiwyg = "true";
defparam \debouncer_u|debouncer_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \debouncer_u|timer_enable~0 (
// Equation(s):
// \debouncer_u|timer_enable~0_combout  = ( \debouncer_u|timer[1]~DUPLICATE_q  & ( (!\debouncer_u|timer [0] & (((!\debouncer_u|debouncer_chain [0] & \debouncer_u|debouncer_chain [1])) # (\debouncer_u|timer_enable~q ))) ) ) # ( 
// !\debouncer_u|timer[1]~DUPLICATE_q  & ( ((!\debouncer_u|debouncer_chain [0] & \debouncer_u|debouncer_chain [1])) # (\debouncer_u|timer_enable~q ) ) )

	.dataa(!\debouncer_u|timer [0]),
	.datab(!\debouncer_u|debouncer_chain [0]),
	.datac(!\debouncer_u|debouncer_chain [1]),
	.datad(!\debouncer_u|timer_enable~q ),
	.datae(gnd),
	.dataf(!\debouncer_u|timer[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|timer_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|timer_enable~0 .extended_lut = "off";
defparam \debouncer_u|timer_enable~0 .lut_mask = 64'h0CFF0CFF08AA08AA;
defparam \debouncer_u|timer_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N29
dffeas \debouncer_u|timer_enable (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|timer_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|timer_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|timer_enable .is_wysiwyg = "true";
defparam \debouncer_u|timer_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \debouncer_u|timer~1 (
// Equation(s):
// \debouncer_u|timer~1_combout  = ( \debouncer_u|timer [0] & ( (\debouncer_u|timer_enable~q  & !\debouncer_u|timer [1]) ) ) # ( !\debouncer_u|timer [0] & ( \debouncer_u|timer [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debouncer_u|timer_enable~q ),
	.datad(!\debouncer_u|timer [1]),
	.datae(gnd),
	.dataf(!\debouncer_u|timer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|timer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|timer~1 .extended_lut = "off";
defparam \debouncer_u|timer~1 .lut_mask = 64'h00FF00FF0F000F00;
defparam \debouncer_u|timer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \debouncer_u|timer[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|timer[1] .is_wysiwyg = "true";
defparam \debouncer_u|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \debouncer_u|tick_b~0 (
// Equation(s):
// \debouncer_u|tick_b~0_combout  = ( \debouncer_u|timer [0] & ( !\debouncer_u|timer [1] ) ) # ( !\debouncer_u|timer [0] & ( \debouncer_u|tick_b~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debouncer_u|timer [1]),
	.datad(!\debouncer_u|tick_b~q ),
	.datae(gnd),
	.dataf(!\debouncer_u|timer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debouncer_u|tick_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debouncer_u|tick_b~0 .extended_lut = "off";
defparam \debouncer_u|tick_b~0 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \debouncer_u|tick_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N19
dffeas \debouncer_u|tick_b (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\debouncer_u|tick_b~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_u|tick_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_u|tick_b .is_wysiwyg = "true";
defparam \debouncer_u|tick_b .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \FSM_1b|Mux0~0 (
// Equation(s):
// \FSM_1b|Mux0~0_combout  = ( \debouncer_u|tick_b~q  & ( !\state_change_1b|state_reg [0] & ( (!\state_change_1b|state_reg [1] & (\state_change_1b|state_reg [2] & !\output_control_1b|tick_IDLE~DUPLICATE_q )) ) ) ) # ( !\debouncer_u|tick_b~q  & ( 
// !\state_change_1b|state_reg [0] & ( (!\state_change_1b|state_reg [1] & ((!\state_change_1b|state_reg [2] & ((\debouncer_SEND|tick_b~q ))) # (\state_change_1b|state_reg [2] & (!\output_control_1b|tick_IDLE~DUPLICATE_q )))) ) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\state_change_1b|state_reg [2]),
	.datac(!\output_control_1b|tick_IDLE~DUPLICATE_q ),
	.datad(!\debouncer_SEND|tick_b~q ),
	.datae(!\debouncer_u|tick_b~q ),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1b|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1b|Mux0~0 .extended_lut = "off";
defparam \FSM_1b|Mux0~0 .lut_mask = 64'h20A8202000000000;
defparam \FSM_1b|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \FSM_1b|state_next[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1b|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1b|state_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1b|state_next[2] .is_wysiwyg = "true";
defparam \FSM_1b|state_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \state_change_1b|state_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1b|state_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1b|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1b|state_reg[2] .is_wysiwyg = "true";
defparam \state_change_1b|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \output_control_1b|poly_div[13]~0 (
// Equation(s):
// \output_control_1b|poly_div[13]~0_combout  = ( !\state_change_1b|state_reg [0] & ( !\state_change_1b|state_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state_change_1b|state_reg [2]),
	.datae(gnd),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[13]~0 .extended_lut = "off";
defparam \output_control_1b|poly_div[13]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \output_control_1b|poly_div[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \output_control_1b|Mux12~0 (
// Equation(s):
// \output_control_1b|Mux12~0_combout  = ( \output_control_1b|counter [0] & ( (!\output_control_1b|poly_div[13]~0_combout  & !\output_control_1b|counter [1]) ) ) # ( !\output_control_1b|counter [0] & ( (!\output_control_1b|poly_div[13]~0_combout  & 
// \output_control_1b|counter [1]) ) )

	.dataa(!\output_control_1b|poly_div[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|counter [1]),
	.datae(gnd),
	.dataf(!\output_control_1b|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux12~0 .extended_lut = "off";
defparam \output_control_1b|Mux12~0 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \output_control_1b|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \output_control_1b|counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|counter[1] .is_wysiwyg = "true";
defparam \output_control_1b|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \output_control_1b|tick_CRC~0 (
// Equation(s):
// \output_control_1b|tick_CRC~0_combout  = ( \output_control_1b|tick_CRC~q  & ( \output_control_1b|counter [0] ) ) # ( !\output_control_1b|tick_CRC~q  & ( \output_control_1b|counter [0] & ( (!\output_control_1b|counter [1] & 
// ((!\output_control_1b|Equal2~0_combout ) # ((\output_control_1b|counter [2]) # (\output_control_1b|counter [3])))) ) ) ) # ( \output_control_1b|tick_CRC~q  & ( !\output_control_1b|counter [0] ) ) # ( !\output_control_1b|tick_CRC~q  & ( 
// !\output_control_1b|counter [0] & ( (!\output_control_1b|counter [1] & (\output_control_1b|Equal2~0_combout  & (!\output_control_1b|counter [3] & !\output_control_1b|counter [2]))) ) ) )

	.dataa(!\output_control_1b|counter [1]),
	.datab(!\output_control_1b|Equal2~0_combout ),
	.datac(!\output_control_1b|counter [3]),
	.datad(!\output_control_1b|counter [2]),
	.datae(!\output_control_1b|tick_CRC~q ),
	.dataf(!\output_control_1b|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|tick_CRC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|tick_CRC~0 .extended_lut = "off";
defparam \output_control_1b|tick_CRC~0 .lut_mask = 64'h2000FFFF8AAAFFFF;
defparam \output_control_1b|tick_CRC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \output_control_1b|tick_CRC~1 (
// Equation(s):
// \output_control_1b|tick_CRC~1_combout  = (!\state_change_1b|state_reg [2] & ((!\state_change_1b|state_reg [1]) # (!\state_change_1b|state_reg [0])))

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\state_change_1b|state_reg [0]),
	.datac(gnd),
	.datad(!\state_change_1b|state_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|tick_CRC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|tick_CRC~1 .extended_lut = "off";
defparam \output_control_1b|tick_CRC~1 .lut_mask = 64'hEE00EE00EE00EE00;
defparam \output_control_1b|tick_CRC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \output_control_1b|tick_CRC (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|tick_CRC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [0]),
	.sload(gnd),
	.ena(\output_control_1b|tick_CRC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|tick_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|tick_CRC .is_wysiwyg = "true";
defparam \output_control_1b|tick_CRC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \output_control_1b|Mux65~0 (
// Equation(s):
// \output_control_1b|Mux65~0_combout  = ( \output_control_1b|Mux48~0_combout  & ( (!\output_control_1b|Equal7~0_combout ) # (\output_control_1b|tick_NEXT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|Equal7~0_combout ),
	.datad(!\output_control_1b|tick_NEXT~q ),
	.datae(gnd),
	.dataf(!\output_control_1b|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux65~0 .extended_lut = "off";
defparam \output_control_1b|Mux65~0 .lut_mask = 64'h00000000F0FFF0FF;
defparam \output_control_1b|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \output_control_1b|Mux48~1 (
// Equation(s):
// \output_control_1b|Mux48~1_combout  = ( \state_change_1b|state_reg [0] ) # ( !\state_change_1b|state_reg [0] & ( !\state_change_1b|state_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_1b|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux48~1 .extended_lut = "off";
defparam \output_control_1b|Mux48~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \output_control_1b|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \output_control_1b|Mux48~2 (
// Equation(s):
// \output_control_1b|Mux48~2_combout  = (!\state_change_1b|state_reg [2] & \output_control_1b|Mux48~1_combout )

	.dataa(gnd),
	.datab(!\state_change_1b|state_reg [2]),
	.datac(!\output_control_1b|Mux48~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux48~2 .extended_lut = "off";
defparam \output_control_1b|Mux48~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \output_control_1b|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N47
dffeas \output_control_1b|tick_NEXT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|Mux48~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|tick_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|tick_NEXT .is_wysiwyg = "true";
defparam \output_control_1b|tick_NEXT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N0
cyclonev_lcell_comb \output_control_1b|Add0~69 (
// Equation(s):
// \output_control_1b|Add0~69_sumout  = SUM(( \output_control_1b|i [0] ) + ( VCC ) + ( !VCC ))
// \output_control_1b|Add0~70  = CARRY(( \output_control_1b|i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\output_control_1b|i [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~69_sumout ),
	.cout(\output_control_1b|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~69 .extended_lut = "off";
defparam \output_control_1b|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \output_control_1b|i~12 (
// Equation(s):
// \output_control_1b|i~12_combout  = ( \output_control_1b|Add0~69_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [0])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~69_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [0] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|Mux0~4_combout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [0]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~12 .extended_lut = "off";
defparam \output_control_1b|i~12 .lut_mask = 64'h002A002AD5FFD5FF;
defparam \output_control_1b|i~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \output_control_1b|i[2]~23 (
// Equation(s):
// \output_control_1b|i[2]~23_combout  = (!\state_change_1b|state_reg [2] & ((!\state_change_1b|state_reg [0]) # (\state_change_1b|state_reg [1])))

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(gnd),
	.datac(!\state_change_1b|state_reg [0]),
	.datad(!\state_change_1b|state_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i[2]~23 .extended_lut = "off";
defparam \output_control_1b|i[2]~23 .lut_mask = 64'hF500F500F500F500;
defparam \output_control_1b|i[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N47
dffeas \output_control_1b|i[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[0] .is_wysiwyg = "true";
defparam \output_control_1b|i[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N3
cyclonev_lcell_comb \output_control_1b|Add0~65 (
// Equation(s):
// \output_control_1b|Add0~65_sumout  = SUM(( !\output_control_1b|i[1]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~70  ))
// \output_control_1b|Add0~66  = CARRY(( !\output_control_1b|i[1]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~65_sumout ),
	.cout(\output_control_1b|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~65 .extended_lut = "off";
defparam \output_control_1b|Add0~65 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_1b|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N35
dffeas \output_control_1b|i[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[1] .is_wysiwyg = "true";
defparam \output_control_1b|i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \output_control_1b|i~11 (
// Equation(s):
// \output_control_1b|i~11_combout  = ( \output_control_1b|i [1] & ( (\output_control_1b|Add0~65_sumout  & (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|Equal3~6_combout ))) ) ) # ( 
// !\output_control_1b|i [1] & ( ((!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) # (\output_control_1b|Add0~65_sumout ) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|Add0~65_sumout ),
	.datad(!\output_control_1b|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\output_control_1b|i [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~11 .extended_lut = "off";
defparam \output_control_1b|i~11 .lut_mask = 64'h2FAF2FAF0D050D05;
defparam \output_control_1b|i~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \output_control_1b|Mux45~0 (
// Equation(s):
// \output_control_1b|Mux45~0_combout  = ( !\output_control_1b|i~11_combout  & ( !\output_control_1b|Mux48~1_combout  ) )

	.dataa(gnd),
	.datab(!\output_control_1b|Mux48~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|i~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux45~0 .extended_lut = "off";
defparam \output_control_1b|Mux45~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \output_control_1b|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N34
dffeas \output_control_1b|i[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N6
cyclonev_lcell_comb \output_control_1b|Add0~61 (
// Equation(s):
// \output_control_1b|Add0~61_sumout  = SUM(( !\output_control_1b|i [2] ) + ( VCC ) + ( \output_control_1b|Add0~66  ))
// \output_control_1b|Add0~62  = CARRY(( !\output_control_1b|i [2] ) + ( VCC ) + ( \output_control_1b|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~61_sumout ),
	.cout(\output_control_1b|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~61 .extended_lut = "off";
defparam \output_control_1b|Add0~61 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_1b|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \output_control_1b|i~10 (
// Equation(s):
// \output_control_1b|i~10_combout  = ( \output_control_1b|i [2] & ( (\output_control_1b|Add0~61_sumout  & (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|Equal3~6_combout ))) ) ) # ( 
// !\output_control_1b|i [2] & ( ((!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) # (\output_control_1b|Add0~61_sumout ) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\output_control_1b|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~10 .extended_lut = "off";
defparam \output_control_1b|i~10 .lut_mask = 64'h2AFF2AFF00D500D5;
defparam \output_control_1b|i~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \output_control_1b|Mux44~0 (
// Equation(s):
// \output_control_1b|Mux44~0_combout  = (!\output_control_1b|Mux48~1_combout  & !\output_control_1b|i~10_combout )

	.dataa(gnd),
	.datab(!\output_control_1b|Mux48~1_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|i~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux44~0 .extended_lut = "off";
defparam \output_control_1b|Mux44~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \output_control_1b|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \output_control_1b|i[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[2] .is_wysiwyg = "true";
defparam \output_control_1b|i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N9
cyclonev_lcell_comb \output_control_1b|Add0~57 (
// Equation(s):
// \output_control_1b|Add0~57_sumout  = SUM(( !\output_control_1b|i [3] ) + ( VCC ) + ( \output_control_1b|Add0~62  ))
// \output_control_1b|Add0~58  = CARRY(( !\output_control_1b|i [3] ) + ( VCC ) + ( \output_control_1b|Add0~62  ))

	.dataa(!\output_control_1b|i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~57_sumout ),
	.cout(\output_control_1b|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~57 .extended_lut = "off";
defparam \output_control_1b|Add0~57 .lut_mask = 64'h000000000000AAAA;
defparam \output_control_1b|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \output_control_1b|i~9 (
// Equation(s):
// \output_control_1b|i~9_combout  = ( \output_control_1b|Mux0~4_combout  & ( (!\output_control_1b|Equal3~6_combout  & (!\output_control_1b|i [3])) # (\output_control_1b|Equal3~6_combout  & ((\output_control_1b|Add0~57_sumout ))) ) ) # ( 
// !\output_control_1b|Mux0~4_combout  & ( (!\output_control_1b|Equal3~6_combout  & ((!\output_control_1b|Equal4~1_combout  & ((\output_control_1b|Add0~57_sumout ))) # (\output_control_1b|Equal4~1_combout  & (!\output_control_1b|i [3])))) # 
// (\output_control_1b|Equal3~6_combout  & (((\output_control_1b|Add0~57_sumout )))) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|i [3]),
	.datad(!\output_control_1b|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\output_control_1b|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~9 .extended_lut = "off";
defparam \output_control_1b|i~9 .lut_mask = 64'h20FD20FDA0F5A0F5;
defparam \output_control_1b|i~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \output_control_1b|Mux43~0 (
// Equation(s):
// \output_control_1b|Mux43~0_combout  = ( !\output_control_1b|i~9_combout  & ( !\output_control_1b|Mux48~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|Mux48~1_combout ),
	.datae(gnd),
	.dataf(!\output_control_1b|i~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux43~0 .extended_lut = "off";
defparam \output_control_1b|Mux43~0 .lut_mask = 64'hFF00FF0000000000;
defparam \output_control_1b|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N43
dffeas \output_control_1b|i[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[3] .is_wysiwyg = "true";
defparam \output_control_1b|i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N12
cyclonev_lcell_comb \output_control_1b|Add0~53 (
// Equation(s):
// \output_control_1b|Add0~53_sumout  = SUM(( \output_control_1b|i [4] ) + ( VCC ) + ( \output_control_1b|Add0~58  ))
// \output_control_1b|Add0~54  = CARRY(( \output_control_1b|i [4] ) + ( VCC ) + ( \output_control_1b|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~53_sumout ),
	.cout(\output_control_1b|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~53 .extended_lut = "off";
defparam \output_control_1b|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \output_control_1b|i~8 (
// Equation(s):
// \output_control_1b|i~8_combout  = ( \output_control_1b|Add0~53_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [4])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~53_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [4] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|i [4]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~8 .extended_lut = "off";
defparam \output_control_1b|i~8 .lut_mask = 64'h002A002AD5FFD5FF;
defparam \output_control_1b|i~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \output_control_1b|i[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[4] .is_wysiwyg = "true";
defparam \output_control_1b|i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \output_control_1b|Add0~49 (
// Equation(s):
// \output_control_1b|Add0~49_sumout  = SUM(( \output_control_1b|i [5] ) + ( VCC ) + ( \output_control_1b|Add0~54  ))
// \output_control_1b|Add0~50  = CARRY(( \output_control_1b|i [5] ) + ( VCC ) + ( \output_control_1b|Add0~54  ))

	.dataa(!\output_control_1b|i [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~49_sumout ),
	.cout(\output_control_1b|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~49 .extended_lut = "off";
defparam \output_control_1b|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N18
cyclonev_lcell_comb \output_control_1b|i~7 (
// Equation(s):
// \output_control_1b|i~7_combout  = ( \output_control_1b|Equal4~1_combout  & ( (!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|i [5]))) # (\output_control_1b|Equal3~6_combout  & (\output_control_1b|Add0~49_sumout )) ) ) # ( 
// !\output_control_1b|Equal4~1_combout  & ( (!\output_control_1b|Mux0~4_combout  & (((\output_control_1b|Add0~49_sumout )))) # (\output_control_1b|Mux0~4_combout  & ((!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|i [5]))) # 
// (\output_control_1b|Equal3~6_combout  & (\output_control_1b|Add0~49_sumout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Add0~49_sumout ),
	.datad(!\output_control_1b|i [5]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~7 .extended_lut = "off";
defparam \output_control_1b|i~7 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1b|i~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N20
dffeas \output_control_1b|i[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[5] .is_wysiwyg = "true";
defparam \output_control_1b|i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \output_control_1b|Add0~41 (
// Equation(s):
// \output_control_1b|Add0~41_sumout  = SUM(( \output_control_1b|i [6] ) + ( VCC ) + ( \output_control_1b|Add0~50  ))
// \output_control_1b|Add0~42  = CARRY(( \output_control_1b|i [6] ) + ( VCC ) + ( \output_control_1b|Add0~50  ))

	.dataa(gnd),
	.datab(!\output_control_1b|i [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~41_sumout ),
	.cout(\output_control_1b|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~41 .extended_lut = "off";
defparam \output_control_1b|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \output_control_1b|i~6 (
// Equation(s):
// \output_control_1b|i~6_combout  = ( \output_control_1b|Add0~41_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [6])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~41_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [6] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|i [6]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~6 .extended_lut = "off";
defparam \output_control_1b|i~6 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N56
dffeas \output_control_1b|i[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[6] .is_wysiwyg = "true";
defparam \output_control_1b|i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N21
cyclonev_lcell_comb \output_control_1b|Add0~37 (
// Equation(s):
// \output_control_1b|Add0~37_sumout  = SUM(( \output_control_1b|i [7] ) + ( VCC ) + ( \output_control_1b|Add0~42  ))
// \output_control_1b|Add0~38  = CARRY(( \output_control_1b|i [7] ) + ( VCC ) + ( \output_control_1b|Add0~42  ))

	.dataa(!\output_control_1b|i [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~37_sumout ),
	.cout(\output_control_1b|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~37 .extended_lut = "off";
defparam \output_control_1b|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \output_control_1b|Add0~85 (
// Equation(s):
// \output_control_1b|Add0~85_sumout  = SUM(( \output_control_1b|i [8] ) + ( VCC ) + ( \output_control_1b|Add0~38  ))
// \output_control_1b|Add0~86  = CARRY(( \output_control_1b|i [8] ) + ( VCC ) + ( \output_control_1b|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~85_sumout ),
	.cout(\output_control_1b|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~85 .extended_lut = "off";
defparam \output_control_1b|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \output_control_1b|i~15 (
// Equation(s):
// \output_control_1b|i~15_combout  = ( \output_control_1b|Add0~85_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [8])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~85_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [8] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|i [8]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~15 .extended_lut = "off";
defparam \output_control_1b|i~15 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N53
dffeas \output_control_1b|i[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[8] .is_wysiwyg = "true";
defparam \output_control_1b|i[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N27
cyclonev_lcell_comb \output_control_1b|Add0~81 (
// Equation(s):
// \output_control_1b|Add0~81_sumout  = SUM(( \output_control_1b|i [9] ) + ( VCC ) + ( \output_control_1b|Add0~86  ))
// \output_control_1b|Add0~82  = CARRY(( \output_control_1b|i [9] ) + ( VCC ) + ( \output_control_1b|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~81_sumout ),
	.cout(\output_control_1b|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~81 .extended_lut = "off";
defparam \output_control_1b|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \output_control_1b|i~14 (
// Equation(s):
// \output_control_1b|i~14_combout  = ( \output_control_1b|Equal3~6_combout  & ( \output_control_1b|Add0~81_sumout  ) ) # ( !\output_control_1b|Equal3~6_combout  & ( (!\output_control_1b|Equal4~1_combout  & ((!\output_control_1b|Mux0~4_combout  & 
// (\output_control_1b|Add0~81_sumout )) # (\output_control_1b|Mux0~4_combout  & ((\output_control_1b|i [9]))))) # (\output_control_1b|Equal4~1_combout  & (((\output_control_1b|i [9])))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Mux0~4_combout ),
	.datac(!\output_control_1b|Add0~81_sumout ),
	.datad(!\output_control_1b|i [9]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~14 .extended_lut = "off";
defparam \output_control_1b|i~14 .lut_mask = 64'h087F087F0F0F0F0F;
defparam \output_control_1b|i~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N44
dffeas \output_control_1b|i[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[9] .is_wysiwyg = "true";
defparam \output_control_1b|i[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \output_control_1b|Add0~77 (
// Equation(s):
// \output_control_1b|Add0~77_sumout  = SUM(( \output_control_1b|i [10] ) + ( VCC ) + ( \output_control_1b|Add0~82  ))
// \output_control_1b|Add0~78  = CARRY(( \output_control_1b|i [10] ) + ( VCC ) + ( \output_control_1b|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~77_sumout ),
	.cout(\output_control_1b|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~77 .extended_lut = "off";
defparam \output_control_1b|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N45
cyclonev_lcell_comb \output_control_1b|i~13 (
// Equation(s):
// \output_control_1b|i~13_combout  = ( \output_control_1b|Add0~77_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [10])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~77_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [10] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Mux0~4_combout ),
	.datac(!\output_control_1b|Equal3~6_combout ),
	.datad(!\output_control_1b|i [10]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~13 .extended_lut = "off";
defparam \output_control_1b|i~13 .lut_mask = 64'h007000708FFF8FFF;
defparam \output_control_1b|i~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N47
dffeas \output_control_1b|i[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[10] .is_wysiwyg = "true";
defparam \output_control_1b|i[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N33
cyclonev_lcell_comb \output_control_1b|Add0~25 (
// Equation(s):
// \output_control_1b|Add0~25_sumout  = SUM(( \output_control_1b|i [11] ) + ( VCC ) + ( \output_control_1b|Add0~78  ))
// \output_control_1b|Add0~26  = CARRY(( \output_control_1b|i [11] ) + ( VCC ) + ( \output_control_1b|Add0~78  ))

	.dataa(!\output_control_1b|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~25_sumout ),
	.cout(\output_control_1b|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~25 .extended_lut = "off";
defparam \output_control_1b|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N21
cyclonev_lcell_comb \output_control_1b|i~3 (
// Equation(s):
// \output_control_1b|i~3_combout  = ( \output_control_1b|Add0~25_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [11])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~25_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [11] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [11]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~3 .extended_lut = "off";
defparam \output_control_1b|i~3 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \output_control_1b|i[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[11] .is_wysiwyg = "true";
defparam \output_control_1b|i[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N36
cyclonev_lcell_comb \output_control_1b|Add0~105 (
// Equation(s):
// \output_control_1b|Add0~105_sumout  = SUM(( \output_control_1b|i [12] ) + ( VCC ) + ( \output_control_1b|Add0~26  ))
// \output_control_1b|Add0~106  = CARRY(( \output_control_1b|i [12] ) + ( VCC ) + ( \output_control_1b|Add0~26  ))

	.dataa(gnd),
	.datab(!\output_control_1b|i [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~105_sumout ),
	.cout(\output_control_1b|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~105 .extended_lut = "off";
defparam \output_control_1b|Add0~105 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N0
cyclonev_lcell_comb \output_control_1b|i~16 (
// Equation(s):
// \output_control_1b|i~16_combout  = ( \output_control_1b|Add0~105_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [12])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~105_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [12] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [12]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~16 .extended_lut = "off";
defparam \output_control_1b|i~16 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N2
dffeas \output_control_1b|i[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[12] .is_wysiwyg = "true";
defparam \output_control_1b|i[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \output_control_1b|Add0~17 (
// Equation(s):
// \output_control_1b|Add0~17_sumout  = SUM(( \output_control_1b|i [13] ) + ( VCC ) + ( \output_control_1b|Add0~106  ))
// \output_control_1b|Add0~18  = CARRY(( \output_control_1b|i [13] ) + ( VCC ) + ( \output_control_1b|Add0~106  ))

	.dataa(!\output_control_1b|i [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~17_sumout ),
	.cout(\output_control_1b|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~17 .extended_lut = "off";
defparam \output_control_1b|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \output_control_1b|i~2 (
// Equation(s):
// \output_control_1b|i~2_combout  = ( \output_control_1b|Equal3~6_combout  & ( \output_control_1b|Add0~17_sumout  ) ) # ( !\output_control_1b|Equal3~6_combout  & ( (!\output_control_1b|Mux0~4_combout  & ((!\output_control_1b|Equal4~1_combout  & 
// (\output_control_1b|Add0~17_sumout )) # (\output_control_1b|Equal4~1_combout  & ((\output_control_1b|i [13]))))) # (\output_control_1b|Mux0~4_combout  & (((\output_control_1b|i [13])))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Add0~17_sumout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [13]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~2 .extended_lut = "off";
defparam \output_control_1b|i~2 .lut_mask = 64'h207F207F33333333;
defparam \output_control_1b|i~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \output_control_1b|i[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[13] .is_wysiwyg = "true";
defparam \output_control_1b|i[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N42
cyclonev_lcell_comb \output_control_1b|Add0~125 (
// Equation(s):
// \output_control_1b|Add0~125_sumout  = SUM(( \output_control_1b|i [14] ) + ( VCC ) + ( \output_control_1b|Add0~18  ))
// \output_control_1b|Add0~126  = CARRY(( \output_control_1b|i [14] ) + ( VCC ) + ( \output_control_1b|Add0~18  ))

	.dataa(gnd),
	.datab(!\output_control_1b|i [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~125_sumout ),
	.cout(\output_control_1b|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~125 .extended_lut = "off";
defparam \output_control_1b|Add0~125 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \output_control_1b|i~17 (
// Equation(s):
// \output_control_1b|i~17_combout  = ( \output_control_1b|Add0~125_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [14])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~125_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [14] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|Equal3~6_combout ),
	.datad(!\output_control_1b|i [14]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~17 .extended_lut = "off";
defparam \output_control_1b|i~17 .lut_mask = 64'h007000708FFF8FFF;
defparam \output_control_1b|i~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N8
dffeas \output_control_1b|i[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[14] .is_wysiwyg = "true";
defparam \output_control_1b|i[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \output_control_1b|i~0 (
// Equation(s):
// \output_control_1b|i~0_combout  = (!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~0 .extended_lut = "off";
defparam \output_control_1b|i~0 .lut_mask = 64'h0AAA0AAA0AAA0AAA;
defparam \output_control_1b|i~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N59
dffeas \output_control_1b|i[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[19] .is_wysiwyg = "true";
defparam \output_control_1b|i[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \output_control_1b|i[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[17] .is_wysiwyg = "true";
defparam \output_control_1b|i[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N45
cyclonev_lcell_comb \output_control_1b|Add0~33 (
// Equation(s):
// \output_control_1b|Add0~33_sumout  = SUM(( \output_control_1b|i [15] ) + ( VCC ) + ( \output_control_1b|Add0~126  ))
// \output_control_1b|Add0~34  = CARRY(( \output_control_1b|i [15] ) + ( VCC ) + ( \output_control_1b|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~33_sumout ),
	.cout(\output_control_1b|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~33 .extended_lut = "off";
defparam \output_control_1b|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \output_control_1b|i~4 (
// Equation(s):
// \output_control_1b|i~4_combout  = ( \output_control_1b|Equal3~6_combout  & ( \output_control_1b|Add0~33_sumout  ) ) # ( !\output_control_1b|Equal3~6_combout  & ( (!\output_control_1b|Equal4~1_combout  & ((!\output_control_1b|Mux0~4_combout  & 
// (\output_control_1b|Add0~33_sumout )) # (\output_control_1b|Mux0~4_combout  & ((\output_control_1b|i [15]))))) # (\output_control_1b|Equal4~1_combout  & (((\output_control_1b|i [15])))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Mux0~4_combout ),
	.datac(!\output_control_1b|Add0~33_sumout ),
	.datad(!\output_control_1b|i [15]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~4 .extended_lut = "off";
defparam \output_control_1b|i~4 .lut_mask = 64'h087F087F0F0F0F0F;
defparam \output_control_1b|i~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N38
dffeas \output_control_1b|i[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[15] .is_wysiwyg = "true";
defparam \output_control_1b|i[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N48
cyclonev_lcell_comb \output_control_1b|Add0~121 (
// Equation(s):
// \output_control_1b|Add0~121_sumout  = SUM(( \output_control_1b|i [16] ) + ( VCC ) + ( \output_control_1b|Add0~34  ))
// \output_control_1b|Add0~122  = CARRY(( \output_control_1b|i [16] ) + ( VCC ) + ( \output_control_1b|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~121_sumout ),
	.cout(\output_control_1b|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~121 .extended_lut = "off";
defparam \output_control_1b|Add0~121 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \output_control_1b|i~24 (
// Equation(s):
// \output_control_1b|i~24_combout  = ( \output_control_1b|Add0~121_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [16])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~121_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [16] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\output_control_1b|Equal3~6_combout ),
	.datad(!\output_control_1b|i [16]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~24 .extended_lut = "off";
defparam \output_control_1b|i~24 .lut_mask = 64'h007000708FFF8FFF;
defparam \output_control_1b|i~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \output_control_1b|i[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[16] .is_wysiwyg = "true";
defparam \output_control_1b|i[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \output_control_1b|Add0~13 (
// Equation(s):
// \output_control_1b|Add0~13_sumout  = SUM(( \output_control_1b|i[17]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~122  ))
// \output_control_1b|Add0~14  = CARRY(( \output_control_1b|i[17]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~13_sumout ),
	.cout(\output_control_1b|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~13 .extended_lut = "off";
defparam \output_control_1b|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N3
cyclonev_lcell_comb \output_control_1b|i~22 (
// Equation(s):
// \output_control_1b|i~22_combout  = ( \output_control_1b|Add0~13_sumout  & ( (((!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )) # (\output_control_1b|i [17])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~13_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [17] & ((\output_control_1b|Equal4~1_combout ) # (\output_control_1b|Mux0~4_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [17]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~22 .extended_lut = "off";
defparam \output_control_1b|i~22 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N4
dffeas \output_control_1b|i[17]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[17]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \output_control_1b|Add0~97 (
// Equation(s):
// \output_control_1b|Add0~97_sumout  = SUM(( \output_control_1b|i[18]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~14  ))
// \output_control_1b|Add0~98  = CARRY(( \output_control_1b|i[18]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~14  ))

	.dataa(gnd),
	.datab(!\output_control_1b|i[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~97_sumout ),
	.cout(\output_control_1b|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~97 .extended_lut = "off";
defparam \output_control_1b|Add0~97 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \output_control_1b|i[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[18] .is_wysiwyg = "true";
defparam \output_control_1b|i[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N15
cyclonev_lcell_comb \output_control_1b|i~28 (
// Equation(s):
// \output_control_1b|i~28_combout  = ( \output_control_1b|Equal3~6_combout  & ( \output_control_1b|Add0~97_sumout  ) ) # ( !\output_control_1b|Equal3~6_combout  & ( (!\output_control_1b|Mux0~4_combout  & ((!\output_control_1b|Equal4~1_combout  & 
// (\output_control_1b|Add0~97_sumout )) # (\output_control_1b|Equal4~1_combout  & ((\output_control_1b|i [18]))))) # (\output_control_1b|Mux0~4_combout  & (((\output_control_1b|i [18])))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Add0~97_sumout ),
	.datac(!\output_control_1b|Equal4~1_combout ),
	.datad(!\output_control_1b|i [18]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~28 .extended_lut = "off";
defparam \output_control_1b|i~28 .lut_mask = 64'h207F207F33333333;
defparam \output_control_1b|i~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N16
dffeas \output_control_1b|i[18]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[18]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \output_control_1b|Add0~5 (
// Equation(s):
// \output_control_1b|Add0~5_sumout  = SUM(( \output_control_1b|i [19] ) + ( VCC ) + ( \output_control_1b|Add0~98  ))
// \output_control_1b|Add0~6  = CARRY(( \output_control_1b|i [19] ) + ( VCC ) + ( \output_control_1b|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~5_sumout ),
	.cout(\output_control_1b|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~5 .extended_lut = "off";
defparam \output_control_1b|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \output_control_1b|Add0~73 (
// Equation(s):
// \output_control_1b|Add0~73_sumout  = SUM(( \output_control_1b|i [20] ) + ( VCC ) + ( \output_control_1b|Add0~6  ))
// \output_control_1b|Add0~74  = CARRY(( \output_control_1b|i [20] ) + ( VCC ) + ( \output_control_1b|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~73_sumout ),
	.cout(\output_control_1b|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~73 .extended_lut = "off";
defparam \output_control_1b|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \output_control_1b|Add0~21 (
// Equation(s):
// \output_control_1b|Add0~21_sumout  = SUM(( \output_control_1b|i [21] ) + ( VCC ) + ( \output_control_1b|Add0~74  ))
// \output_control_1b|Add0~22  = CARRY(( \output_control_1b|i [21] ) + ( VCC ) + ( \output_control_1b|Add0~74  ))

	.dataa(!\output_control_1b|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~21_sumout ),
	.cout(\output_control_1b|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~21 .extended_lut = "off";
defparam \output_control_1b|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N39
cyclonev_lcell_comb \output_control_1b|i~26 (
// Equation(s):
// \output_control_1b|i~26_combout  = ( \output_control_1b|i~0_combout  & ( \output_control_1b|i [21] ) ) # ( !\output_control_1b|i~0_combout  & ( \output_control_1b|Add0~21_sumout  ) )

	.dataa(!\output_control_1b|Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|i [21]),
	.datae(gnd),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~26 .extended_lut = "off";
defparam \output_control_1b|i~26 .lut_mask = 64'h5555555500FF00FF;
defparam \output_control_1b|i~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N40
dffeas \output_control_1b|i[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[21] .is_wysiwyg = "true";
defparam \output_control_1b|i[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \output_control_1b|Add0~101 (
// Equation(s):
// \output_control_1b|Add0~101_sumout  = SUM(( \output_control_1b|i [22] ) + ( VCC ) + ( \output_control_1b|Add0~22  ))
// \output_control_1b|Add0~102  = CARRY(( \output_control_1b|i [22] ) + ( VCC ) + ( \output_control_1b|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~101_sumout ),
	.cout(\output_control_1b|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~101 .extended_lut = "off";
defparam \output_control_1b|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \output_control_1b|i~30 (
// Equation(s):
// \output_control_1b|i~30_combout  = ( \output_control_1b|i [22] & ( \output_control_1b|Add0~101_sumout  ) ) # ( !\output_control_1b|i [22] & ( \output_control_1b|Add0~101_sumout  & ( !\output_control_1b|i~0_combout  ) ) ) # ( \output_control_1b|i [22] & ( 
// !\output_control_1b|Add0~101_sumout  & ( \output_control_1b|i~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i~0_combout ),
	.datad(gnd),
	.datae(!\output_control_1b|i [22]),
	.dataf(!\output_control_1b|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~30 .extended_lut = "off";
defparam \output_control_1b|i~30 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \output_control_1b|i~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N37
dffeas \output_control_1b|i[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[22] .is_wysiwyg = "true";
defparam \output_control_1b|i[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N9
cyclonev_lcell_comb \output_control_1b|Add0~9 (
// Equation(s):
// \output_control_1b|Add0~9_sumout  = SUM(( \output_control_1b|i [23] ) + ( VCC ) + ( \output_control_1b|Add0~102  ))
// \output_control_1b|Add0~10  = CARRY(( \output_control_1b|i [23] ) + ( VCC ) + ( \output_control_1b|Add0~102  ))

	.dataa(!\output_control_1b|i [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~9_sumout ),
	.cout(\output_control_1b|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~9 .extended_lut = "off";
defparam \output_control_1b|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \output_control_1b|i~25 (
// Equation(s):
// \output_control_1b|i~25_combout  = ( \output_control_1b|Add0~9_sumout  & ( (!\output_control_1b|i~0_combout ) # (\output_control_1b|i [23]) ) ) # ( !\output_control_1b|Add0~9_sumout  & ( (\output_control_1b|i~0_combout  & \output_control_1b|i [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i~0_combout ),
	.datad(!\output_control_1b|i [23]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~25 .extended_lut = "off";
defparam \output_control_1b|i~25 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \output_control_1b|i~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N34
dffeas \output_control_1b|i[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[23] .is_wysiwyg = "true";
defparam \output_control_1b|i[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \output_control_1b|Add0~117 (
// Equation(s):
// \output_control_1b|Add0~117_sumout  = SUM(( \output_control_1b|i [24] ) + ( VCC ) + ( \output_control_1b|Add0~10  ))
// \output_control_1b|Add0~118  = CARRY(( \output_control_1b|i [24] ) + ( VCC ) + ( \output_control_1b|Add0~10  ))

	.dataa(gnd),
	.datab(!\output_control_1b|i [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~117_sumout ),
	.cout(\output_control_1b|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~117 .extended_lut = "off";
defparam \output_control_1b|Add0~117 .lut_mask = 64'h0000000000003333;
defparam \output_control_1b|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \output_control_1b|i~31 (
// Equation(s):
// \output_control_1b|i~31_combout  = ( \output_control_1b|i~0_combout  & ( \output_control_1b|i [24] ) ) # ( !\output_control_1b|i~0_combout  & ( \output_control_1b|Add0~117_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|Add0~117_sumout ),
	.datad(!\output_control_1b|i [24]),
	.datae(gnd),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~31 .extended_lut = "off";
defparam \output_control_1b|i~31 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1b|i~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N35
dffeas \output_control_1b|i[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[24] .is_wysiwyg = "true";
defparam \output_control_1b|i[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N30
cyclonev_lcell_comb \output_control_1b|Equal3~3 (
// Equation(s):
// \output_control_1b|Equal3~3_combout  = ( !\output_control_1b|i [12] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( (!\output_control_1b|i [14] & (!\output_control_1b|i [11] & (!\output_control_1b|i [13] & !\output_control_1b|i [24]))) ) ) )

	.dataa(!\output_control_1b|i [14]),
	.datab(!\output_control_1b|i [11]),
	.datac(!\output_control_1b|i [13]),
	.datad(!\output_control_1b|i [24]),
	.datae(!\output_control_1b|i [12]),
	.dataf(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~3 .extended_lut = "off";
defparam \output_control_1b|Equal3~3 .lut_mask = 64'h8000000000000000;
defparam \output_control_1b|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N35
dffeas \output_control_1b|i[23]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[23]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \output_control_1b|Equal3~0 (
// Equation(s):
// \output_control_1b|Equal3~0_combout  = ( !\output_control_1b|i [15] & ( (!\output_control_1b|i[23]~DUPLICATE_q  & (!\output_control_1b|i [10] & (!\output_control_1b|i[17]~DUPLICATE_q  & !\output_control_1b|i [16]))) ) )

	.dataa(!\output_control_1b|i[23]~DUPLICATE_q ),
	.datab(!\output_control_1b|i [10]),
	.datac(!\output_control_1b|i[17]~DUPLICATE_q ),
	.datad(!\output_control_1b|i [16]),
	.datae(gnd),
	.dataf(!\output_control_1b|i [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~0 .extended_lut = "off";
defparam \output_control_1b|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \output_control_1b|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \output_control_1b|Equal3~1 (
// Equation(s):
// \output_control_1b|Equal3~1_combout  = ( !\output_control_1b|i [19] & ( !\output_control_1b|i [9] & ( (!\output_control_1b|i [8] & (!\output_control_1b|i[18]~DUPLICATE_q  & (!\output_control_1b|i [20] & !\output_control_1b|i [21]))) ) ) )

	.dataa(!\output_control_1b|i [8]),
	.datab(!\output_control_1b|i[18]~DUPLICATE_q ),
	.datac(!\output_control_1b|i [20]),
	.datad(!\output_control_1b|i [21]),
	.datae(!\output_control_1b|i [19]),
	.dataf(!\output_control_1b|i [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~1 .extended_lut = "off";
defparam \output_control_1b|Equal3~1 .lut_mask = 64'h8000000000000000;
defparam \output_control_1b|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \output_control_1b|i[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[25] .is_wysiwyg = "true";
defparam \output_control_1b|i[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \output_control_1b|Add0~29 (
// Equation(s):
// \output_control_1b|Add0~29_sumout  = SUM(( \output_control_1b|i[25]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~118  ))
// \output_control_1b|Add0~30  = CARRY(( \output_control_1b|i[25]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_1b|Add0~118  ))

	.dataa(!\output_control_1b|i[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~29_sumout ),
	.cout(\output_control_1b|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~29 .extended_lut = "off";
defparam \output_control_1b|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \output_control_1b|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \output_control_1b|i~32 (
// Equation(s):
// \output_control_1b|i~32_combout  = ( \output_control_1b|Add0~29_sumout  & ( (!\output_control_1b|i~0_combout ) # (\output_control_1b|i [25]) ) ) # ( !\output_control_1b|Add0~29_sumout  & ( (\output_control_1b|i~0_combout  & \output_control_1b|i [25]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|i~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|i [25]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~32 .extended_lut = "off";
defparam \output_control_1b|i~32 .lut_mask = 64'h00330033CCFFCCFF;
defparam \output_control_1b|i~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N4
dffeas \output_control_1b|i[25]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[25]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \output_control_1b|Add0~93 (
// Equation(s):
// \output_control_1b|Add0~93_sumout  = SUM(( \output_control_1b|i [26] ) + ( VCC ) + ( \output_control_1b|Add0~30  ))
// \output_control_1b|Add0~94  = CARRY(( \output_control_1b|i [26] ) + ( VCC ) + ( \output_control_1b|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~93_sumout ),
	.cout(\output_control_1b|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~93 .extended_lut = "off";
defparam \output_control_1b|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \output_control_1b|i~21 (
// Equation(s):
// \output_control_1b|i~21_combout  = ( \output_control_1b|Add0~93_sumout  & ( (!\output_control_1b|i~0_combout ) # (\output_control_1b|i [26]) ) ) # ( !\output_control_1b|Add0~93_sumout  & ( (\output_control_1b|i~0_combout  & \output_control_1b|i [26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i~0_combout ),
	.datad(!\output_control_1b|i [26]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~21 .extended_lut = "off";
defparam \output_control_1b|i~21 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \output_control_1b|i~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N14
dffeas \output_control_1b|i[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[26] .is_wysiwyg = "true";
defparam \output_control_1b|i[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \output_control_1b|Add0~89 (
// Equation(s):
// \output_control_1b|Add0~89_sumout  = SUM(( \output_control_1b|i [27] ) + ( VCC ) + ( \output_control_1b|Add0~94  ))
// \output_control_1b|Add0~90  = CARRY(( \output_control_1b|i [27] ) + ( VCC ) + ( \output_control_1b|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~89_sumout ),
	.cout(\output_control_1b|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~89 .extended_lut = "off";
defparam \output_control_1b|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \output_control_1b|i~20 (
// Equation(s):
// \output_control_1b|i~20_combout  = (!\output_control_1b|i~0_combout  & (\output_control_1b|Add0~89_sumout )) # (\output_control_1b|i~0_combout  & ((\output_control_1b|i [27])))

	.dataa(!\output_control_1b|Add0~89_sumout ),
	.datab(!\output_control_1b|i~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|i [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~20 .extended_lut = "off";
defparam \output_control_1b|i~20 .lut_mask = 64'h4477447744774477;
defparam \output_control_1b|i~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N41
dffeas \output_control_1b|i[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[27] .is_wysiwyg = "true";
defparam \output_control_1b|i[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \output_control_1b|Add0~113 (
// Equation(s):
// \output_control_1b|Add0~113_sumout  = SUM(( \output_control_1b|i [28] ) + ( VCC ) + ( \output_control_1b|Add0~90  ))
// \output_control_1b|Add0~114  = CARRY(( \output_control_1b|i [28] ) + ( VCC ) + ( \output_control_1b|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~113_sumout ),
	.cout(\output_control_1b|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~113 .extended_lut = "off";
defparam \output_control_1b|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \output_control_1b|i~19 (
// Equation(s):
// \output_control_1b|i~19_combout  = ( \output_control_1b|Add0~113_sumout  & ( (!\output_control_1b|i~0_combout ) # (\output_control_1b|i [28]) ) ) # ( !\output_control_1b|Add0~113_sumout  & ( (\output_control_1b|i~0_combout  & \output_control_1b|i [28]) ) 
// )

	.dataa(gnd),
	.datab(!\output_control_1b|i~0_combout ),
	.datac(gnd),
	.datad(!\output_control_1b|i [28]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~19 .extended_lut = "off";
defparam \output_control_1b|i~19 .lut_mask = 64'h00330033CCFFCCFF;
defparam \output_control_1b|i~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N38
dffeas \output_control_1b|i[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[28] .is_wysiwyg = "true";
defparam \output_control_1b|i[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \output_control_1b|Add0~109 (
// Equation(s):
// \output_control_1b|Add0~109_sumout  = SUM(( \output_control_1b|i [29] ) + ( VCC ) + ( \output_control_1b|Add0~114  ))
// \output_control_1b|Add0~110  = CARRY(( \output_control_1b|i [29] ) + ( VCC ) + ( \output_control_1b|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~109_sumout ),
	.cout(\output_control_1b|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~109 .extended_lut = "off";
defparam \output_control_1b|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \output_control_1b|i~18 (
// Equation(s):
// \output_control_1b|i~18_combout  = ( \output_control_1b|i~0_combout  & ( \output_control_1b|i [29] ) ) # ( !\output_control_1b|i~0_combout  & ( \output_control_1b|Add0~109_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|Add0~109_sumout ),
	.datad(!\output_control_1b|i [29]),
	.datae(gnd),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~18 .extended_lut = "off";
defparam \output_control_1b|i~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1b|i~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N47
dffeas \output_control_1b|i[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[29] .is_wysiwyg = "true";
defparam \output_control_1b|i[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \output_control_1b|Add0~45 (
// Equation(s):
// \output_control_1b|Add0~45_sumout  = SUM(( \output_control_1b|i [30] ) + ( VCC ) + ( \output_control_1b|Add0~110  ))
// \output_control_1b|Add0~46  = CARRY(( \output_control_1b|i [30] ) + ( VCC ) + ( \output_control_1b|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~45_sumout ),
	.cout(\output_control_1b|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~45 .extended_lut = "off";
defparam \output_control_1b|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \output_control_1b|i~33 (
// Equation(s):
// \output_control_1b|i~33_combout  = (!\output_control_1b|i~0_combout  & (\output_control_1b|Add0~45_sumout )) # (\output_control_1b|i~0_combout  & ((\output_control_1b|i [30])))

	.dataa(gnd),
	.datab(!\output_control_1b|i~0_combout ),
	.datac(!\output_control_1b|Add0~45_sumout ),
	.datad(!\output_control_1b|i [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~33 .extended_lut = "off";
defparam \output_control_1b|i~33 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \output_control_1b|i~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N2
dffeas \output_control_1b|i[30] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[30] .is_wysiwyg = "true";
defparam \output_control_1b|i[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \output_control_1b|Equal3~4 (
// Equation(s):
// \output_control_1b|Equal3~4_combout  = ( !\output_control_1b|i[25]~DUPLICATE_q  & ( !\output_control_1b|i [30] & ( (!\output_control_1b|i [28] & (!\output_control_1b|i [27] & (!\output_control_1b|i [26] & !\output_control_1b|i [29]))) ) ) )

	.dataa(!\output_control_1b|i [28]),
	.datab(!\output_control_1b|i [27]),
	.datac(!\output_control_1b|i [26]),
	.datad(!\output_control_1b|i [29]),
	.datae(!\output_control_1b|i[25]~DUPLICATE_q ),
	.dataf(!\output_control_1b|i [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~4 .extended_lut = "off";
defparam \output_control_1b|Equal3~4 .lut_mask = 64'h8000000000000000;
defparam \output_control_1b|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N9
cyclonev_lcell_comb \output_control_1b|Equal3~5 (
// Equation(s):
// \output_control_1b|Equal3~5_combout  = ( !\output_control_1b|i [2] & ( (!\output_control_1b|i [0] & !\output_control_1b|i [3]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|i [0]),
	.datac(gnd),
	.datad(!\output_control_1b|i [3]),
	.datae(gnd),
	.dataf(!\output_control_1b|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~5 .extended_lut = "off";
defparam \output_control_1b|Equal3~5 .lut_mask = 64'hCC00CC0000000000;
defparam \output_control_1b|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N9
cyclonev_lcell_comb \output_control_1b|Equal3~6 (
// Equation(s):
// \output_control_1b|Equal3~6_combout  = ( \output_control_1b|Equal3~4_combout  & ( \output_control_1b|Equal3~5_combout  & ( (\output_control_1b|Equal3~2_combout  & (\output_control_1b|Equal3~3_combout  & (\output_control_1b|Equal3~0_combout  & 
// \output_control_1b|Equal3~1_combout ))) ) ) )

	.dataa(!\output_control_1b|Equal3~2_combout ),
	.datab(!\output_control_1b|Equal3~3_combout ),
	.datac(!\output_control_1b|Equal3~0_combout ),
	.datad(!\output_control_1b|Equal3~1_combout ),
	.datae(!\output_control_1b|Equal3~4_combout ),
	.dataf(!\output_control_1b|Equal3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~6 .extended_lut = "off";
defparam \output_control_1b|Equal3~6 .lut_mask = 64'h0000000000000001;
defparam \output_control_1b|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \output_control_1b|i~27 (
// Equation(s):
// \output_control_1b|i~27_combout  = ( \output_control_1b|Add0~73_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [20])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~73_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [20] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|i [20]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~27 .extended_lut = "off";
defparam \output_control_1b|i~27 .lut_mask = 64'h004C004CB3FFB3FF;
defparam \output_control_1b|i~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N50
dffeas \output_control_1b|i[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[20] .is_wysiwyg = "true";
defparam \output_control_1b|i[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \output_control_1b|Equal5~5 (
// Equation(s):
// \output_control_1b|Equal5~5_combout  = ( \output_control_1b|i~0_combout  & ( \output_control_1b|Add0~73_sumout  & ( (!\output_control_1b|i [20] & (!\output_control_1b|i~14_combout  & (!\output_control_1b|i~15_combout  & !\output_control_1b|i~13_combout 
// ))) ) ) ) # ( \output_control_1b|i~0_combout  & ( !\output_control_1b|Add0~73_sumout  & ( (!\output_control_1b|i [20] & (!\output_control_1b|i~14_combout  & (!\output_control_1b|i~15_combout  & !\output_control_1b|i~13_combout ))) ) ) ) # ( 
// !\output_control_1b|i~0_combout  & ( !\output_control_1b|Add0~73_sumout  & ( (!\output_control_1b|i~14_combout  & (!\output_control_1b|i~15_combout  & !\output_control_1b|i~13_combout )) ) ) )

	.dataa(!\output_control_1b|i [20]),
	.datab(!\output_control_1b|i~14_combout ),
	.datac(!\output_control_1b|i~15_combout ),
	.datad(!\output_control_1b|i~13_combout ),
	.datae(!\output_control_1b|i~0_combout ),
	.dataf(!\output_control_1b|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~5 .extended_lut = "off";
defparam \output_control_1b|Equal5~5 .lut_mask = 64'hC000800000008000;
defparam \output_control_1b|Equal5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \output_control_1b|Equal5~3 (
// Equation(s):
// \output_control_1b|Equal5~3_combout  = ( !\output_control_1b|i~6_combout  & ( \output_control_1b|Add0~29_sumout  & ( (!\output_control_1b|i~4_combout  & (!\output_control_1b|i~5_combout  & (!\output_control_1b|i [25] & \output_control_1b|i~0_combout ))) ) 
// ) ) # ( !\output_control_1b|i~6_combout  & ( !\output_control_1b|Add0~29_sumout  & ( (!\output_control_1b|i~4_combout  & (!\output_control_1b|i~5_combout  & ((!\output_control_1b|i [25]) # (!\output_control_1b|i~0_combout )))) ) ) )

	.dataa(!\output_control_1b|i~4_combout ),
	.datab(!\output_control_1b|i~5_combout ),
	.datac(!\output_control_1b|i [25]),
	.datad(!\output_control_1b|i~0_combout ),
	.datae(!\output_control_1b|i~6_combout ),
	.dataf(!\output_control_1b|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~3 .extended_lut = "off";
defparam \output_control_1b|Equal5~3 .lut_mask = 64'h8880000000800000;
defparam \output_control_1b|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \output_control_1b|Equal5~4 (
// Equation(s):
// \output_control_1b|Equal5~4_combout  = ( !\output_control_1b|i~7_combout  & ( \output_control_1b|i~11_combout  & ( (!\output_control_1b|i~8_combout  & (\output_control_1b|i~12_combout  & (!\output_control_1b|i~10_combout  & !\output_control_1b|i~9_combout 
// ))) ) ) )

	.dataa(!\output_control_1b|i~8_combout ),
	.datab(!\output_control_1b|i~12_combout ),
	.datac(!\output_control_1b|i~10_combout ),
	.datad(!\output_control_1b|i~9_combout ),
	.datae(!\output_control_1b|i~7_combout ),
	.dataf(!\output_control_1b|i~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~4 .extended_lut = "off";
defparam \output_control_1b|Equal5~4 .lut_mask = 64'h0000000020000000;
defparam \output_control_1b|Equal5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \output_control_1b|Equal5~11 (
// Equation(s):
// \output_control_1b|Equal5~11_combout  = ( \output_control_1b|i [30] & ( \output_control_1b|Equal5~4_combout  & ( (\output_control_1b|Equal5~5_combout  & (\output_control_1b|Equal5~3_combout  & (!\output_control_1b|Add0~45_sumout  & 
// !\output_control_1b|i~0_combout ))) ) ) ) # ( !\output_control_1b|i [30] & ( \output_control_1b|Equal5~4_combout  & ( (\output_control_1b|Equal5~5_combout  & (\output_control_1b|Equal5~3_combout  & ((!\output_control_1b|Add0~45_sumout ) # 
// (\output_control_1b|i~0_combout )))) ) ) )

	.dataa(!\output_control_1b|Equal5~5_combout ),
	.datab(!\output_control_1b|Equal5~3_combout ),
	.datac(!\output_control_1b|Add0~45_sumout ),
	.datad(!\output_control_1b|i~0_combout ),
	.datae(!\output_control_1b|i [30]),
	.dataf(!\output_control_1b|Equal5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~11 .extended_lut = "off";
defparam \output_control_1b|Equal5~11 .lut_mask = 64'h0000000010111000;
defparam \output_control_1b|Equal5~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N24
cyclonev_lcell_comb \output_control_1b|Equal5~7 (
// Equation(s):
// \output_control_1b|Equal5~7_combout  = ( !\output_control_1b|i~0_combout  & ( \output_control_1b|i [22] & ( (!\output_control_1b|Add0~101_sumout  & (!\output_control_1b|i~16_combout  & !\output_control_1b|Add0~97_sumout )) ) ) ) # ( 
// \output_control_1b|i~0_combout  & ( !\output_control_1b|i [22] & ( (!\output_control_1b|i [18] & !\output_control_1b|i~16_combout ) ) ) ) # ( !\output_control_1b|i~0_combout  & ( !\output_control_1b|i [22] & ( (!\output_control_1b|Add0~101_sumout  & 
// (!\output_control_1b|i~16_combout  & !\output_control_1b|Add0~97_sumout )) ) ) )

	.dataa(!\output_control_1b|Add0~101_sumout ),
	.datab(!\output_control_1b|i [18]),
	.datac(!\output_control_1b|i~16_combout ),
	.datad(!\output_control_1b|Add0~97_sumout ),
	.datae(!\output_control_1b|i~0_combout ),
	.dataf(!\output_control_1b|i [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~7 .extended_lut = "off";
defparam \output_control_1b|Equal5~7 .lut_mask = 64'hA000C0C0A0000000;
defparam \output_control_1b|Equal5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \output_control_1b|Equal5~8 (
// Equation(s):
// \output_control_1b|Equal5~8_combout  = ( !\output_control_1b|Add0~89_sumout  & ( \output_control_1b|i [27] & ( (!\output_control_1b|i~0_combout  & (\output_control_1b|Equal5~7_combout  & !\output_control_1b|Add0~93_sumout )) ) ) ) # ( 
// \output_control_1b|Add0~89_sumout  & ( !\output_control_1b|i [27] & ( (\output_control_1b|i~0_combout  & (!\output_control_1b|i [26] & \output_control_1b|Equal5~7_combout )) ) ) ) # ( !\output_control_1b|Add0~89_sumout  & ( !\output_control_1b|i [27] & ( 
// (\output_control_1b|Equal5~7_combout  & ((!\output_control_1b|i~0_combout  & ((!\output_control_1b|Add0~93_sumout ))) # (\output_control_1b|i~0_combout  & (!\output_control_1b|i [26])))) ) ) )

	.dataa(!\output_control_1b|i~0_combout ),
	.datab(!\output_control_1b|i [26]),
	.datac(!\output_control_1b|Equal5~7_combout ),
	.datad(!\output_control_1b|Add0~93_sumout ),
	.datae(!\output_control_1b|Add0~89_sumout ),
	.dataf(!\output_control_1b|i [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~8 .extended_lut = "off";
defparam \output_control_1b|Equal5~8 .lut_mask = 64'h0E0404040A000000;
defparam \output_control_1b|Equal5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \output_control_1b|Equal5~9 (
// Equation(s):
// \output_control_1b|Equal5~9_combout  = ( !\output_control_1b|Add0~117_sumout  & ( \output_control_1b|i [24] & ( (!\output_control_1b|i~17_combout  & (!\output_control_1b|i~0_combout  & !\output_control_1b|Add0~121_sumout )) ) ) ) # ( 
// \output_control_1b|Add0~117_sumout  & ( !\output_control_1b|i [24] & ( (!\output_control_1b|i [16] & (!\output_control_1b|i~17_combout  & \output_control_1b|i~0_combout )) ) ) ) # ( !\output_control_1b|Add0~117_sumout  & ( !\output_control_1b|i [24] & ( 
// (!\output_control_1b|i~17_combout  & ((!\output_control_1b|i~0_combout  & ((!\output_control_1b|Add0~121_sumout ))) # (\output_control_1b|i~0_combout  & (!\output_control_1b|i [16])))) ) ) )

	.dataa(!\output_control_1b|i [16]),
	.datab(!\output_control_1b|i~17_combout ),
	.datac(!\output_control_1b|i~0_combout ),
	.datad(!\output_control_1b|Add0~121_sumout ),
	.datae(!\output_control_1b|Add0~117_sumout ),
	.dataf(!\output_control_1b|i [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~9 .extended_lut = "off";
defparam \output_control_1b|Equal5~9 .lut_mask = 64'hC8080808C0000000;
defparam \output_control_1b|Equal5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \output_control_1b|Equal5~10 (
// Equation(s):
// \output_control_1b|Equal5~10_combout  = ( !\output_control_1b|i [29] & ( \output_control_1b|Add0~113_sumout  & ( (\output_control_1b|Equal5~9_combout  & (!\output_control_1b|i [28] & \output_control_1b|i~0_combout )) ) ) ) # ( \output_control_1b|i [29] & 
// ( !\output_control_1b|Add0~113_sumout  & ( (!\output_control_1b|Add0~109_sumout  & (\output_control_1b|Equal5~9_combout  & !\output_control_1b|i~0_combout )) ) ) ) # ( !\output_control_1b|i [29] & ( !\output_control_1b|Add0~113_sumout  & ( 
// (\output_control_1b|Equal5~9_combout  & ((!\output_control_1b|i~0_combout  & (!\output_control_1b|Add0~109_sumout )) # (\output_control_1b|i~0_combout  & ((!\output_control_1b|i [28]))))) ) ) )

	.dataa(!\output_control_1b|Add0~109_sumout ),
	.datab(!\output_control_1b|Equal5~9_combout ),
	.datac(!\output_control_1b|i [28]),
	.datad(!\output_control_1b|i~0_combout ),
	.datae(!\output_control_1b|i [29]),
	.dataf(!\output_control_1b|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~10 .extended_lut = "off";
defparam \output_control_1b|Equal5~10 .lut_mask = 64'h2230220000300000;
defparam \output_control_1b|Equal5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \output_control_1b|poly_div[13]~4 (
// Equation(s):
// \output_control_1b|poly_div[13]~4_combout  = ( \output_control_1b|Equal4~1_combout  & ( \output_control_1b|Equal3~6_combout  & ( (\output_control_1b|poly_div [13] & ((!\output_control_1b|poly_div[13]~0_combout ) # (\state_change_1b|state_reg [1]))) ) ) ) 
// # ( !\output_control_1b|Equal4~1_combout  & ( \output_control_1b|Equal3~6_combout  & ( (\output_control_1b|poly_div [13] & ((!\output_control_1b|poly_div[13]~0_combout ) # (\state_change_1b|state_reg [1]))) ) ) ) # ( \output_control_1b|Equal4~1_combout  & 
// ( !\output_control_1b|Equal3~6_combout  & ( (\output_control_1b|poly_div [13] & ((!\output_control_1b|poly_div[13]~0_combout ) # (\state_change_1b|state_reg [1]))) ) ) ) # ( !\output_control_1b|Equal4~1_combout  & ( !\output_control_1b|Equal3~6_combout  & 
// ( (!\output_control_1b|poly_div[13]~0_combout  & (((\output_control_1b|poly_div [13])))) # (\output_control_1b|poly_div[13]~0_combout  & (\state_change_1b|state_reg [1] & ((!\output_control_1b|Mux0~4_combout ) # (\output_control_1b|poly_div [13])))) ) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\output_control_1b|poly_div [13]),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|Mux0~4_combout ),
	.datae(!\output_control_1b|Equal4~1_combout ),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[13]~4 .extended_lut = "off";
defparam \output_control_1b|poly_div[13]~4 .lut_mask = 64'h3531313131313131;
defparam \output_control_1b|poly_div[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \output_control_1b|poly_div[13]~5 (
// Equation(s):
// \output_control_1b|poly_div[13]~5_combout  = ( \output_control_1b|Equal5~10_combout  & ( \output_control_1b|poly_div[13]~4_combout  & ( (!\output_control_1b|Equal5~11_combout ) # ((!\output_control_1b|Equal5~8_combout ) # 
// ((!\output_control_1b|poly_div[13]~0_combout ) # (!\output_control_1b|Equal5~2_combout ))) ) ) ) # ( !\output_control_1b|Equal5~10_combout  & ( \output_control_1b|poly_div[13]~4_combout  ) )

	.dataa(!\output_control_1b|Equal5~11_combout ),
	.datab(!\output_control_1b|Equal5~8_combout ),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|Equal5~2_combout ),
	.datae(!\output_control_1b|Equal5~10_combout ),
	.dataf(!\output_control_1b|poly_div[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[13]~5 .extended_lut = "off";
defparam \output_control_1b|poly_div[13]~5 .lut_mask = 64'h00000000FFFFFFFE;
defparam \output_control_1b|poly_div[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N56
dffeas \output_control_1b|poly_div[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[13]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[13] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N27
cyclonev_lcell_comb \output_control_1b|poly_div[13]~_wirecell (
// Equation(s):
// \output_control_1b|poly_div[13]~_wirecell_combout  = ( !\output_control_1b|poly_div [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[13]~_wirecell .extended_lut = "off";
defparam \output_control_1b|poly_div[13]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1b|poly_div[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \output_control_1b|Equal5~6 (
// Equation(s):
// \output_control_1b|Equal5~6_combout  = ( \output_control_1b|i [30] & ( (!\output_control_1b|Add0~45_sumout  & (!\output_control_1b|i~0_combout  & (\output_control_1b|Equal5~5_combout  & \output_control_1b|Equal5~4_combout ))) ) ) # ( !\output_control_1b|i 
// [30] & ( (\output_control_1b|Equal5~5_combout  & (\output_control_1b|Equal5~4_combout  & ((!\output_control_1b|Add0~45_sumout ) # (\output_control_1b|i~0_combout )))) ) )

	.dataa(!\output_control_1b|Add0~45_sumout ),
	.datab(!\output_control_1b|i~0_combout ),
	.datac(!\output_control_1b|Equal5~5_combout ),
	.datad(!\output_control_1b|Equal5~4_combout ),
	.datae(gnd),
	.dataf(!\output_control_1b|i [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~6 .extended_lut = "off";
defparam \output_control_1b|Equal5~6 .lut_mask = 64'h000B000B00080008;
defparam \output_control_1b|Equal5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \output_control_1b|poly_div[0]~1 (
// Equation(s):
// \output_control_1b|poly_div[0]~1_combout  = ( \output_control_1b|Equal5~10_combout  & ( \output_control_1b|Equal5~3_combout  & ( (!\state_change_1b|state_reg [1]) # ((\output_control_1b|Equal5~6_combout  & (\output_control_1b|Equal5~8_combout  & 
// \output_control_1b|Equal5~2_combout ))) ) ) ) # ( !\output_control_1b|Equal5~10_combout  & ( \output_control_1b|Equal5~3_combout  & ( !\state_change_1b|state_reg [1] ) ) ) # ( \output_control_1b|Equal5~10_combout  & ( !\output_control_1b|Equal5~3_combout  
// & ( !\state_change_1b|state_reg [1] ) ) ) # ( !\output_control_1b|Equal5~10_combout  & ( !\output_control_1b|Equal5~3_combout  & ( !\state_change_1b|state_reg [1] ) ) )

	.dataa(!\output_control_1b|Equal5~6_combout ),
	.datab(!\output_control_1b|Equal5~8_combout ),
	.datac(!\state_change_1b|state_reg [1]),
	.datad(!\output_control_1b|Equal5~2_combout ),
	.datae(!\output_control_1b|Equal5~10_combout ),
	.dataf(!\output_control_1b|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[0]~1 .extended_lut = "off";
defparam \output_control_1b|poly_div[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F1;
defparam \output_control_1b|poly_div[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \output_control_1b|poly_div~2 (
// Equation(s):
// \output_control_1b|poly_div~2_combout  = (!\output_control_1b|Equal3~6_combout  & (!\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout ))

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_1b|Mux0~4_combout ),
	.datad(!\output_control_1b|Equal4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div~2 .extended_lut = "off";
defparam \output_control_1b|poly_div~2 .lut_mask = 64'hA000A000A000A000;
defparam \output_control_1b|poly_div~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \output_control_1b|Equal5~12 (
// Equation(s):
// \output_control_1b|Equal5~12_combout  = ( \output_control_1b|Equal5~7_combout  & ( !\output_control_1b|i~18_combout  & ( (!\output_control_1b|i~20_combout  & (!\output_control_1b|i~21_combout  & (\output_control_1b|Equal5~9_combout  & 
// !\output_control_1b|i~19_combout ))) ) ) )

	.dataa(!\output_control_1b|i~20_combout ),
	.datab(!\output_control_1b|i~21_combout ),
	.datac(!\output_control_1b|Equal5~9_combout ),
	.datad(!\output_control_1b|i~19_combout ),
	.datae(!\output_control_1b|Equal5~7_combout ),
	.dataf(!\output_control_1b|i~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~12 .extended_lut = "off";
defparam \output_control_1b|Equal5~12 .lut_mask = 64'h0000080000000000;
defparam \output_control_1b|Equal5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \output_control_1b|poly_div[0]~3 (
// Equation(s):
// \output_control_1b|poly_div[0]~3_combout  = ( \output_control_1b|Equal5~11_combout  & ( \output_control_1b|Equal5~12_combout  & ( (\output_control_1b|poly_div[13]~0_combout  & ((!\state_change_1b|state_reg [1]) # ((\output_control_1b|Equal5~2_combout ) # 
// (\output_control_1b|poly_div~2_combout )))) ) ) ) # ( !\output_control_1b|Equal5~11_combout  & ( \output_control_1b|Equal5~12_combout  & ( (\output_control_1b|poly_div[13]~0_combout  & ((!\state_change_1b|state_reg [1]) # 
// (\output_control_1b|poly_div~2_combout ))) ) ) ) # ( \output_control_1b|Equal5~11_combout  & ( !\output_control_1b|Equal5~12_combout  & ( (\output_control_1b|poly_div[13]~0_combout  & ((!\state_change_1b|state_reg [1]) # 
// (\output_control_1b|poly_div~2_combout ))) ) ) ) # ( !\output_control_1b|Equal5~11_combout  & ( !\output_control_1b|Equal5~12_combout  & ( (\output_control_1b|poly_div[13]~0_combout  & ((!\state_change_1b|state_reg [1]) # 
// (\output_control_1b|poly_div~2_combout ))) ) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(!\output_control_1b|poly_div~2_combout ),
	.datac(!\output_control_1b|poly_div[13]~0_combout ),
	.datad(!\output_control_1b|Equal5~2_combout ),
	.datae(!\output_control_1b|Equal5~11_combout ),
	.dataf(!\output_control_1b|Equal5~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[0]~3 .extended_lut = "off";
defparam \output_control_1b|poly_div[0]~3 .lut_mask = 64'h0B0B0B0B0B0B0B0F;
defparam \output_control_1b|poly_div[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N29
dffeas \output_control_1b|poly_div[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[12] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \output_control_1b|Mux83~0 (
// Equation(s):
// \output_control_1b|Mux83~0_combout  = ( \output_control_1b|Equal5~10_combout  & ( \state_change_1b|state_reg [1] & ( (!\output_control_1b|poly_div [12] & ((!\output_control_1b|Equal5~2_combout ) # ((!\output_control_1b|Equal5~11_combout ) # 
// (!\output_control_1b|Equal5~8_combout )))) ) ) ) # ( !\output_control_1b|Equal5~10_combout  & ( \state_change_1b|state_reg [1] & ( !\output_control_1b|poly_div [12] ) ) )

	.dataa(!\output_control_1b|poly_div [12]),
	.datab(!\output_control_1b|Equal5~2_combout ),
	.datac(!\output_control_1b|Equal5~11_combout ),
	.datad(!\output_control_1b|Equal5~8_combout ),
	.datae(!\output_control_1b|Equal5~10_combout ),
	.dataf(!\state_change_1b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux83~0 .extended_lut = "off";
defparam \output_control_1b|Mux83~0 .lut_mask = 64'h00000000AAAAAAA8;
defparam \output_control_1b|Mux83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N49
dffeas \output_control_1b|poly_div[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[11] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \output_control_1b|Mux84~0 (
// Equation(s):
// \output_control_1b|Mux84~0_combout  = ( \output_control_1b|poly_div [11] & ( \state_change_1b|state_reg [1] & ( (!\output_control_1b|Equal5~11_combout ) # ((!\output_control_1b|Equal5~8_combout ) # ((!\output_control_1b|Equal5~10_combout ) # 
// (!\output_control_1b|Equal5~2_combout ))) ) ) )

	.dataa(!\output_control_1b|Equal5~11_combout ),
	.datab(!\output_control_1b|Equal5~8_combout ),
	.datac(!\output_control_1b|Equal5~10_combout ),
	.datad(!\output_control_1b|Equal5~2_combout ),
	.datae(!\output_control_1b|poly_div [11]),
	.dataf(!\state_change_1b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux84~0 .extended_lut = "off";
defparam \output_control_1b|Mux84~0 .lut_mask = 64'h000000000000FFFE;
defparam \output_control_1b|Mux84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \output_control_1b|poly_div[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[10] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \output_control_1b|Mux85~0 (
// Equation(s):
// \output_control_1b|Mux85~0_combout  = ( \output_control_1b|poly_div [10] & ( \state_change_1b|state_reg [1] & ( (!\output_control_1b|Equal5~11_combout ) # ((!\output_control_1b|Equal5~8_combout ) # ((!\output_control_1b|Equal5~2_combout ) # 
// (!\output_control_1b|Equal5~10_combout ))) ) ) )

	.dataa(!\output_control_1b|Equal5~11_combout ),
	.datab(!\output_control_1b|Equal5~8_combout ),
	.datac(!\output_control_1b|Equal5~2_combout ),
	.datad(!\output_control_1b|Equal5~10_combout ),
	.datae(!\output_control_1b|poly_div [10]),
	.dataf(!\state_change_1b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux85~0 .extended_lut = "off";
defparam \output_control_1b|Mux85~0 .lut_mask = 64'h000000000000FFFE;
defparam \output_control_1b|Mux85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \output_control_1b|poly_div[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[9] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \output_control_1b|poly_div[9]~_wirecell (
// Equation(s):
// \output_control_1b|poly_div[9]~_wirecell_combout  = ( !\output_control_1b|poly_div [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[9]~_wirecell .extended_lut = "off";
defparam \output_control_1b|poly_div[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1b|poly_div[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N26
dffeas \output_control_1b|poly_div[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[8] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \output_control_1b|poly_div[7]~feeder (
// Equation(s):
// \output_control_1b|poly_div[7]~feeder_combout  = \output_control_1b|poly_div [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[7]~feeder .extended_lut = "off";
defparam \output_control_1b|poly_div[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \output_control_1b|poly_div[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \output_control_1b|poly_div[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[7] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \output_control_1b|poly_div[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[6] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N36
cyclonev_lcell_comb \output_control_1b|CRC_reg~3 (
// Equation(s):
// \output_control_1b|CRC_reg~3_combout  = !\output_control_1b|poly_div [6] $ (!\output_control_1b|CRC_reg [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div [6]),
	.datad(!\output_control_1b|CRC_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~3 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~3 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \output_control_1b|CRC_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \output_control_1a|Mux83~0 (
// Equation(s):
// \output_control_1a|Mux83~0_combout  = ( \output_control_1a|Equal5~6_combout  & ( \output_control_1a|Equal5~8_combout  & ( (!\output_control_1a|poly_div [12] & (\state_change_1a|state_reg [1] & ((!\output_control_1a|Equal5~10_combout ) # 
// (!\output_control_1a|Equal5~2_combout )))) ) ) ) # ( !\output_control_1a|Equal5~6_combout  & ( \output_control_1a|Equal5~8_combout  & ( (!\output_control_1a|poly_div [12] & \state_change_1a|state_reg [1]) ) ) ) # ( \output_control_1a|Equal5~6_combout  & ( 
// !\output_control_1a|Equal5~8_combout  & ( (!\output_control_1a|poly_div [12] & \state_change_1a|state_reg [1]) ) ) ) # ( !\output_control_1a|Equal5~6_combout  & ( !\output_control_1a|Equal5~8_combout  & ( (!\output_control_1a|poly_div [12] & 
// \state_change_1a|state_reg [1]) ) ) )

	.dataa(!\output_control_1a|poly_div [12]),
	.datab(!\output_control_1a|Equal5~10_combout ),
	.datac(!\state_change_1a|state_reg [1]),
	.datad(!\output_control_1a|Equal5~2_combout ),
	.datae(!\output_control_1a|Equal5~6_combout ),
	.dataf(!\output_control_1a|Equal5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux83~0 .extended_lut = "off";
defparam \output_control_1a|Mux83~0 .lut_mask = 64'h0A0A0A0A0A0A0A08;
defparam \output_control_1a|Mux83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N1
dffeas \output_control_1a|poly_div[11]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[11]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \output_control_1a|Mux84~0 (
// Equation(s):
// \output_control_1a|Mux84~0_combout  = ( \output_control_1a|poly_div[11]~DUPLICATE_q  & ( \state_change_1a|state_reg [1] & ( (!\output_control_1a|Equal5~8_combout ) # ((!\output_control_1a|Equal5~2_combout ) # ((!\output_control_1a|Equal5~10_combout ) # 
// (!\output_control_1a|Equal5~6_combout ))) ) ) )

	.dataa(!\output_control_1a|Equal5~8_combout ),
	.datab(!\output_control_1a|Equal5~2_combout ),
	.datac(!\output_control_1a|Equal5~10_combout ),
	.datad(!\output_control_1a|Equal5~6_combout ),
	.datae(!\output_control_1a|poly_div[11]~DUPLICATE_q ),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux84~0 .extended_lut = "off";
defparam \output_control_1a|Mux84~0 .lut_mask = 64'h000000000000FFFE;
defparam \output_control_1a|Mux84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \output_control_1a|poly_div[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[10] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \output_control_1a|Mux85~0 (
// Equation(s):
// \output_control_1a|Mux85~0_combout  = ( \output_control_1a|poly_div [10] & ( \state_change_1a|state_reg [1] & ( (!\output_control_1a|Equal5~8_combout ) # ((!\output_control_1a|Equal5~2_combout ) # ((!\output_control_1a|Equal5~6_combout ) # 
// (!\output_control_1a|Equal5~10_combout ))) ) ) )

	.dataa(!\output_control_1a|Equal5~8_combout ),
	.datab(!\output_control_1a|Equal5~2_combout ),
	.datac(!\output_control_1a|Equal5~6_combout ),
	.datad(!\output_control_1a|Equal5~10_combout ),
	.datae(!\output_control_1a|poly_div [10]),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux85~0 .extended_lut = "off";
defparam \output_control_1a|Mux85~0 .lut_mask = 64'h000000000000FFFE;
defparam \output_control_1a|Mux85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N14
dffeas \output_control_1a|poly_div[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[9] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \output_control_1a|poly_div[9]~_wirecell (
// Equation(s):
// \output_control_1a|poly_div[9]~_wirecell_combout  = ( !\output_control_1a|poly_div [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[9]~_wirecell .extended_lut = "off";
defparam \output_control_1a|poly_div[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1a|poly_div[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \output_control_1a|poly_div[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|poly_div[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[8] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \output_control_1a|poly_div[7]~feeder (
// Equation(s):
// \output_control_1a|poly_div[7]~feeder_combout  = \output_control_1a|poly_div [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[7]~feeder .extended_lut = "off";
defparam \output_control_1a|poly_div[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \output_control_1a|poly_div[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N29
dffeas \output_control_1a|poly_div[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|poly_div[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[7] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \output_control_1a|poly_div[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[6] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N22
dffeas \output_control_1a|poly_div[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[5] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N20
dffeas \output_control_1a|poly_div[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[4] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N47
dffeas \output_control_1a|poly_div[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[3] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N40
dffeas \output_control_1a|poly_div[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[2] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N5
dffeas \output_control_1a|poly_div[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1a|poly_div [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[1] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \output_control_1a|poly_div[0]~feeder (
// Equation(s):
// \output_control_1a|poly_div[0]~feeder_combout  = ( \output_control_1a|poly_div [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|poly_div[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|poly_div[0]~feeder .extended_lut = "off";
defparam \output_control_1a|poly_div[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1a|poly_div[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \output_control_1a|poly_div[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|poly_div[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|poly_div[7]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[0] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \output_control_1a|Mux80~0 (
// Equation(s):
// \output_control_1a|Mux80~0_combout  = ( !\output_control_1a|Equal3~6_combout  & ( (\state_change_1a|state_reg [1] & (!\output_control_1a|poly_div [0] $ (!\output_control_1a|CRC_reg [0]))) ) )

	.dataa(!\output_control_1a|poly_div [0]),
	.datab(gnd),
	.datac(!\state_change_1a|state_reg [1]),
	.datad(!\output_control_1a|CRC_reg [0]),
	.datae(gnd),
	.dataf(!\output_control_1a|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux80~0 .extended_lut = "off";
defparam \output_control_1a|Mux80~0 .lut_mask = 64'h050A050A00000000;
defparam \output_control_1a|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \output_control_1a|CRC_reg[3]~0 (
// Equation(s):
// \output_control_1a|CRC_reg[3]~0_combout  = ( \output_control_1a|Mux0~4_combout  & ( (\output_control_1a|poly_div[13]~0_combout  & (((!\output_control_1a|Equal4~1_combout ) # (!\state_change_1a|state_reg [1])) # (\output_control_1a|Equal3~6_combout ))) ) ) 
// # ( !\output_control_1a|Mux0~4_combout  & ( (\output_control_1a|poly_div[13]~0_combout  & ((!\state_change_1a|state_reg [1]) # (\output_control_1a|Equal3~6_combout ))) ) )

	.dataa(!\output_control_1a|Equal3~6_combout ),
	.datab(!\output_control_1a|Equal4~1_combout ),
	.datac(!\state_change_1a|state_reg [1]),
	.datad(!\output_control_1a|poly_div[13]~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg[3]~0 .extended_lut = "off";
defparam \output_control_1a|CRC_reg[3]~0 .lut_mask = 64'h00F500F500FD00FD;
defparam \output_control_1a|CRC_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \output_control_1a|CRC_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[0] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \output_control_1a|Mux64~0 (
// Equation(s):
// \output_control_1a|Mux64~0_combout  = ( \output_control_1a|CRC_reg [0] & ( \state_change_1a|state_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state_change_1a|state_reg [0]),
	.datae(gnd),
	.dataf(!\output_control_1a|CRC_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux64~0 .extended_lut = "off";
defparam \output_control_1a|Mux64~0 .lut_mask = 64'h0000000000FF00FF;
defparam \output_control_1a|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \output_control_1a|CRC_data[1]~0 (
// Equation(s):
// \output_control_1a|CRC_data[1]~0_combout  = ( \state_change_1a|state_reg [1] & ( \state_change_1a|state_reg [0] & ( !\state_change_1a|state_reg [2] ) ) ) # ( !\state_change_1a|state_reg [1] & ( !\state_change_1a|state_reg [0] & ( 
// !\state_change_1a|state_reg [2] ) ) )

	.dataa(!\state_change_1a|state_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state_change_1a|state_reg [1]),
	.dataf(!\state_change_1a|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_data[1]~0 .extended_lut = "off";
defparam \output_control_1a|CRC_data[1]~0 .lut_mask = 64'hAAAA00000000AAAA;
defparam \output_control_1a|CRC_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \output_control_1a|CRC_data[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[0] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \output_control_1a|address[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|address[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1a|address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \output_control_1b|poly_div[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[5] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N20
dffeas \output_control_1b|poly_div[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[4] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N44
dffeas \output_control_1b|poly_div[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[3] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \output_control_1b|poly_div[2]~feeder (
// Equation(s):
// \output_control_1b|poly_div[2]~feeder_combout  = \output_control_1b|poly_div [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|poly_div[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|poly_div[2]~feeder .extended_lut = "off";
defparam \output_control_1b|poly_div[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \output_control_1b|poly_div[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \output_control_1b|poly_div[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[2] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \output_control_1b|poly_div[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[1] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \output_control_1b|poly_div[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[0] .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N57
cyclonev_lcell_comb \output_control_1b|Mux80~0 (
// Equation(s):
// \output_control_1b|Mux80~0_combout  = ( \state_change_1b|state_reg [1] & ( (!\output_control_1b|Equal3~6_combout  & (!\output_control_1b|poly_div [0] $ (!\output_control_1b|CRC_reg [0]))) ) )

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div [0]),
	.datad(!\output_control_1b|CRC_reg [0]),
	.datae(gnd),
	.dataf(!\state_change_1b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux80~0 .extended_lut = "off";
defparam \output_control_1b|Mux80~0 .lut_mask = 64'h000000000AA00AA0;
defparam \output_control_1b|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \output_control_1b|CRC_reg[2]~0 (
// Equation(s):
// \output_control_1b|CRC_reg[2]~0_combout  = ( \output_control_1b|Equal3~6_combout  & ( \output_control_1b|poly_div[13]~0_combout  ) ) # ( !\output_control_1b|Equal3~6_combout  & ( (\output_control_1b|poly_div[13]~0_combout  & ((!\state_change_1b|state_reg 
// [1]) # ((\output_control_1b|Mux0~4_combout  & !\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Mux0~4_combout ),
	.datab(!\output_control_1b|Equal4~1_combout ),
	.datac(!\state_change_1b|state_reg [1]),
	.datad(!\output_control_1b|poly_div[13]~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg[2]~0 .extended_lut = "off";
defparam \output_control_1b|CRC_reg[2]~0 .lut_mask = 64'h00F400F400FF00FF;
defparam \output_control_1b|CRC_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N58
dffeas \output_control_1b|CRC_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[0] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \output_control_1b|Mux64~0 (
// Equation(s):
// \output_control_1b|Mux64~0_combout  = ( \output_control_1b|CRC_reg [0] & ( \state_change_1b|state_reg [0] ) )

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|CRC_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux64~0 .extended_lut = "off";
defparam \output_control_1b|Mux64~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1b|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \output_control_1b|CRC_data[3]~0 (
// Equation(s):
// \output_control_1b|CRC_data[3]~0_combout  = ( \state_change_1b|state_reg [0] & ( (!\state_change_1b|state_reg [2] & \state_change_1b|state_reg [1]) ) ) # ( !\state_change_1b|state_reg [0] & ( (!\state_change_1b|state_reg [2] & !\state_change_1b|state_reg 
// [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_1b|state_reg [2]),
	.datad(!\state_change_1b|state_reg [1]),
	.datae(gnd),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[3]~0 .extended_lut = "off";
defparam \output_control_1b|CRC_data[3]~0 .lut_mask = 64'hF000F00000F000F0;
defparam \output_control_1b|CRC_data[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N55
dffeas \output_control_1b|CRC_data[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[0] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \output_control_1b|address[4]~_wirecell (
// Equation(s):
// \output_control_1b|address[4]~_wirecell_combout  = ( !\output_control_1b|address [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|address[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|address[4]~_wirecell .extended_lut = "off";
defparam \output_control_1b|address[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_1b|address[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \output_control_1a|Mux79~0 (
// Equation(s):
// \output_control_1a|Mux79~0_combout  = ( \state_change_1a|state_reg [1] & ( (!\output_control_1a|Equal3~6_combout  & (!\output_control_1a|poly_div [1] $ (!\output_control_1a|CRC_reg [1]))) ) )

	.dataa(!\output_control_1a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div [1]),
	.datad(!\output_control_1a|CRC_reg [1]),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux79~0 .extended_lut = "off";
defparam \output_control_1a|Mux79~0 .lut_mask = 64'h000000000AA00AA0;
defparam \output_control_1a|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \output_control_1a|CRC_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[1] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \output_control_1a|Mux63~0 (
// Equation(s):
// \output_control_1a|Mux63~0_combout  = ( \output_control_1a|CRC_reg [1] & ( \state_change_1a|state_reg [0] ) )

	.dataa(!\state_change_1a|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|CRC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux63~0 .extended_lut = "off";
defparam \output_control_1a|Mux63~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1a|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \output_control_1a|CRC_data[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[1] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \output_control_1a|Mux78~0 (
// Equation(s):
// \output_control_1a|Mux78~0_combout  = ( \state_change_1a|state_reg [1] & ( (!\output_control_1a|Equal3~6_combout  & (!\output_control_1a|poly_div [2] $ (!\output_control_1a|CRC_reg [2]))) ) )

	.dataa(!\output_control_1a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div [2]),
	.datad(!\output_control_1a|CRC_reg [2]),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux78~0 .extended_lut = "off";
defparam \output_control_1a|Mux78~0 .lut_mask = 64'h000000000AA00AA0;
defparam \output_control_1a|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \output_control_1a|CRC_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[2] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \output_control_1a|Mux62~0 (
// Equation(s):
// \output_control_1a|Mux62~0_combout  = ( \output_control_1a|CRC_reg [2] & ( \state_change_1a|state_reg [0] ) )

	.dataa(!\state_change_1a|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|CRC_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux62~0 .extended_lut = "off";
defparam \output_control_1a|Mux62~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1a|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \output_control_1a|CRC_data[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[2] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \output_control_1a|Mux77~0 (
// Equation(s):
// \output_control_1a|Mux77~0_combout  = ( \state_change_1a|state_reg [1] & ( (!\output_control_1a|Equal3~6_combout  & (!\output_control_1a|poly_div [3] $ (!\output_control_1a|CRC_reg [3]))) ) )

	.dataa(gnd),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|poly_div [3]),
	.datad(!\output_control_1a|CRC_reg [3]),
	.datae(gnd),
	.dataf(!\state_change_1a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux77~0 .extended_lut = "off";
defparam \output_control_1a|Mux77~0 .lut_mask = 64'h000000000CC00CC0;
defparam \output_control_1a|Mux77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \output_control_1a|CRC_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[3] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \output_control_1a|Mux61~0 (
// Equation(s):
// \output_control_1a|Mux61~0_combout  = ( \output_control_1a|CRC_reg [3] & ( \state_change_1a|state_reg [0] ) )

	.dataa(!\state_change_1a|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1a|CRC_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux61~0 .extended_lut = "off";
defparam \output_control_1a|Mux61~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1a|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \output_control_1a|CRC_data[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[3] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \output_control_1a|CRC_data[12]~feeder (
// Equation(s):
// \output_control_1a|CRC_data[12]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_data[12]~feeder .extended_lut = "off";
defparam \output_control_1a|CRC_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1a|CRC_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \output_control_1a|CRC_data[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[12] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \output_control_1a|Equal6~0 (
// Equation(s):
// \output_control_1a|Equal6~0_combout  = ( \output_control_1a|address [0] ) # ( !\output_control_1a|address [0] & ( (((\output_control_1a|address [2]) # (\output_control_1a|address [4])) # (\output_control_1a|address [3])) # (\output_control_1a|address [1]) 
// ) )

	.dataa(!\output_control_1a|address [1]),
	.datab(!\output_control_1a|address [3]),
	.datac(!\output_control_1a|address [4]),
	.datad(!\output_control_1a|address [2]),
	.datae(gnd),
	.dataf(!\output_control_1a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal6~0 .extended_lut = "off";
defparam \output_control_1a|Equal6~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \output_control_1a|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \output_control_1a|CRC_data[14]~1 (
// Equation(s):
// \output_control_1a|CRC_data[14]~1_combout  = ( \output_control_1a|CRC_data [14] & ( \output_control_1a|Equal6~0_combout  & ( (!\output_control_1a|CRC_data[1]~0_combout ) # ((\output_control_1a|Equal7~0_combout  & \output_control_1a|Mux48~0_combout )) ) ) 
// ) # ( !\output_control_1a|CRC_data [14] & ( \output_control_1a|Equal6~0_combout  & ( (\output_control_1a|Equal7~0_combout  & (\output_control_1a|Mux48~0_combout  & \output_control_1a|CRC_data[1]~0_combout )) ) ) ) # ( \output_control_1a|CRC_data [14] & ( 
// !\output_control_1a|Equal6~0_combout  & ( (!\output_control_1a|CRC_data[1]~0_combout ) # ((!\output_control_1a|Equal7~0_combout  & \output_control_1a|Mux48~0_combout )) ) ) ) # ( !\output_control_1a|CRC_data [14] & ( !\output_control_1a|Equal6~0_combout  
// & ( (!\output_control_1a|Equal7~0_combout  & (\output_control_1a|Mux48~0_combout  & \output_control_1a|CRC_data[1]~0_combout )) ) ) )

	.dataa(!\output_control_1a|Equal7~0_combout ),
	.datab(!\output_control_1a|Mux48~0_combout ),
	.datac(!\output_control_1a|CRC_data[1]~0_combout ),
	.datad(gnd),
	.datae(!\output_control_1a|CRC_data [14]),
	.dataf(!\output_control_1a|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_data[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_data[14]~1 .extended_lut = "off";
defparam \output_control_1a|CRC_data[14]~1 .lut_mask = 64'h0202F2F20101F1F1;
defparam \output_control_1a|CRC_data[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \output_control_1a|CRC_data[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_data[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[14] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \output_control_1a|CRC_data[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[15] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N10
dffeas \output_control_1b|poly_div[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N0
cyclonev_lcell_comb \output_control_1b|Mux79~0 (
// Equation(s):
// \output_control_1b|Mux79~0_combout  = ( !\output_control_1b|Equal3~6_combout  & ( (\state_change_1b|state_reg [1] & (!\output_control_1b|poly_div[1]~DUPLICATE_q  $ (!\output_control_1b|CRC_reg [1]))) ) )

	.dataa(gnd),
	.datab(!\state_change_1b|state_reg [1]),
	.datac(!\output_control_1b|poly_div[1]~DUPLICATE_q ),
	.datad(!\output_control_1b|CRC_reg [1]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux79~0 .extended_lut = "off";
defparam \output_control_1b|Mux79~0 .lut_mask = 64'h0330033000000000;
defparam \output_control_1b|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \output_control_1b|CRC_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[1] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \output_control_1b|Mux63~0 (
// Equation(s):
// \output_control_1b|Mux63~0_combout  = ( \output_control_1b|CRC_reg [1] & ( \state_change_1b|state_reg [0] ) )

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|CRC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux63~0 .extended_lut = "off";
defparam \output_control_1b|Mux63~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1b|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N58
dffeas \output_control_1b|CRC_data[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[1] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N3
cyclonev_lcell_comb \output_control_1b|Mux78~0 (
// Equation(s):
// \output_control_1b|Mux78~0_combout  = ( !\output_control_1b|Equal3~6_combout  & ( (\state_change_1b|state_reg [1] & (!\output_control_1b|poly_div [2] $ (!\output_control_1b|CRC_reg [2]))) ) )

	.dataa(!\output_control_1b|poly_div [2]),
	.datab(!\state_change_1b|state_reg [1]),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [2]),
	.datae(gnd),
	.dataf(!\output_control_1b|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux78~0 .extended_lut = "off";
defparam \output_control_1b|Mux78~0 .lut_mask = 64'h1122112200000000;
defparam \output_control_1b|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N4
dffeas \output_control_1b|CRC_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[2] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \output_control_1b|Mux62~0 (
// Equation(s):
// \output_control_1b|Mux62~0_combout  = ( \output_control_1b|CRC_reg [2] & ( \state_change_1b|state_reg [0] ) )

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_1b|CRC_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux62~0 .extended_lut = "off";
defparam \output_control_1b|Mux62~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_1b|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \output_control_1b|CRC_data[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[2] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N43
dffeas \output_control_1b|poly_div[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[3]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \output_control_1b|Mux77~0 (
// Equation(s):
// \output_control_1b|Mux77~0_combout  = (!\output_control_1b|Equal3~6_combout  & (\state_change_1b|state_reg [1] & (!\output_control_1b|poly_div[3]~DUPLICATE_q  $ (!\output_control_1b|CRC_reg [3]))))

	.dataa(!\output_control_1b|Equal3~6_combout ),
	.datab(!\output_control_1b|poly_div[3]~DUPLICATE_q ),
	.datac(!\state_change_1b|state_reg [1]),
	.datad(!\output_control_1b|CRC_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux77~0 .extended_lut = "off";
defparam \output_control_1b|Mux77~0 .lut_mask = 64'h0208020802080208;
defparam \output_control_1b|Mux77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N2
dffeas \output_control_1b|CRC_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[3] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \output_control_1b|Mux61~0 (
// Equation(s):
// \output_control_1b|Mux61~0_combout  = (\state_change_1b|state_reg [0] & \output_control_1b|CRC_reg [3])

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(gnd),
	.datac(!\output_control_1b|CRC_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux61~0 .extended_lut = "off";
defparam \output_control_1b|Mux61~0 .lut_mask = 64'h0505050505050505;
defparam \output_control_1b|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N17
dffeas \output_control_1b|CRC_data[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[3] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \output_control_1b|CRC_data[6]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[6]~feeder_combout  = \RAM1_inst|altsyncram_component|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(!\RAM1_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[6]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \output_control_1b|CRC_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \output_control_1b|CRC_data[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[6] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \output_control_1b|Equal6~0 (
// Equation(s):
// \output_control_1b|Equal6~0_combout  = ( \output_control_1b|address [2] ) # ( !\output_control_1b|address [2] & ( (((\output_control_1b|address [3]) # (\output_control_1b|address[1]~DUPLICATE_q )) # (\output_control_1b|address [0])) # 
// (\output_control_1b|address [4]) ) )

	.dataa(!\output_control_1b|address [4]),
	.datab(!\output_control_1b|address [0]),
	.datac(!\output_control_1b|address[1]~DUPLICATE_q ),
	.datad(!\output_control_1b|address [3]),
	.datae(gnd),
	.dataf(!\output_control_1b|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal6~0 .extended_lut = "off";
defparam \output_control_1b|Equal6~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \output_control_1b|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \output_control_1b|CRC_data[14]~1 (
// Equation(s):
// \output_control_1b|CRC_data[14]~1_combout  = ( \output_control_1b|CRC_data[3]~0_combout  & ( (\output_control_1b|Mux48~0_combout  & (!\output_control_1b|Equal7~0_combout  $ (\output_control_1b|Equal6~0_combout ))) ) ) # ( 
// !\output_control_1b|CRC_data[3]~0_combout  & ( \output_control_1b|CRC_data [14] ) )

	.dataa(!\output_control_1b|Mux48~0_combout ),
	.datab(!\output_control_1b|Equal7~0_combout ),
	.datac(!\output_control_1b|Equal6~0_combout ),
	.datad(!\output_control_1b|CRC_data [14]),
	.datae(gnd),
	.dataf(!\output_control_1b|CRC_data[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[14]~1 .extended_lut = "off";
defparam \output_control_1b|CRC_data[14]~1 .lut_mask = 64'h00FF00FF41414141;
defparam \output_control_1b|CRC_data[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \output_control_1b|CRC_data[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[14] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N8
dffeas \output_control_1b|CRC_data[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[15] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\output_control_1a|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\output_control_1b|wren~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\output_control_1a|CRC_data [15],\output_control_1a|CRC_data [14],\output_control_1a|CRC_data [13],\output_control_1a|CRC_data [12],\output_control_1a|CRC_data [11],\output_control_1a|CRC_data [10],\output_control_1a|CRC_data [9],\output_control_1a|CRC_data [8],
\output_control_1a|CRC_data [7],\output_control_1a|CRC_data [6],\output_control_1a|CRC_data [5],\output_control_1a|CRC_data [4],\output_control_1a|CRC_data [3],\output_control_1a|CRC_data [2],\output_control_1a|CRC_data [1],\output_control_1a|CRC_data [0]}),
	.portaaddr({\output_control_1a|address[4]~DUPLICATE_q ,\output_control_1a|address[3]~DUPLICATE_q ,\output_control_1a|address [2],\output_control_1a|address [1],\output_control_1a|address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\output_control_1b|CRC_data [15],\output_control_1b|CRC_data [14],\output_control_1b|CRC_data [13],\output_control_1b|CRC_data [12],\output_control_1b|CRC_data [11],\output_control_1b|CRC_data [10],\output_control_1b|CRC_data [9],\output_control_1b|CRC_data [8],
\output_control_1b|CRC_data [7],\output_control_1b|CRC_data [6],\output_control_1b|CRC_data [5],\output_control_1b|CRC_data [4],\output_control_1b|CRC_data [3],\output_control_1b|CRC_data [2],\output_control_1b|CRC_data [1],\output_control_1b|CRC_data [0]}),
	.portbaddr({\output_control_1b|address[4]~_wirecell_combout ,\output_control_1b|address [3],\output_control_1b|address[2]~DUPLICATE_q ,\output_control_1b|address [1],\output_control_1b|address[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAM1_data.mif";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM1:RAM1_inst|altsyncram:altsyncram_component|altsyncram_sdo2:auto_generated|ALTSYNCRAM";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "038F0027F0039F003E7003F3003F900200003000038F0027F0039F003E7003F3003F9002000030000380003C0003E0003F0003F8003FC003FE003FF00380003C0003E0003F0003F8003FC003FE003FF0";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \output_control_1b|CRC_data[13]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[13]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_b [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[13]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1b|CRC_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N50
dffeas \output_control_1b|CRC_data[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[13] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \output_control_1b|CRC_data[12]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[12]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[12]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1b|CRC_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \output_control_1b|CRC_data[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[12] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \output_control_1b|CRC_data[11]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[11]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_b [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[11]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1b|CRC_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N1
dffeas \output_control_1b|CRC_data[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[11] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \output_control_1b|CRC_data[10]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[10]~feeder_combout  = \RAM1_inst|altsyncram_component|auto_generated|q_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1_inst|altsyncram_component|auto_generated|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[10]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \output_control_1b|CRC_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \output_control_1b|CRC_data[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[10] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N11
dffeas \output_control_1b|CRC_data[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[9] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N47
dffeas \output_control_1b|CRC_data[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[8] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \output_control_1b|CRC_data[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[7] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \output_control_1b|CRC_data[5]~feeder (
// Equation(s):
// \output_control_1b|CRC_data[5]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_data[5]~feeder .extended_lut = "off";
defparam \output_control_1b|CRC_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1b|CRC_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N10
dffeas \output_control_1b|CRC_data[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[5] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \output_control_1b|CRC_data[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1b|CRC_data[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_data[4] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \output_control_1a|CRC_data[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[13] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \output_control_1a|CRC_data[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[11] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \output_control_1a|CRC_data[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[10] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \output_control_1a|CRC_data[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[9] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \output_control_1a|CRC_data[8]~feeder (
// Equation(s):
// \output_control_1a|CRC_data[8]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_data[8]~feeder .extended_lut = "off";
defparam \output_control_1a|CRC_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1a|CRC_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \output_control_1a|CRC_data[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[8] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N11
dffeas \output_control_1a|CRC_data[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[7] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \output_control_1a|CRC_data[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[6] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \output_control_1a|CRC_data[5]~feeder (
// Equation(s):
// \output_control_1a|CRC_data[5]~feeder_combout  = ( \RAM1_inst|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1_inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_data[5]~feeder .extended_lut = "off";
defparam \output_control_1a|CRC_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \output_control_1a|CRC_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \output_control_1a|CRC_data[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[5] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \output_control_1a|CRC_data[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_1a|CRC_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_data[4] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N38
dffeas \output_control_1b|CRC_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~3_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[6] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \output_control_1b|poly_div[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N30
cyclonev_lcell_comb \output_control_1b|CRC_reg~1 (
// Equation(s):
// \output_control_1b|CRC_reg~1_combout  = !\output_control_1b|poly_div[4]~DUPLICATE_q  $ (!\output_control_1b|CRC_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|poly_div[4]~DUPLICATE_q ),
	.datad(!\output_control_1b|CRC_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~1 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \output_control_1b|CRC_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N32
dffeas \output_control_1b|CRC_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~1_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[4] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \output_control_1b|poly_div[5]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|poly_div [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(vcc),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[5]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N33
cyclonev_lcell_comb \output_control_1b|CRC_reg~2 (
// Equation(s):
// \output_control_1b|CRC_reg~2_combout  = ( \output_control_1b|poly_div[5]~DUPLICATE_q  & ( !\output_control_1b|CRC_reg [5] ) ) # ( !\output_control_1b|poly_div[5]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [5]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~2 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1b|CRC_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N35
dffeas \output_control_1b|CRC_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~2_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[5] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N39
cyclonev_lcell_comb \output_control_1b|CRC_reg~4 (
// Equation(s):
// \output_control_1b|CRC_reg~4_combout  = ( \output_control_1b|poly_div [7] & ( !\output_control_1b|CRC_reg [7] ) ) # ( !\output_control_1b|poly_div [7] & ( \output_control_1b|CRC_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [7]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~4 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1b|CRC_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N41
dffeas \output_control_1b|CRC_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~4_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[7] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N42
cyclonev_lcell_comb \output_control_1b|Mux0~1 (
// Equation(s):
// \output_control_1b|Mux0~1_combout  = ( \output_control_1b|i [0] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [5] ) ) ) # ( !\output_control_1b|i [0] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [4] ) ) 
// ) # ( \output_control_1b|i [0] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [7] ) ) ) # ( !\output_control_1b|i [0] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [6] ) ) )

	.dataa(!\output_control_1b|CRC_reg [6]),
	.datab(!\output_control_1b|CRC_reg [4]),
	.datac(!\output_control_1b|CRC_reg [5]),
	.datad(!\output_control_1b|CRC_reg [7]),
	.datae(!\output_control_1b|i [0]),
	.dataf(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux0~1 .extended_lut = "off";
defparam \output_control_1b|Mux0~1 .lut_mask = 64'h555500FF33330F0F;
defparam \output_control_1b|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \output_control_1b|Mux0~0 (
// Equation(s):
// \output_control_1b|Mux0~0_combout  = ( \output_control_1b|CRC_reg [3] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( (!\output_control_1b|i [0] & (\output_control_1b|CRC_reg [0])) # (\output_control_1b|i [0] & ((\output_control_1b|CRC_reg [1]))) ) ) ) # ( 
// !\output_control_1b|CRC_reg [3] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( (!\output_control_1b|i [0] & (\output_control_1b|CRC_reg [0])) # (\output_control_1b|i [0] & ((\output_control_1b|CRC_reg [1]))) ) ) ) # ( \output_control_1b|CRC_reg [3] & ( 
// !\output_control_1b|i[1]~DUPLICATE_q  & ( (\output_control_1b|i [0]) # (\output_control_1b|CRC_reg [2]) ) ) ) # ( !\output_control_1b|CRC_reg [3] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( (\output_control_1b|CRC_reg [2] & !\output_control_1b|i [0]) ) 
// ) )

	.dataa(!\output_control_1b|CRC_reg [0]),
	.datab(!\output_control_1b|CRC_reg [2]),
	.datac(!\output_control_1b|CRC_reg [1]),
	.datad(!\output_control_1b|i [0]),
	.datae(!\output_control_1b|CRC_reg [3]),
	.dataf(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux0~0 .extended_lut = "off";
defparam \output_control_1b|Mux0~0 .lut_mask = 64'h330033FF550F550F;
defparam \output_control_1b|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \output_control_1b|poly_div[11]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[11]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N21
cyclonev_lcell_comb \output_control_1b|CRC_reg~8 (
// Equation(s):
// \output_control_1b|CRC_reg~8_combout  = ( \output_control_1b|poly_div[11]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [11] ) ) # ( !\output_control_1b|poly_div[11]~DUPLICATE_q  & ( !\output_control_1b|CRC_reg [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [11]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~8 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~8 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1b|CRC_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \output_control_1b|CRC_reg[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~8_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[11] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N15
cyclonev_lcell_comb \output_control_1b|CRC_reg~6 (
// Equation(s):
// \output_control_1b|CRC_reg~6_combout  = ( \output_control_1b|poly_div [9] & ( \output_control_1b|CRC_reg [9] ) ) # ( !\output_control_1b|poly_div [9] & ( !\output_control_1b|CRC_reg [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [9]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~6 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~6 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1b|CRC_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N17
dffeas \output_control_1b|CRC_reg[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~6_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[9] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N18
cyclonev_lcell_comb \output_control_1b|CRC_reg~7 (
// Equation(s):
// \output_control_1b|CRC_reg~7_combout  = ( \output_control_1b|poly_div [10] & ( \output_control_1b|CRC_reg [10] ) ) # ( !\output_control_1b|poly_div [10] & ( !\output_control_1b|CRC_reg [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [10]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~7 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~7 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1b|CRC_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N20
dffeas \output_control_1b|CRC_reg[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~7_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[10] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N12
cyclonev_lcell_comb \output_control_1b|CRC_reg~5 (
// Equation(s):
// \output_control_1b|CRC_reg~5_combout  = ( \output_control_1b|poly_div [8] & ( !\output_control_1b|CRC_reg [8] ) ) # ( !\output_control_1b|poly_div [8] & ( \output_control_1b|CRC_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [8]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~5 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1b|CRC_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N14
dffeas \output_control_1b|CRC_reg[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~5_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[8] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N48
cyclonev_lcell_comb \output_control_1b|Mux0~2 (
// Equation(s):
// \output_control_1b|Mux0~2_combout  = ( \output_control_1b|i [0] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [9] ) ) ) # ( !\output_control_1b|i [0] & ( \output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [8] ) ) 
// ) # ( \output_control_1b|i [0] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [11] ) ) ) # ( !\output_control_1b|i [0] & ( !\output_control_1b|i[1]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [10] ) ) )

	.dataa(!\output_control_1b|CRC_reg [11]),
	.datab(!\output_control_1b|CRC_reg [9]),
	.datac(!\output_control_1b|CRC_reg [10]),
	.datad(!\output_control_1b|CRC_reg [8]),
	.datae(!\output_control_1b|i [0]),
	.dataf(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux0~2 .extended_lut = "off";
defparam \output_control_1b|Mux0~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \output_control_1b|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N54
cyclonev_lcell_comb \output_control_1b|CRC_reg~9 (
// Equation(s):
// \output_control_1b|CRC_reg~9_combout  = ( \output_control_1b|poly_div [13] & ( \output_control_1b|CRC_reg [13] ) ) # ( !\output_control_1b|poly_div [13] & ( !\output_control_1b|CRC_reg [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [13]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~9 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~9 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1b|CRC_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N56
dffeas \output_control_1b|CRC_reg[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~9_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[13] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N28
dffeas \output_control_1b|poly_div[12]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|poly_div[0]~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|poly_div[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|poly_div[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|poly_div[12]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|poly_div[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N57
cyclonev_lcell_comb \output_control_1b|CRC_reg~10 (
// Equation(s):
// \output_control_1b|CRC_reg~10_combout  = ( \output_control_1b|poly_div[12]~DUPLICATE_q  & ( !\output_control_1b|CRC_reg [12] ) ) # ( !\output_control_1b|poly_div[12]~DUPLICATE_q  & ( \output_control_1b|CRC_reg [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [12]),
	.datae(gnd),
	.dataf(!\output_control_1b|poly_div[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|CRC_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|CRC_reg~10 .extended_lut = "off";
defparam \output_control_1b|CRC_reg~10 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1b|CRC_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N59
dffeas \output_control_1b|CRC_reg[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|CRC_reg~10_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1b|state_reg [1]),
	.sload(\output_control_1b|Equal3~6_combout ),
	.ena(\output_control_1b|CRC_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|CRC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|CRC_reg[12] .is_wysiwyg = "true";
defparam \output_control_1b|CRC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N6
cyclonev_lcell_comb \output_control_1b|Mux0~3 (
// Equation(s):
// \output_control_1b|Mux0~3_combout  = ( \output_control_1b|i[1]~DUPLICATE_q  & ( (!\output_control_1b|i [0] & ((\output_control_1b|CRC_reg [12]))) # (\output_control_1b|i [0] & (\output_control_1b|CRC_reg [13])) ) )

	.dataa(!\output_control_1b|CRC_reg [13]),
	.datab(!\output_control_1b|i [0]),
	.datac(gnd),
	.datad(!\output_control_1b|CRC_reg [12]),
	.datae(gnd),
	.dataf(!\output_control_1b|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux0~3 .extended_lut = "off";
defparam \output_control_1b|Mux0~3 .lut_mask = 64'h0000000011DD11DD;
defparam \output_control_1b|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N24
cyclonev_lcell_comb \output_control_1b|Mux0~4 (
// Equation(s):
// \output_control_1b|Mux0~4_combout  = ( \output_control_1b|i [3] & ( \output_control_1b|i [2] & ( \output_control_1b|Mux0~0_combout  ) ) ) # ( !\output_control_1b|i [3] & ( \output_control_1b|i [2] & ( \output_control_1b|Mux0~2_combout  ) ) ) # ( 
// \output_control_1b|i [3] & ( !\output_control_1b|i [2] & ( \output_control_1b|Mux0~1_combout  ) ) ) # ( !\output_control_1b|i [3] & ( !\output_control_1b|i [2] & ( \output_control_1b|Mux0~3_combout  ) ) )

	.dataa(!\output_control_1b|Mux0~1_combout ),
	.datab(!\output_control_1b|Mux0~0_combout ),
	.datac(!\output_control_1b|Mux0~2_combout ),
	.datad(!\output_control_1b|Mux0~3_combout ),
	.datae(!\output_control_1b|i [3]),
	.dataf(!\output_control_1b|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux0~4 .extended_lut = "off";
defparam \output_control_1b|Mux0~4 .lut_mask = 64'h00FF55550F0F3333;
defparam \output_control_1b|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \output_control_1b|i~5 (
// Equation(s):
// \output_control_1b|i~5_combout  = ( \output_control_1b|Add0~37_sumout  & ( (((!\output_control_1b|Equal4~1_combout  & !\output_control_1b|Mux0~4_combout )) # (\output_control_1b|i [7])) # (\output_control_1b|Equal3~6_combout ) ) ) # ( 
// !\output_control_1b|Add0~37_sumout  & ( (!\output_control_1b|Equal3~6_combout  & (\output_control_1b|i [7] & ((\output_control_1b|Mux0~4_combout ) # (\output_control_1b|Equal4~1_combout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Mux0~4_combout ),
	.datac(!\output_control_1b|Equal3~6_combout ),
	.datad(!\output_control_1b|i [7]),
	.datae(gnd),
	.dataf(!\output_control_1b|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~5 .extended_lut = "off";
defparam \output_control_1b|i~5 .lut_mask = 64'h007000708FFF8FFF;
defparam \output_control_1b|i~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N41
dffeas \output_control_1b|i[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[7] .is_wysiwyg = "true";
defparam \output_control_1b|i[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \output_control_1b|i[31] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[31] .is_wysiwyg = "true";
defparam \output_control_1b|i[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \output_control_1b|Add0~1 (
// Equation(s):
// \output_control_1b|Add0~1_sumout  = SUM(( \output_control_1b|i [31] ) + ( VCC ) + ( \output_control_1b|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|i [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_1b|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_1b|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Add0~1 .extended_lut = "off";
defparam \output_control_1b|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_1b|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N12
cyclonev_lcell_comb \output_control_1b|i~29 (
// Equation(s):
// \output_control_1b|i~29_combout  = ( \output_control_1b|i~0_combout  & ( \output_control_1b|i [31] ) ) # ( !\output_control_1b|i~0_combout  & ( \output_control_1b|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1b|Add0~1_sumout ),
	.datad(!\output_control_1b|i [31]),
	.datae(gnd),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~29 .extended_lut = "off";
defparam \output_control_1b|i~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \output_control_1b|i~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N14
dffeas \output_control_1b|i[31]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1b|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1b|i[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|i[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|i[31]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_1b|i[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N54
cyclonev_lcell_comb \output_control_1b|Equal3~2 (
// Equation(s):
// \output_control_1b|Equal3~2_combout  = ( !\output_control_1b|i [4] & ( !\output_control_1b|i [22] & ( (!\output_control_1b|i [7] & (!\output_control_1b|i[31]~DUPLICATE_q  & (!\output_control_1b|i [5] & !\output_control_1b|i [6]))) ) ) )

	.dataa(!\output_control_1b|i [7]),
	.datab(!\output_control_1b|i[31]~DUPLICATE_q ),
	.datac(!\output_control_1b|i [5]),
	.datad(!\output_control_1b|i [6]),
	.datae(!\output_control_1b|i [4]),
	.dataf(!\output_control_1b|i [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal3~2 .extended_lut = "off";
defparam \output_control_1b|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \output_control_1b|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \output_control_1b|Equal4~0 (
// Equation(s):
// \output_control_1b|Equal4~0_combout  = ( \output_control_1b|i [3] & ( (\output_control_1b|i [0] & \output_control_1b|i [2]) ) )

	.dataa(gnd),
	.datab(!\output_control_1b|i [0]),
	.datac(!\output_control_1b|i [2]),
	.datad(gnd),
	.datae(!\output_control_1b|i [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal4~0 .extended_lut = "off";
defparam \output_control_1b|Equal4~0 .lut_mask = 64'h0000030300000303;
defparam \output_control_1b|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N6
cyclonev_lcell_comb \output_control_1b|Equal4~1 (
// Equation(s):
// \output_control_1b|Equal4~1_combout  = ( \output_control_1b|Equal3~4_combout  & ( \output_control_1b|Equal4~0_combout  & ( (\output_control_1b|Equal3~2_combout  & (\output_control_1b|Equal3~3_combout  & (\output_control_1b|Equal3~1_combout  & 
// \output_control_1b|Equal3~0_combout ))) ) ) )

	.dataa(!\output_control_1b|Equal3~2_combout ),
	.datab(!\output_control_1b|Equal3~3_combout ),
	.datac(!\output_control_1b|Equal3~1_combout ),
	.datad(!\output_control_1b|Equal3~0_combout ),
	.datae(!\output_control_1b|Equal3~4_combout ),
	.dataf(!\output_control_1b|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal4~1 .extended_lut = "off";
defparam \output_control_1b|Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \output_control_1b|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \output_control_1b|i~1 (
// Equation(s):
// \output_control_1b|i~1_combout  = ( \output_control_1b|Mux0~4_combout  & ( (!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|i [19]))) # (\output_control_1b|Equal3~6_combout  & (\output_control_1b|Add0~5_sumout )) ) ) # ( 
// !\output_control_1b|Mux0~4_combout  & ( (!\output_control_1b|Equal4~1_combout  & (((\output_control_1b|Add0~5_sumout )))) # (\output_control_1b|Equal4~1_combout  & ((!\output_control_1b|Equal3~6_combout  & ((\output_control_1b|i [19]))) # 
// (\output_control_1b|Equal3~6_combout  & (\output_control_1b|Add0~5_sumout )))) ) )

	.dataa(!\output_control_1b|Equal4~1_combout ),
	.datab(!\output_control_1b|Equal3~6_combout ),
	.datac(!\output_control_1b|Add0~5_sumout ),
	.datad(!\output_control_1b|i [19]),
	.datae(gnd),
	.dataf(!\output_control_1b|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|i~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|i~1 .extended_lut = "off";
defparam \output_control_1b|i~1 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1b|i~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N42
cyclonev_lcell_comb \output_control_1b|Equal5~0 (
// Equation(s):
// \output_control_1b|Equal5~0_combout  = ( !\output_control_1b|i~2_combout  & ( \output_control_1b|i [23] & ( (!\output_control_1b|Add0~9_sumout  & (!\output_control_1b|Add0~13_sumout  & !\output_control_1b|i~0_combout )) ) ) ) # ( 
// !\output_control_1b|i~2_combout  & ( !\output_control_1b|i [23] & ( (!\output_control_1b|i~0_combout  & (((!\output_control_1b|Add0~9_sumout  & !\output_control_1b|Add0~13_sumout )))) # (\output_control_1b|i~0_combout  & (!\output_control_1b|i [17])) ) ) 
// )

	.dataa(!\output_control_1b|i [17]),
	.datab(!\output_control_1b|Add0~9_sumout ),
	.datac(!\output_control_1b|Add0~13_sumout ),
	.datad(!\output_control_1b|i~0_combout ),
	.datae(!\output_control_1b|i~2_combout ),
	.dataf(!\output_control_1b|i [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~0 .extended_lut = "off";
defparam \output_control_1b|Equal5~0 .lut_mask = 64'hC0AA0000C0000000;
defparam \output_control_1b|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N36
cyclonev_lcell_comb \output_control_1b|Equal5~1 (
// Equation(s):
// \output_control_1b|Equal5~1_combout  = ( \output_control_1b|i~0_combout  & ( (!\output_control_1b|i~3_combout  & !\output_control_1b|i [21]) ) ) # ( !\output_control_1b|i~0_combout  & ( (!\output_control_1b|Add0~21_sumout  & 
// !\output_control_1b|i~3_combout ) ) )

	.dataa(!\output_control_1b|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\output_control_1b|i~3_combout ),
	.datad(!\output_control_1b|i [21]),
	.datae(gnd),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~1 .extended_lut = "off";
defparam \output_control_1b|Equal5~1 .lut_mask = 64'hA0A0A0A0F000F000;
defparam \output_control_1b|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N48
cyclonev_lcell_comb \output_control_1b|Equal5~2 (
// Equation(s):
// \output_control_1b|Equal5~2_combout  = ( \output_control_1b|Add0~1_sumout  & ( \output_control_1b|i~0_combout  & ( (!\output_control_1b|i~1_combout  & (\output_control_1b|Equal5~0_combout  & (\output_control_1b|Equal5~1_combout  & 
// !\output_control_1b|i[31]~DUPLICATE_q ))) ) ) ) # ( !\output_control_1b|Add0~1_sumout  & ( \output_control_1b|i~0_combout  & ( (!\output_control_1b|i~1_combout  & (\output_control_1b|Equal5~0_combout  & (\output_control_1b|Equal5~1_combout  & 
// !\output_control_1b|i[31]~DUPLICATE_q ))) ) ) ) # ( !\output_control_1b|Add0~1_sumout  & ( !\output_control_1b|i~0_combout  & ( (!\output_control_1b|i~1_combout  & (\output_control_1b|Equal5~0_combout  & \output_control_1b|Equal5~1_combout )) ) ) )

	.dataa(!\output_control_1b|i~1_combout ),
	.datab(!\output_control_1b|Equal5~0_combout ),
	.datac(!\output_control_1b|Equal5~1_combout ),
	.datad(!\output_control_1b|i[31]~DUPLICATE_q ),
	.datae(!\output_control_1b|Add0~1_sumout ),
	.dataf(!\output_control_1b|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Equal5~2 .extended_lut = "off";
defparam \output_control_1b|Equal5~2 .lut_mask = 64'h0202000002000200;
defparam \output_control_1b|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \output_control_1b|Mux47~0 (
// Equation(s):
// \output_control_1b|Mux47~0_combout  = ( \output_control_1b|tick_WRITE~q  & ( !\state_change_1b|state_reg [1] $ (!\state_change_1b|state_reg [0]) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state_change_1b|state_reg [0]),
	.datae(gnd),
	.dataf(!\output_control_1b|tick_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux47~0 .extended_lut = "off";
defparam \output_control_1b|Mux47~0 .lut_mask = 64'h0000000055AA55AA;
defparam \output_control_1b|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \output_control_1b|Mux47~1 (
// Equation(s):
// \output_control_1b|Mux47~1_combout  = ( \output_control_1b|Equal5~8_combout  & ( \output_control_1b|Mux48~1_combout  & ( \output_control_1b|Mux47~0_combout  ) ) ) # ( !\output_control_1b|Equal5~8_combout  & ( \output_control_1b|Mux48~1_combout  & ( 
// \output_control_1b|Mux47~0_combout  ) ) ) # ( \output_control_1b|Equal5~8_combout  & ( !\output_control_1b|Mux48~1_combout  & ( ((\output_control_1b|Equal5~2_combout  & (\output_control_1b|Equal5~10_combout  & \output_control_1b|Equal5~11_combout ))) # 
// (\output_control_1b|Mux47~0_combout ) ) ) ) # ( !\output_control_1b|Equal5~8_combout  & ( !\output_control_1b|Mux48~1_combout  & ( \output_control_1b|Mux47~0_combout  ) ) )

	.dataa(!\output_control_1b|Equal5~2_combout ),
	.datab(!\output_control_1b|Equal5~10_combout ),
	.datac(!\output_control_1b|Equal5~11_combout ),
	.datad(!\output_control_1b|Mux47~0_combout ),
	.datae(!\output_control_1b|Equal5~8_combout ),
	.dataf(!\output_control_1b|Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux47~1 .extended_lut = "off";
defparam \output_control_1b|Mux47~1 .lut_mask = 64'h00FF01FF00FF00FF;
defparam \output_control_1b|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \output_control_1b|tick_WRITE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1b|Mux47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state_change_1b|state_reg [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|tick_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|tick_WRITE .is_wysiwyg = "true";
defparam \output_control_1b|tick_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \FSM_1b|Mux2~0 (
// Equation(s):
// \FSM_1b|Mux2~0_combout  = ( !\state_change_1b|state_reg [1] & ( (!\state_change_1b|state_reg [0] & (((\debouncer_u|tick_b~q )))) # (\state_change_1b|state_reg [0] & (!\output_control_1b|tick_CRC~q )) ) ) # ( \state_change_1b|state_reg [1] & ( 
// (!\state_change_1b|state_reg [0] & ((((\output_control_1b|tick_WRITE~q ))))) # (\state_change_1b|state_reg [0] & ((((!\output_control_1b|tick_IDLE~q )) # (\output_control_1b|tick_NEXT~q )))) ) )

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(!\output_control_1b|tick_CRC~q ),
	.datac(!\output_control_1b|tick_NEXT~q ),
	.datad(!\output_control_1b|tick_IDLE~q ),
	.datae(!\state_change_1b|state_reg [1]),
	.dataf(!\output_control_1b|tick_WRITE~q ),
	.datag(!\debouncer_u|tick_b~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1b|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1b|Mux2~0 .extended_lut = "on";
defparam \FSM_1b|Mux2~0 .lut_mask = 64'h4E4E55054E4EFFAF;
defparam \FSM_1b|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N38
dffeas \FSM_1b|state_next[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1b|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_change_1b|state_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1b|state_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1b|state_next[0] .is_wysiwyg = "true";
defparam \FSM_1b|state_next[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \state_change_1b|state_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1b|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1b|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1b|state_reg[0] .is_wysiwyg = "true";
defparam \state_change_1b|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \FSM_1b|Mux1~0 (
// Equation(s):
// \FSM_1b|Mux1~0_combout  = ( \output_control_1b|tick_CRC~q  & ( (!\state_change_1b|state_reg [0] & (\state_change_1b|state_reg [1])) # (\state_change_1b|state_reg [0] & ((!\state_change_1b|state_reg [1]) # ((!\output_control_1b|tick_IDLE~DUPLICATE_q  & 
// !\output_control_1b|tick_NEXT~q )))) ) ) # ( !\output_control_1b|tick_CRC~q  & ( (\state_change_1b|state_reg [1] & ((!\state_change_1b|state_reg [0]) # ((!\output_control_1b|tick_IDLE~DUPLICATE_q  & !\output_control_1b|tick_NEXT~q )))) ) )

	.dataa(!\state_change_1b|state_reg [0]),
	.datab(!\state_change_1b|state_reg [1]),
	.datac(!\output_control_1b|tick_IDLE~DUPLICATE_q ),
	.datad(!\output_control_1b|tick_NEXT~q ),
	.datae(gnd),
	.dataf(!\output_control_1b|tick_CRC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1b|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1b|Mux1~0 .extended_lut = "off";
defparam \FSM_1b|Mux1~0 .lut_mask = 64'h3222322276667666;
defparam \FSM_1b|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N34
dffeas \FSM_1b|state_next[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1b|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_change_1b|state_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1b|state_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1b|state_next[1] .is_wysiwyg = "true";
defparam \FSM_1b|state_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N50
dffeas \state_change_1b|state_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1b|state_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1b|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1b|state_reg[1] .is_wysiwyg = "true";
defparam \state_change_1b|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \output_control_1b|Mux48~0 (
// Equation(s):
// \output_control_1b|Mux48~0_combout  = ( \state_change_1b|state_reg [0] & ( (\state_change_1b|state_reg [1] & !\state_change_1b|state_reg [2]) ) )

	.dataa(!\state_change_1b|state_reg [1]),
	.datab(gnd),
	.datac(!\state_change_1b|state_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_1b|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1b|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1b|Mux48~0 .extended_lut = "off";
defparam \output_control_1b|Mux48~0 .lut_mask = 64'h0000000050505050;
defparam \output_control_1b|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \output_control_1b|wren (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_1b|Mux48~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\output_control_1b|Mux48~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1b|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1b|wren .is_wysiwyg = "true";
defparam \output_control_1b|wren .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \output_control_1a|CRC_reg[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~10_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[12] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \output_control_1a|CRC_reg~9 (
// Equation(s):
// \output_control_1a|CRC_reg~9_combout  = ( \output_control_1a|poly_div [13] & ( \output_control_1a|CRC_reg [13] ) ) # ( !\output_control_1a|poly_div [13] & ( !\output_control_1a|CRC_reg [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [13]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~9 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~9 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1a|CRC_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \output_control_1a|CRC_reg[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~9_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[13] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \output_control_1a|Mux0~3 (
// Equation(s):
// \output_control_1a|Mux0~3_combout  = (\output_control_1a|i [1] & ((!\output_control_1a|i [0] & (\output_control_1a|CRC_reg [12])) # (\output_control_1a|i [0] & ((\output_control_1a|CRC_reg [13])))))

	.dataa(!\output_control_1a|i [0]),
	.datab(!\output_control_1a|i [1]),
	.datac(!\output_control_1a|CRC_reg [12]),
	.datad(!\output_control_1a|CRC_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux0~3 .extended_lut = "off";
defparam \output_control_1a|Mux0~3 .lut_mask = 64'h0213021302130213;
defparam \output_control_1a|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \output_control_1a|CRC_reg~7 (
// Equation(s):
// \output_control_1a|CRC_reg~7_combout  = ( \output_control_1a|poly_div [10] & ( \output_control_1a|CRC_reg [10] ) ) # ( !\output_control_1a|poly_div [10] & ( !\output_control_1a|CRC_reg [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [10]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~7 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~7 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1a|CRC_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \output_control_1a|CRC_reg[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~7_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[10] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \output_control_1a|poly_div[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_1a|poly_div[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|poly_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|poly_div[11] .is_wysiwyg = "true";
defparam \output_control_1a|poly_div[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \output_control_1a|CRC_reg~8 (
// Equation(s):
// \output_control_1a|CRC_reg~8_combout  = ( \output_control_1a|poly_div [11] & ( \output_control_1a|CRC_reg [11] ) ) # ( !\output_control_1a|poly_div [11] & ( !\output_control_1a|CRC_reg [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [11]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~8 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~8 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1a|CRC_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \output_control_1a|CRC_reg[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~8_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[11] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \output_control_1a|CRC_reg~6 (
// Equation(s):
// \output_control_1a|CRC_reg~6_combout  = ( \output_control_1a|poly_div [9] & ( \output_control_1a|CRC_reg [9] ) ) # ( !\output_control_1a|poly_div [9] & ( !\output_control_1a|CRC_reg [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [9]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~6 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~6 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \output_control_1a|CRC_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \output_control_1a|CRC_reg[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~6_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[9] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \output_control_1a|CRC_reg~5 (
// Equation(s):
// \output_control_1a|CRC_reg~5_combout  = ( \output_control_1a|poly_div [8] & ( !\output_control_1a|CRC_reg [8] ) ) # ( !\output_control_1a|poly_div [8] & ( \output_control_1a|CRC_reg [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [8]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~5 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1a|CRC_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \output_control_1a|CRC_reg[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~5_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[8] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \output_control_1a|Mux0~2 (
// Equation(s):
// \output_control_1a|Mux0~2_combout  = ( \output_control_1a|i [1] & ( \output_control_1a|CRC_reg [8] & ( (!\output_control_1a|i [0]) # (\output_control_1a|CRC_reg [9]) ) ) ) # ( !\output_control_1a|i [1] & ( \output_control_1a|CRC_reg [8] & ( 
// (!\output_control_1a|i [0] & (\output_control_1a|CRC_reg [10])) # (\output_control_1a|i [0] & ((\output_control_1a|CRC_reg [11]))) ) ) ) # ( \output_control_1a|i [1] & ( !\output_control_1a|CRC_reg [8] & ( (\output_control_1a|i [0] & 
// \output_control_1a|CRC_reg [9]) ) ) ) # ( !\output_control_1a|i [1] & ( !\output_control_1a|CRC_reg [8] & ( (!\output_control_1a|i [0] & (\output_control_1a|CRC_reg [10])) # (\output_control_1a|i [0] & ((\output_control_1a|CRC_reg [11]))) ) ) )

	.dataa(!\output_control_1a|i [0]),
	.datab(!\output_control_1a|CRC_reg [10]),
	.datac(!\output_control_1a|CRC_reg [11]),
	.datad(!\output_control_1a|CRC_reg [9]),
	.datae(!\output_control_1a|i [1]),
	.dataf(!\output_control_1a|CRC_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux0~2 .extended_lut = "off";
defparam \output_control_1a|Mux0~2 .lut_mask = 64'h272700552727AAFF;
defparam \output_control_1a|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \output_control_1a|CRC_reg~3 (
// Equation(s):
// \output_control_1a|CRC_reg~3_combout  = ( \output_control_1a|poly_div [6] & ( !\output_control_1a|CRC_reg [6] ) ) # ( !\output_control_1a|poly_div [6] & ( \output_control_1a|CRC_reg [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [6]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~3 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1a|CRC_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N8
dffeas \output_control_1a|CRC_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~3_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[6] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \output_control_1a|CRC_reg~1 (
// Equation(s):
// \output_control_1a|CRC_reg~1_combout  = ( \output_control_1a|poly_div [4] & ( !\output_control_1a|CRC_reg [4] ) ) # ( !\output_control_1a|poly_div [4] & ( \output_control_1a|CRC_reg [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [4]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~1 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1a|CRC_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N35
dffeas \output_control_1a|CRC_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~1_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[4] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \output_control_1a|CRC_reg~4 (
// Equation(s):
// \output_control_1a|CRC_reg~4_combout  = !\output_control_1a|poly_div [7] $ (!\output_control_1a|CRC_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_1a|poly_div [7]),
	.datad(!\output_control_1a|CRC_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~4 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~4 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \output_control_1a|CRC_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N14
dffeas \output_control_1a|CRC_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~4_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[7] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \output_control_1a|CRC_reg~2 (
// Equation(s):
// \output_control_1a|CRC_reg~2_combout  = ( \output_control_1a|poly_div [5] & ( !\output_control_1a|CRC_reg [5] ) ) # ( !\output_control_1a|poly_div [5] & ( \output_control_1a|CRC_reg [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|CRC_reg [5]),
	.datae(gnd),
	.dataf(!\output_control_1a|poly_div [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|CRC_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|CRC_reg~2 .extended_lut = "off";
defparam \output_control_1a|CRC_reg~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \output_control_1a|CRC_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \output_control_1a|CRC_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|CRC_reg~2_combout ),
	.asdata(\RAM1_inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_1a|state_reg [1]),
	.sload(\output_control_1a|Equal3~6_combout ),
	.ena(\output_control_1a|CRC_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|CRC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|CRC_reg[5] .is_wysiwyg = "true";
defparam \output_control_1a|CRC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \output_control_1a|Mux0~1 (
// Equation(s):
// \output_control_1a|Mux0~1_combout  = ( \output_control_1a|i [0] & ( \output_control_1a|CRC_reg [5] & ( (\output_control_1a|CRC_reg [7]) # (\output_control_1a|i[1]~DUPLICATE_q ) ) ) ) # ( !\output_control_1a|i [0] & ( \output_control_1a|CRC_reg [5] & ( 
// (!\output_control_1a|i[1]~DUPLICATE_q  & (\output_control_1a|CRC_reg [6])) # (\output_control_1a|i[1]~DUPLICATE_q  & ((\output_control_1a|CRC_reg [4]))) ) ) ) # ( \output_control_1a|i [0] & ( !\output_control_1a|CRC_reg [5] & ( 
// (!\output_control_1a|i[1]~DUPLICATE_q  & \output_control_1a|CRC_reg [7]) ) ) ) # ( !\output_control_1a|i [0] & ( !\output_control_1a|CRC_reg [5] & ( (!\output_control_1a|i[1]~DUPLICATE_q  & (\output_control_1a|CRC_reg [6])) # 
// (\output_control_1a|i[1]~DUPLICATE_q  & ((\output_control_1a|CRC_reg [4]))) ) ) )

	.dataa(!\output_control_1a|i[1]~DUPLICATE_q ),
	.datab(!\output_control_1a|CRC_reg [6]),
	.datac(!\output_control_1a|CRC_reg [4]),
	.datad(!\output_control_1a|CRC_reg [7]),
	.datae(!\output_control_1a|i [0]),
	.dataf(!\output_control_1a|CRC_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux0~1 .extended_lut = "off";
defparam \output_control_1a|Mux0~1 .lut_mask = 64'h272700AA272755FF;
defparam \output_control_1a|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \output_control_1a|Mux0~0 (
// Equation(s):
// \output_control_1a|Mux0~0_combout  = ( \output_control_1a|CRC_reg [2] & ( \output_control_1a|i [0] & ( (!\output_control_1a|i[1]~DUPLICATE_q  & (\output_control_1a|CRC_reg [3])) # (\output_control_1a|i[1]~DUPLICATE_q  & ((\output_control_1a|CRC_reg [1]))) 
// ) ) ) # ( !\output_control_1a|CRC_reg [2] & ( \output_control_1a|i [0] & ( (!\output_control_1a|i[1]~DUPLICATE_q  & (\output_control_1a|CRC_reg [3])) # (\output_control_1a|i[1]~DUPLICATE_q  & ((\output_control_1a|CRC_reg [1]))) ) ) ) # ( 
// \output_control_1a|CRC_reg [2] & ( !\output_control_1a|i [0] & ( (!\output_control_1a|i[1]~DUPLICATE_q ) # (\output_control_1a|CRC_reg [0]) ) ) ) # ( !\output_control_1a|CRC_reg [2] & ( !\output_control_1a|i [0] & ( (\output_control_1a|CRC_reg [0] & 
// \output_control_1a|i[1]~DUPLICATE_q ) ) ) )

	.dataa(!\output_control_1a|CRC_reg [0]),
	.datab(!\output_control_1a|CRC_reg [3]),
	.datac(!\output_control_1a|CRC_reg [1]),
	.datad(!\output_control_1a|i[1]~DUPLICATE_q ),
	.datae(!\output_control_1a|CRC_reg [2]),
	.dataf(!\output_control_1a|i [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux0~0 .extended_lut = "off";
defparam \output_control_1a|Mux0~0 .lut_mask = 64'h0055FF55330F330F;
defparam \output_control_1a|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \output_control_1a|Mux0~4 (
// Equation(s):
// \output_control_1a|Mux0~4_combout  = ( \output_control_1a|i [2] & ( \output_control_1a|Mux0~0_combout  & ( (\output_control_1a|i[3]~DUPLICATE_q ) # (\output_control_1a|Mux0~2_combout ) ) ) ) # ( !\output_control_1a|i [2] & ( 
// \output_control_1a|Mux0~0_combout  & ( (!\output_control_1a|i[3]~DUPLICATE_q  & (\output_control_1a|Mux0~3_combout )) # (\output_control_1a|i[3]~DUPLICATE_q  & ((\output_control_1a|Mux0~1_combout ))) ) ) ) # ( \output_control_1a|i [2] & ( 
// !\output_control_1a|Mux0~0_combout  & ( (\output_control_1a|Mux0~2_combout  & !\output_control_1a|i[3]~DUPLICATE_q ) ) ) ) # ( !\output_control_1a|i [2] & ( !\output_control_1a|Mux0~0_combout  & ( (!\output_control_1a|i[3]~DUPLICATE_q  & 
// (\output_control_1a|Mux0~3_combout )) # (\output_control_1a|i[3]~DUPLICATE_q  & ((\output_control_1a|Mux0~1_combout ))) ) ) )

	.dataa(!\output_control_1a|Mux0~3_combout ),
	.datab(!\output_control_1a|Mux0~2_combout ),
	.datac(!\output_control_1a|Mux0~1_combout ),
	.datad(!\output_control_1a|i[3]~DUPLICATE_q ),
	.datae(!\output_control_1a|i [2]),
	.dataf(!\output_control_1a|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux0~4 .extended_lut = "off";
defparam \output_control_1a|Mux0~4 .lut_mask = 64'h550F3300550F33FF;
defparam \output_control_1a|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \output_control_1a|i~12 (
// Equation(s):
// \output_control_1a|i~12_combout  = ( \output_control_1a|i [10] & ( \output_control_1a|Equal3~6_combout  & ( \output_control_1a|Add0~69_sumout  ) ) ) # ( !\output_control_1a|i [10] & ( \output_control_1a|Equal3~6_combout  & ( 
// \output_control_1a|Add0~69_sumout  ) ) ) # ( \output_control_1a|i [10] & ( !\output_control_1a|Equal3~6_combout  & ( ((\output_control_1a|Add0~69_sumout ) # (\output_control_1a|Mux0~4_combout )) # (\output_control_1a|Equal4~1_combout ) ) ) ) # ( 
// !\output_control_1a|i [10] & ( !\output_control_1a|Equal3~6_combout  & ( (!\output_control_1a|Equal4~1_combout  & (!\output_control_1a|Mux0~4_combout  & \output_control_1a|Add0~69_sumout )) ) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Mux0~4_combout ),
	.datac(!\output_control_1a|Add0~69_sumout ),
	.datad(gnd),
	.datae(!\output_control_1a|i [10]),
	.dataf(!\output_control_1a|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~12 .extended_lut = "off";
defparam \output_control_1a|i~12 .lut_mask = 64'h08087F7F0F0F0F0F;
defparam \output_control_1a|i~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N41
dffeas \output_control_1a|i[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\output_control_1a|Mux48~1_combout ),
	.sload(gnd),
	.ena(\output_control_1a|i[23]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|i[10] .is_wysiwyg = "true";
defparam \output_control_1a|i[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \output_control_1a|Equal3~0 (
// Equation(s):
// \output_control_1a|Equal3~0_combout  = ( !\output_control_1a|i [7] & ( (!\output_control_1a|i [10] & (!\output_control_1a|i [6] & (!\output_control_1a|i [9] & !\output_control_1a|i [8]))) ) )

	.dataa(!\output_control_1a|i [10]),
	.datab(!\output_control_1a|i [6]),
	.datac(!\output_control_1a|i [9]),
	.datad(!\output_control_1a|i [8]),
	.datae(gnd),
	.dataf(!\output_control_1a|i [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal3~0 .extended_lut = "off";
defparam \output_control_1a|Equal3~0 .lut_mask = 64'h8000800000000000;
defparam \output_control_1a|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \output_control_1a|Equal4~0 (
// Equation(s):
// \output_control_1a|Equal4~0_combout  = ( \output_control_1a|i [3] & ( (\output_control_1a|i [0] & \output_control_1a|i [2]) ) )

	.dataa(!\output_control_1a|i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_1a|i [2]),
	.datae(gnd),
	.dataf(!\output_control_1a|i [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal4~0 .extended_lut = "off";
defparam \output_control_1a|Equal4~0 .lut_mask = 64'h0000000000550055;
defparam \output_control_1a|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \output_control_1a|Equal4~1 (
// Equation(s):
// \output_control_1a|Equal4~1_combout  = ( \output_control_1a|Equal4~0_combout  & ( \output_control_1a|Equal3~4_combout  & ( (\output_control_1a|Equal3~0_combout  & (\output_control_1a|Equal3~1_combout  & (\output_control_1a|Equal3~3_combout  & 
// \output_control_1a|Equal3~2_combout ))) ) ) )

	.dataa(!\output_control_1a|Equal3~0_combout ),
	.datab(!\output_control_1a|Equal3~1_combout ),
	.datac(!\output_control_1a|Equal3~3_combout ),
	.datad(!\output_control_1a|Equal3~2_combout ),
	.datae(!\output_control_1a|Equal4~0_combout ),
	.dataf(!\output_control_1a|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal4~1 .extended_lut = "off";
defparam \output_control_1a|Equal4~1 .lut_mask = 64'h0000000000000001;
defparam \output_control_1a|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N3
cyclonev_lcell_comb \output_control_1a|i~13 (
// Equation(s):
// \output_control_1a|i~13_combout  = ( \output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [9]))) # (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~77_sumout )) ) ) # ( 
// !\output_control_1a|Mux0~4_combout  & ( (!\output_control_1a|Equal4~1_combout  & (((\output_control_1a|Add0~77_sumout )))) # (\output_control_1a|Equal4~1_combout  & ((!\output_control_1a|Equal3~6_combout  & ((\output_control_1a|i [9]))) # 
// (\output_control_1a|Equal3~6_combout  & (\output_control_1a|Add0~77_sumout )))) ) )

	.dataa(!\output_control_1a|Equal4~1_combout ),
	.datab(!\output_control_1a|Equal3~6_combout ),
	.datac(!\output_control_1a|Add0~77_sumout ),
	.datad(!\output_control_1a|i [9]),
	.datae(gnd),
	.dataf(!\output_control_1a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|i~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|i~13 .extended_lut = "off";
defparam \output_control_1a|i~13 .lut_mask = 64'h0B4F0B4F03CF03CF;
defparam \output_control_1a|i~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \output_control_1a|Equal5~5 (
// Equation(s):
// \output_control_1a|Equal5~5_combout  = ( \output_control_1a|Add0~73_sumout  & ( \output_control_1a|i~0_combout  & ( (!\output_control_1a|i~13_combout  & (!\output_control_1a|i~14_combout  & (!\output_control_1a|i~15_combout  & 
// !\output_control_1a|i[20]~DUPLICATE_q ))) ) ) ) # ( !\output_control_1a|Add0~73_sumout  & ( \output_control_1a|i~0_combout  & ( (!\output_control_1a|i~13_combout  & (!\output_control_1a|i~14_combout  & (!\output_control_1a|i~15_combout  & 
// !\output_control_1a|i[20]~DUPLICATE_q ))) ) ) ) # ( !\output_control_1a|Add0~73_sumout  & ( !\output_control_1a|i~0_combout  & ( (!\output_control_1a|i~13_combout  & (!\output_control_1a|i~14_combout  & !\output_control_1a|i~15_combout )) ) ) )

	.dataa(!\output_control_1a|i~13_combout ),
	.datab(!\output_control_1a|i~14_combout ),
	.datac(!\output_control_1a|i~15_combout ),
	.datad(!\output_control_1a|i[20]~DUPLICATE_q ),
	.datae(!\output_control_1a|Add0~73_sumout ),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~5 .extended_lut = "off";
defparam \output_control_1a|Equal5~5 .lut_mask = 64'h8080000080008000;
defparam \output_control_1a|Equal5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \output_control_1a|Equal5~6 (
// Equation(s):
// \output_control_1a|Equal5~6_combout  = ( \output_control_1a|Add0~29_sumout  & ( \output_control_1a|i~0_combout  & ( (\output_control_1a|Equal5~5_combout  & (\output_control_1a|Equal5~4_combout  & (!\output_control_1a|i [30] & 
// \output_control_1a|Equal5~3_combout ))) ) ) ) # ( !\output_control_1a|Add0~29_sumout  & ( \output_control_1a|i~0_combout  & ( (\output_control_1a|Equal5~5_combout  & (\output_control_1a|Equal5~4_combout  & (!\output_control_1a|i [30] & 
// \output_control_1a|Equal5~3_combout ))) ) ) ) # ( !\output_control_1a|Add0~29_sumout  & ( !\output_control_1a|i~0_combout  & ( (\output_control_1a|Equal5~5_combout  & (\output_control_1a|Equal5~4_combout  & \output_control_1a|Equal5~3_combout )) ) ) )

	.dataa(!\output_control_1a|Equal5~5_combout ),
	.datab(!\output_control_1a|Equal5~4_combout ),
	.datac(!\output_control_1a|i [30]),
	.datad(!\output_control_1a|Equal5~3_combout ),
	.datae(!\output_control_1a|Add0~29_sumout ),
	.dataf(!\output_control_1a|i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Equal5~6 .extended_lut = "off";
defparam \output_control_1a|Equal5~6 .lut_mask = 64'h0011000000100010;
defparam \output_control_1a|Equal5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \output_control_1a|Mux47~0 (
// Equation(s):
// \output_control_1a|Mux47~0_combout  = (\output_control_1a|tick_WRITE~q  & (!\state_change_1a|state_reg [1] $ (!\state_change_1a|state_reg [0])))

	.dataa(!\state_change_1a|state_reg [1]),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(gnd),
	.datad(!\output_control_1a|tick_WRITE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux47~0 .extended_lut = "off";
defparam \output_control_1a|Mux47~0 .lut_mask = 64'h0066006600660066;
defparam \output_control_1a|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \output_control_1a|Mux47~1 (
// Equation(s):
// \output_control_1a|Mux47~1_combout  = ( \output_control_1a|Mux48~1_combout  & ( \output_control_1a|Equal5~8_combout  & ( \output_control_1a|Mux47~0_combout  ) ) ) # ( !\output_control_1a|Mux48~1_combout  & ( \output_control_1a|Equal5~8_combout  & ( 
// ((\output_control_1a|Equal5~6_combout  & (\output_control_1a|Equal5~10_combout  & \output_control_1a|Equal5~2_combout ))) # (\output_control_1a|Mux47~0_combout ) ) ) ) # ( \output_control_1a|Mux48~1_combout  & ( !\output_control_1a|Equal5~8_combout  & ( 
// \output_control_1a|Mux47~0_combout  ) ) ) # ( !\output_control_1a|Mux48~1_combout  & ( !\output_control_1a|Equal5~8_combout  & ( \output_control_1a|Mux47~0_combout  ) ) )

	.dataa(!\output_control_1a|Equal5~6_combout ),
	.datab(!\output_control_1a|Equal5~10_combout ),
	.datac(!\output_control_1a|Mux47~0_combout ),
	.datad(!\output_control_1a|Equal5~2_combout ),
	.datae(!\output_control_1a|Mux48~1_combout ),
	.dataf(!\output_control_1a|Equal5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_1a|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_1a|Mux47~1 .extended_lut = "off";
defparam \output_control_1a|Mux47~1 .lut_mask = 64'h0F0F0F0F0F1F0F0F;
defparam \output_control_1a|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \output_control_1a|tick_WRITE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_1a|Mux47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\state_change_1a|state_reg [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|tick_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|tick_WRITE .is_wysiwyg = "true";
defparam \output_control_1a|tick_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \FSM_1a|Mux2~0 (
// Equation(s):
// \FSM_1a|Mux2~0_combout  = ( !\state_change_1a|state_reg [1] & ( (((!\state_change_1a|state_reg [0] & (\debouncer_u|tick_b~q )) # (\state_change_1a|state_reg [0] & ((!\output_control_1a|tick_CRC~q ))))) ) ) # ( \state_change_1a|state_reg [1] & ( 
// ((!\state_change_1a|state_reg [0] & (\output_control_1a|tick_WRITE~q )) # (\state_change_1a|state_reg [0] & (((!\output_control_1a|tick_IDLE~q ) # (\output_control_1a|tick_NEXT~q ))))) ) )

	.dataa(!\output_control_1a|tick_WRITE~q ),
	.datab(!\output_control_1a|tick_NEXT~q ),
	.datac(!\output_control_1a|tick_IDLE~q ),
	.datad(!\output_control_1a|tick_CRC~q ),
	.datae(!\state_change_1a|state_reg [1]),
	.dataf(!\state_change_1a|state_reg [0]),
	.datag(!\debouncer_u|tick_b~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1a|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1a|Mux2~0 .extended_lut = "on";
defparam \FSM_1a|Mux2~0 .lut_mask = 64'h0F0F5555FF00F3F3;
defparam \FSM_1a|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N2
dffeas \FSM_1a|state_next[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1a|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state_change_1a|state_reg [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1a|state_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1a|state_next[0] .is_wysiwyg = "true";
defparam \FSM_1a|state_next[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N8
dffeas \state_change_1a|state_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1a|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1a|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1a|state_reg[0] .is_wysiwyg = "true";
defparam \state_change_1a|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \FSM_1a|Mux0~0 (
// Equation(s):
// \FSM_1a|Mux0~0_combout  = (!\state_change_1a|state_reg [0] & !\state_change_1a|state_reg [1])

	.dataa(gnd),
	.datab(!\state_change_1a|state_reg [0]),
	.datac(gnd),
	.datad(!\state_change_1a|state_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1a|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1a|Mux0~0 .extended_lut = "off";
defparam \FSM_1a|Mux0~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \FSM_1a|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \FSM_1a|Mux0~1 (
// Equation(s):
// \FSM_1a|Mux0~1_combout  = ( \output_control_1a|tick_IDLE~q  & ( (\FSM_1a|Mux0~0_combout  & (!\state_change_1a|state_reg [2] & (\debouncer_SEND|tick_b~q  & !\debouncer_u|tick_b~q ))) ) ) # ( !\output_control_1a|tick_IDLE~q  & ( (\FSM_1a|Mux0~0_combout  & 
// (((\debouncer_SEND|tick_b~q  & !\debouncer_u|tick_b~q )) # (\state_change_1a|state_reg [2]))) ) )

	.dataa(!\FSM_1a|Mux0~0_combout ),
	.datab(!\state_change_1a|state_reg [2]),
	.datac(!\debouncer_SEND|tick_b~q ),
	.datad(!\debouncer_u|tick_b~q ),
	.datae(gnd),
	.dataf(!\output_control_1a|tick_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_1a|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_1a|Mux0~1 .extended_lut = "off";
defparam \FSM_1a|Mux0~1 .lut_mask = 64'h1511151104000400;
defparam \FSM_1a|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N43
dffeas \FSM_1a|state_next[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_1a|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_1a|state_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_1a|state_next[2] .is_wysiwyg = "true";
defparam \FSM_1a|state_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \state_change_1a|state_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_1a|state_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_1a|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_1a|state_reg[2] .is_wysiwyg = "true";
defparam \state_change_1a|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N37
dffeas \output_control_1a|clk_oe (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\state_change_1a|state_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM_1a|Mux0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|clk_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|clk_oe .is_wysiwyg = "true";
defparam \output_control_1a|clk_oe .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N10
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [0]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [0]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: FF_X3_Y1_N41
dffeas \output_control_1a|data_oe (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\state_change_1a|state_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM_1a|Mux0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_1a|data_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_1a|data_oe .is_wysiwyg = "true";
defparam \output_control_1a|data_oe .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y0_N27
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [1]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [1]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N10
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [2]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [2]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y0_N67
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [3]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [3]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y0_N61
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [4]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [4]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y0_N50
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [5]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [5]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y0_N44
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [6]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [6]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X12_Y0_N61
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [7]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [7]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X8_Y0_N61
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [8]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [8]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X8_Y0_N27
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [9]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [9]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X10_Y0_N84
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [10]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [10]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X4_Y0_N61
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [11]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [11]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X2_Y0_N101
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [12]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [12]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X2_Y0_N67
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [13]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [13]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X2_Y0_N84
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [14]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [14]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X2_Y0_N50
cyclonev_ddio_out \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] (
	.datainlo(\RAM1_inst|altsyncram_component|auto_generated|q_b [15]),
	.datainhi(\RAM1_inst|altsyncram_component|auto_generated|q_a [15]),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa [15]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .async_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .half_rate_mode = "false";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .power_up = "low";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .sync_mode = "none";
defparam \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \datain[14]~input (
	.i(datain[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[14]~input_o ));
// synopsys translate_off
defparam \datain[14]~input .bus_hold = "false";
defparam \datain[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \clkin~input (
	.i(clkin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clkin~input_o ));
// synopsys translate_off
defparam \clkin~input .bus_hold = "false";
defparam \clkin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \clkin~inputCLKENA0 (
	.inclk(\clkin~input_o ),
	.ena(vcc),
	.outclk(\clkin~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clkin~inputCLKENA0 .clock_type = "global clock";
defparam \clkin~inputCLKENA0 .disable_mode = "low";
defparam \clkin~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clkin~inputCLKENA0 .ena_register_power_up = "high";
defparam \clkin~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: DDIOINCELL_X4_Y0_N31
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] (
	.datain(\datain[14]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \datain[15]~input (
	.i(datain[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[15]~input_o ));
// synopsys translate_off
defparam \datain[15]~input .bus_hold = "false";
defparam \datain[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X16_Y0_N31
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] (
	.datain(\datain[15]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] .use_clkn = "false";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \output_control_2a|tick_WAIT~1 (
// Equation(s):
// \output_control_2a|tick_WAIT~1_combout  = ( \output_control_2a|tick_WAIT~q  & ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( ((!\state_change_2a|state_reg [1]) # (\state_change_2a|state_reg [0])) # 
// (\state_change_2a|state_reg[2]~DUPLICATE_q ) ) ) ) # ( !\output_control_2a|tick_WAIT~q  & ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( (!\state_change_2a|state_reg[2]~DUPLICATE_q  & 
// (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14] & (\state_change_2a|state_reg [0] & !\state_change_2a|state_reg [1]))) ) ) ) # ( \output_control_2a|tick_WAIT~q  & ( !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( 
// ((!\state_change_2a|state_reg [1]) # (\state_change_2a|state_reg [0])) # (\state_change_2a|state_reg[2]~DUPLICATE_q ) ) ) )

	.dataa(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datab(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14]),
	.datac(!\state_change_2a|state_reg [0]),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(!\output_control_2a|tick_WAIT~q ),
	.dataf(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_WAIT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_WAIT~1 .extended_lut = "off";
defparam \output_control_2a|tick_WAIT~1 .lut_mask = 64'h0000FF5F0200FF5F;
defparam \output_control_2a|tick_WAIT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N2
dffeas \output_control_2a|tick_WAIT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|tick_WAIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|tick_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|tick_WAIT .is_wysiwyg = "true";
defparam \output_control_2a|tick_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \FSM_2a|Mux1~0 (
// Equation(s):
// \FSM_2a|Mux1~0_combout  = ( !\state_change_2a|state_reg [0] & ( \state_change_2a|state_reg[2]~DUPLICATE_q  & ( (\output_control_2a|tick_CRC~q  & !\state_change_2a|state_reg [1]) ) ) ) # ( \state_change_2a|state_reg [0] & ( 
// !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( (!\state_change_2a|state_reg [1] & ((\output_control_2a|tick_WAIT~q ))) # (\state_change_2a|state_reg [1] & (!\output_control_2a|tick_NEXT~q )) ) ) ) # ( !\state_change_2a|state_reg [0] & ( 
// !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( \state_change_2a|state_reg [1] ) ) )

	.dataa(!\output_control_2a|tick_CRC~q ),
	.datab(!\state_change_2a|state_reg [1]),
	.datac(!\output_control_2a|tick_NEXT~q ),
	.datad(!\output_control_2a|tick_WAIT~q ),
	.datae(!\state_change_2a|state_reg [0]),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2a|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2a|Mux1~0 .extended_lut = "off";
defparam \FSM_2a|Mux1~0 .lut_mask = 64'h333330FC44440000;
defparam \FSM_2a|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \FSM_2a|state_next[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2a|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2a|state_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2a|state_next[1] .is_wysiwyg = "true";
defparam \FSM_2a|state_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \state_change_2a|state_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2a|state_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2a|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2a|state_reg[1] .is_wysiwyg = "true";
defparam \state_change_2a|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \state_change_2a|state_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2a|state_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2a|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2a|state_reg[2] .is_wysiwyg = "true";
defparam \state_change_2a|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \output_control_2a|tick_WAIT~0 (
// Equation(s):
// \output_control_2a|tick_WAIT~0_combout  = ( !\state_change_2a|state_reg [2] & ( !\state_change_2a|state_reg [1] ) )

	.dataa(gnd),
	.datab(!\state_change_2a|state_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_WAIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_WAIT~0 .extended_lut = "off";
defparam \output_control_2a|tick_WAIT~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \output_control_2a|tick_WAIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \output_control_2a|counter[1]~0 (
// Equation(s):
// \output_control_2a|counter[1]~0_combout  = ( \state_change_2a|state_reg [0] & ( (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14] & \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]) ) ) # ( !\state_change_2a|state_reg [0] & 
// ( \output_control_2a|tick_WAIT~0_combout  ) )

	.dataa(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14]),
	.datab(gnd),
	.datac(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]),
	.datad(!\output_control_2a|tick_WAIT~0_combout ),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|counter[1]~0 .extended_lut = "off";
defparam \output_control_2a|counter[1]~0 .lut_mask = 64'h00FF00FF05050505;
defparam \output_control_2a|counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \output_control_2a|Mux20~0 (
// Equation(s):
// \output_control_2a|Mux20~0_combout  = ( !\output_control_2a|counter[1]~0_combout  & ( !\output_control_2a|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2a|counter [0]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux20~0 .extended_lut = "off";
defparam \output_control_2a|Mux20~0 .lut_mask = 64'hFF00FF0000000000;
defparam \output_control_2a|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \output_control_2a|counter[1]~1 (
// Equation(s):
// \output_control_2a|counter[1]~1_combout  = ( \state_change_2a|state_reg[2]~DUPLICATE_q  & ( (!\state_change_2a|state_reg [0] & !\state_change_2a|state_reg [1]) ) ) # ( !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( (!\state_change_2a|state_reg [0]) # 
// (!\state_change_2a|state_reg [1]) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|counter[1]~1 .extended_lut = "off";
defparam \output_control_2a|counter[1]~1 .lut_mask = 64'hFAFAFAFAA0A0A0A0;
defparam \output_control_2a|counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \output_control_2a|counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[0] .is_wysiwyg = "true";
defparam \output_control_2a|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \output_control_2a|Mux19~0 (
// Equation(s):
// \output_control_2a|Mux19~0_combout  = ( \output_control_2a|counter [0] & ( (!\output_control_2a|counter[1]~0_combout  & !\output_control_2a|counter [1]) ) ) # ( !\output_control_2a|counter [0] & ( (!\output_control_2a|counter[1]~0_combout  & 
// \output_control_2a|counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|counter[1]~0_combout ),
	.datad(!\output_control_2a|counter [1]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux19~0 .extended_lut = "off";
defparam \output_control_2a|Mux19~0 .lut_mask = 64'h00F000F0F000F000;
defparam \output_control_2a|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \output_control_2a|counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[1] .is_wysiwyg = "true";
defparam \output_control_2a|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \output_control_2a|Mux18~0 (
// Equation(s):
// \output_control_2a|Mux18~0_combout  = ( !\output_control_2a|counter[1]~0_combout  & ( !\output_control_2a|counter [2] $ (((!\output_control_2a|counter [0]) # (!\output_control_2a|counter [1]))) ) )

	.dataa(!\output_control_2a|counter [0]),
	.datab(gnd),
	.datac(!\output_control_2a|counter [1]),
	.datad(!\output_control_2a|counter [2]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux18~0 .extended_lut = "off";
defparam \output_control_2a|Mux18~0 .lut_mask = 64'h05FA05FA00000000;
defparam \output_control_2a|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \output_control_2a|counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[2] .is_wysiwyg = "true";
defparam \output_control_2a|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \output_control_2a|Mux17~0 (
// Equation(s):
// \output_control_2a|Mux17~0_combout  = ( \output_control_2a|counter [0] & ( (!\output_control_2a|counter[1]~0_combout  & (!\output_control_2a|counter [3] $ (((!\output_control_2a|counter [2]) # (!\output_control_2a|counter [1]))))) ) ) # ( 
// !\output_control_2a|counter [0] & ( (!\output_control_2a|counter[1]~0_combout  & \output_control_2a|counter [3]) ) )

	.dataa(!\output_control_2a|counter [2]),
	.datab(!\output_control_2a|counter [1]),
	.datac(!\output_control_2a|counter[1]~0_combout ),
	.datad(!\output_control_2a|counter [3]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux17~0 .extended_lut = "off";
defparam \output_control_2a|Mux17~0 .lut_mask = 64'h00F000F010E010E0;
defparam \output_control_2a|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \output_control_2a|counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[3] .is_wysiwyg = "true";
defparam \output_control_2a|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \output_control_2a|Add1~0 (
// Equation(s):
// \output_control_2a|Add1~0_combout  = (\output_control_2a|counter [0] & (\output_control_2a|counter [1] & (\output_control_2a|counter [3] & \output_control_2a|counter [2])))

	.dataa(!\output_control_2a|counter [0]),
	.datab(!\output_control_2a|counter [1]),
	.datac(!\output_control_2a|counter [3]),
	.datad(!\output_control_2a|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add1~0 .extended_lut = "off";
defparam \output_control_2a|Add1~0 .lut_mask = 64'h0001000100010001;
defparam \output_control_2a|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \output_control_2a|Mux16~0 (
// Equation(s):
// \output_control_2a|Mux16~0_combout  = ( \output_control_2a|Add1~0_combout  & ( (!\output_control_2a|counter[1]~0_combout  & !\output_control_2a|counter [4]) ) ) # ( !\output_control_2a|Add1~0_combout  & ( (!\output_control_2a|counter[1]~0_combout  & 
// \output_control_2a|counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|counter[1]~0_combout ),
	.datad(!\output_control_2a|counter [4]),
	.datae(gnd),
	.dataf(!\output_control_2a|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux16~0 .extended_lut = "off";
defparam \output_control_2a|Mux16~0 .lut_mask = 64'h00F000F0F000F000;
defparam \output_control_2a|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \output_control_2a|counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[4] .is_wysiwyg = "true";
defparam \output_control_2a|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \output_control_2a|Mux15~0 (
// Equation(s):
// \output_control_2a|Mux15~0_combout  = ( \output_control_2a|Add1~0_combout  & ( (!\output_control_2a|counter[1]~0_combout  & (!\output_control_2a|counter [4] $ (!\output_control_2a|counter [5]))) ) ) # ( !\output_control_2a|Add1~0_combout  & ( 
// (!\output_control_2a|counter[1]~0_combout  & \output_control_2a|counter [5]) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|counter [4]),
	.datac(!\output_control_2a|counter[1]~0_combout ),
	.datad(!\output_control_2a|counter [5]),
	.datae(gnd),
	.dataf(!\output_control_2a|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux15~0 .extended_lut = "off";
defparam \output_control_2a|Mux15~0 .lut_mask = 64'h00F000F030C030C0;
defparam \output_control_2a|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \output_control_2a|counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|counter[5] .is_wysiwyg = "true";
defparam \output_control_2a|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \output_control_2a|Equal2~0 (
// Equation(s):
// \output_control_2a|Equal2~0_combout  = ( !\output_control_2a|counter [1] & ( \output_control_2a|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2a|counter [0]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal2~0 .extended_lut = "off";
defparam \output_control_2a|Equal2~0 .lut_mask = 64'h00FF00FF00000000;
defparam \output_control_2a|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \output_control_2a|Equal2~1 (
// Equation(s):
// \output_control_2a|Equal2~1_combout  = ( !\output_control_2a|counter [3] & ( (!\output_control_2a|counter [5] & (!\output_control_2a|counter [4] & (\output_control_2a|Equal2~0_combout  & \output_control_2a|counter [2]))) ) )

	.dataa(!\output_control_2a|counter [5]),
	.datab(!\output_control_2a|counter [4]),
	.datac(!\output_control_2a|Equal2~0_combout ),
	.datad(!\output_control_2a|counter [2]),
	.datae(gnd),
	.dataf(!\output_control_2a|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal2~1 .extended_lut = "off";
defparam \output_control_2a|Equal2~1 .lut_mask = 64'h0008000800000000;
defparam \output_control_2a|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \output_control_2a|wren~0 (
// Equation(s):
// \output_control_2a|wren~0_combout  = ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( (\output_control_2a|wren~q  & ((!\output_control_2a|tick_WAIT~0_combout ) # ((\state_change_2a|state_reg [0] & 
// !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14])))) ) ) # ( !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( (!\state_change_2a|state_reg [0] & ((!\output_control_2a|tick_WAIT~0_combout  & ((\output_control_2a|wren~q 
// ))) # (\output_control_2a|tick_WAIT~0_combout  & (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14])))) # (\state_change_2a|state_reg [0] & (((\output_control_2a|wren~q )))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14]),
	.datac(!\output_control_2a|tick_WAIT~0_combout ),
	.datad(!\output_control_2a|wren~q ),
	.datae(gnd),
	.dataf(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|wren~0 .extended_lut = "off";
defparam \output_control_2a|wren~0 .lut_mask = 64'h02F702F700F400F4;
defparam \output_control_2a|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \output_control_2a|wren (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|wren .is_wysiwyg = "true";
defparam \output_control_2a|wren .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \datain[0]~input (
	.i(datain[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[0]~input_o ));
// synopsys translate_off
defparam \datain[0]~input .bus_hold = "false";
defparam \datain[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X20_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] (
	.datain(\datain[0]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [0]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [0]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] .use_clkn = "false";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \output_control_2a|tick_LAST~0 (
// Equation(s):
// \output_control_2a|tick_LAST~0_combout  = ( !\state_change_2a|state_reg [0] & ( (!\state_change_2a|state_reg [1] & \output_control_2a|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\state_change_2a|state_reg [1]),
	.datac(!\output_control_2a|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_LAST~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_LAST~0 .extended_lut = "off";
defparam \output_control_2a|tick_LAST~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \output_control_2a|tick_LAST~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \output_control_2a|address[0]~0 (
// Equation(s):
// \output_control_2a|address[0]~0_combout  = ( \output_control_2a|counter [0] & ( (\output_control_2a|counter [2] & \output_control_2a|counter [3]) ) ) # ( !\output_control_2a|counter [0] & ( (\output_control_2a|counter [2] & (\output_control_2a|counter [1] 
// & \output_control_2a|counter [3])) ) )

	.dataa(!\output_control_2a|counter [2]),
	.datab(!\output_control_2a|counter [1]),
	.datac(!\output_control_2a|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|address[0]~0 .extended_lut = "off";
defparam \output_control_2a|address[0]~0 .lut_mask = 64'h0101010105050505;
defparam \output_control_2a|address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \output_control_2a|address[0]~1 (
// Equation(s):
// \output_control_2a|address[0]~1_combout  = (!\output_control_2a|counter [5] & (!\output_control_2a|counter [4] & (!\output_control_2a|address[0]~0_combout  & !\state_change_2a|state_reg [1])))

	.dataa(!\output_control_2a|counter [5]),
	.datab(!\output_control_2a|counter [4]),
	.datac(!\output_control_2a|address[0]~0_combout ),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|address[0]~1 .extended_lut = "off";
defparam \output_control_2a|address[0]~1 .lut_mask = 64'h8000800080008000;
defparam \output_control_2a|address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \output_control_2a|address[0]~2 (
// Equation(s):
// \output_control_2a|address[0]~2_combout  = ( \output_control_2a|address[0]~1_combout  & ( (!\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\output_control_2a|tick_LAST~0_combout ) ) ) # ( !\output_control_2a|address[0]~1_combout  & ( 
// (!\state_change_2a|state_reg [0] & ((!\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\output_control_2a|tick_LAST~0_combout ))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\output_control_2a|tick_LAST~0_combout ),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|address[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|address[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|address[0]~2 .extended_lut = "off";
defparam \output_control_2a|address[0]~2 .lut_mask = 64'hA2A2A2A2F3F3F3F3;
defparam \output_control_2a|address[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N43
dffeas \output_control_2a|address[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[0] .is_wysiwyg = "true";
defparam \output_control_2a|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \output_control_2a|Mux58~0 (
// Equation(s):
// \output_control_2a|Mux58~0_combout  = (!\output_control_2a|address [0] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0])))

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\output_control_2a|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux58~0 .extended_lut = "off";
defparam \output_control_2a|Mux58~0 .lut_mask = 64'h7700770077007700;
defparam \output_control_2a|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \output_control_2a|address[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N50
dffeas \output_control_2a|address[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[1] .is_wysiwyg = "true";
defparam \output_control_2a|address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \output_control_2a|Mux57~0 (
// Equation(s):
// \output_control_2a|Mux57~0_combout  = ( \output_control_2a|address [0] & ( (!\output_control_2a|address [1] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0]))) ) ) # ( !\output_control_2a|address [0] & ( 
// (\output_control_2a|address [1] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0]))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(!\output_control_2a|address [1]),
	.datae(gnd),
	.dataf(!\output_control_2a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux57~0 .extended_lut = "off";
defparam \output_control_2a|Mux57~0 .lut_mask = 64'h005F005F5F005F00;
defparam \output_control_2a|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N49
dffeas \output_control_2a|address[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \output_control_2a|Mux56~0 (
// Equation(s):
// \output_control_2a|Mux56~0_combout  = ( \output_control_2a|address [0] & ( (!\state_change_2a|state_reg [0] & (\state_change_2a|state_reg[2]~DUPLICATE_q  & (!\output_control_2a|address [1] $ (!\output_control_2a|address [2])))) # 
// (\state_change_2a|state_reg [0] & ((!\output_control_2a|address [1] $ (!\output_control_2a|address [2])))) ) ) # ( !\output_control_2a|address [0] & ( (\output_control_2a|address [2] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # 
// (\state_change_2a|state_reg [0]))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datac(!\output_control_2a|address [1]),
	.datad(!\output_control_2a|address [2]),
	.datae(gnd),
	.dataf(!\output_control_2a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux56~0 .extended_lut = "off";
defparam \output_control_2a|Mux56~0 .lut_mask = 64'h0077007707700770;
defparam \output_control_2a|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N46
dffeas \output_control_2a|address[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[2] .is_wysiwyg = "true";
defparam \output_control_2a|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \output_control_2a|Mux55~0 (
// Equation(s):
// \output_control_2a|Mux55~0_combout  = ( \output_control_2a|address [3] & ( \output_control_2a|address [0] & ( (!\state_change_2a|state_reg [0] & (\state_change_2a|state_reg[2]~DUPLICATE_q  & ((!\output_control_2a|address [1]) # 
// (!\output_control_2a|address [2])))) # (\state_change_2a|state_reg [0] & (((!\output_control_2a|address [1]) # (!\output_control_2a|address [2])))) ) ) ) # ( !\output_control_2a|address [3] & ( \output_control_2a|address [0] & ( 
// (\output_control_2a|address [1] & (\output_control_2a|address [2] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0])))) ) ) ) # ( \output_control_2a|address [3] & ( !\output_control_2a|address [0] & ( 
// (\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0]) ) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datac(!\output_control_2a|address [1]),
	.datad(!\output_control_2a|address [2]),
	.datae(!\output_control_2a|address [3]),
	.dataf(!\output_control_2a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux55~0 .extended_lut = "off";
defparam \output_control_2a|Mux55~0 .lut_mask = 64'h0000777700077770;
defparam \output_control_2a|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N25
dffeas \output_control_2a|address[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[3] .is_wysiwyg = "true";
defparam \output_control_2a|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \output_control_2a|Add2~0 (
// Equation(s):
// \output_control_2a|Add2~0_combout  = ( \output_control_2a|address [0] & ( (\output_control_2a|address [1] & (\output_control_2a|address [2] & \output_control_2a|address [3])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|address [1]),
	.datac(!\output_control_2a|address [2]),
	.datad(!\output_control_2a|address [3]),
	.datae(gnd),
	.dataf(!\output_control_2a|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add2~0 .extended_lut = "off";
defparam \output_control_2a|Add2~0 .lut_mask = 64'h0000000000030003;
defparam \output_control_2a|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \output_control_2a|Mux54~0 (
// Equation(s):
// \output_control_2a|Mux54~0_combout  = ( \output_control_2a|Add2~0_combout  & ( (!\output_control_2a|address [4] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0]))) ) ) # ( !\output_control_2a|Add2~0_combout  & ( 
// (\output_control_2a|address [4] & ((\state_change_2a|state_reg[2]~DUPLICATE_q ) # (\state_change_2a|state_reg [0]))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(!\output_control_2a|address [4]),
	.datae(gnd),
	.dataf(!\output_control_2a|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux54~0 .extended_lut = "off";
defparam \output_control_2a|Mux54~0 .lut_mask = 64'h005F005F5F005F00;
defparam \output_control_2a|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N31
dffeas \output_control_2a|address[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|address[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|address[4] .is_wysiwyg = "true";
defparam \output_control_2a|address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N35
dffeas \state_change_2b|state_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2b|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2b|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2b|state_reg[0] .is_wysiwyg = "true";
defparam \state_change_2b|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \output_control_2b|Mux58~0 (
// Equation(s):
// \output_control_2b|Mux58~0_combout  = ( \state_change_2b|state_reg [2] & ( !\output_control_2b|address [0] ) ) # ( !\state_change_2b|state_reg [2] & ( (\state_change_2b|state_reg [0] & !\output_control_2b|address [0]) ) )

	.dataa(!\state_change_2b|state_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2b|address [0]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux58~0 .extended_lut = "off";
defparam \output_control_2b|Mux58~0 .lut_mask = 64'h55005500FF00FF00;
defparam \output_control_2b|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \output_control_2b|Add0~125 (
// Equation(s):
// \output_control_2b|Add0~125_sumout  = SUM(( \output_control_2b|i [0] ) + ( VCC ) + ( !VCC ))
// \output_control_2b|Add0~126  = CARRY(( \output_control_2b|i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~125_sumout ),
	.cout(\output_control_2b|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~125 .extended_lut = "off";
defparam \output_control_2b|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \output_control_2b|Mux57~0 (
// Equation(s):
// \output_control_2b|Mux57~0_combout  = ( \state_change_2b|state_reg [2] & ( !\output_control_2b|address [0] $ (!\output_control_2b|address [1]) ) ) # ( !\state_change_2b|state_reg [2] & ( (\state_change_2b|state_reg [0] & (!\output_control_2b|address [0] $ 
// (!\output_control_2b|address [1]))) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|address [0]),
	.datac(!\state_change_2b|state_reg [0]),
	.datad(!\output_control_2b|address [1]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux57~0 .extended_lut = "off";
defparam \output_control_2b|Mux57~0 .lut_mask = 64'h030C030C33CC33CC;
defparam \output_control_2b|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N37
dffeas \output_control_2b|address[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|address[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[1] .is_wysiwyg = "true";
defparam \output_control_2b|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \output_control_2b|address[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|address[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[2] .is_wysiwyg = "true";
defparam \output_control_2b|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \output_control_2b|Mux56~0 (
// Equation(s):
// \output_control_2b|Mux56~0_combout  = ( \state_change_2b|state_reg [2] & ( !\output_control_2b|address [2] $ (((!\output_control_2b|address [1]) # (!\output_control_2b|address [0]))) ) ) # ( !\state_change_2b|state_reg [2] & ( (\state_change_2b|state_reg 
// [0] & (!\output_control_2b|address [2] $ (((!\output_control_2b|address [1]) # (!\output_control_2b|address [0]))))) ) )

	.dataa(!\state_change_2b|state_reg [0]),
	.datab(!\output_control_2b|address [1]),
	.datac(!\output_control_2b|address [0]),
	.datad(!\output_control_2b|address [2]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux56~0 .extended_lut = "off";
defparam \output_control_2b|Mux56~0 .lut_mask = 64'h0154015403FC03FC;
defparam \output_control_2b|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N16
dffeas \output_control_2b|address[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|address[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \output_control_2b|Add2~0 (
// Equation(s):
// \output_control_2b|Add2~0_combout  = ( \output_control_2b|address [0] & ( (\output_control_2b|address [2] & \output_control_2b|address [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|address [2]),
	.datad(!\output_control_2b|address [1]),
	.datae(gnd),
	.dataf(!\output_control_2b|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add2~0 .extended_lut = "off";
defparam \output_control_2b|Add2~0 .lut_mask = 64'h00000000000F000F;
defparam \output_control_2b|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \output_control_2b|Mux55~0 (
// Equation(s):
// \output_control_2b|Mux55~0_combout  = ( \state_change_2b|state_reg [2] & ( !\output_control_2b|Add2~0_combout  $ (!\output_control_2b|address [3]) ) ) # ( !\state_change_2b|state_reg [2] & ( (\state_change_2b|state_reg [0] & 
// (!\output_control_2b|Add2~0_combout  $ (!\output_control_2b|address [3]))) ) )

	.dataa(!\state_change_2b|state_reg [0]),
	.datab(gnd),
	.datac(!\output_control_2b|Add2~0_combout ),
	.datad(!\output_control_2b|address [3]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux55~0 .extended_lut = "off";
defparam \output_control_2b|Mux55~0 .lut_mask = 64'h055005500FF00FF0;
defparam \output_control_2b|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N14
dffeas \output_control_2b|address[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|address[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[3] .is_wysiwyg = "true";
defparam \output_control_2b|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \output_control_2b|Mux19~0 (
// Equation(s):
// \output_control_2b|Mux19~0_combout  = (!\output_control_2b|counter[5]~0_combout  & (!\output_control_2b|counter [0] $ (!\output_control_2b|counter [1])))

	.dataa(!\output_control_2b|counter[5]~0_combout ),
	.datab(!\output_control_2b|counter [0]),
	.datac(gnd),
	.datad(!\output_control_2b|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux19~0 .extended_lut = "off";
defparam \output_control_2b|Mux19~0 .lut_mask = 64'h2288228822882288;
defparam \output_control_2b|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \output_control_2b|counter[5]~1 (
// Equation(s):
// \output_control_2b|counter[5]~1_combout  = ( \state_change_2b|state_reg [2] & ( (!\state_change_2b|state_reg [0] & !\state_change_2b|state_reg [1]) ) ) # ( !\state_change_2b|state_reg [2] & ( (!\state_change_2b|state_reg [0]) # 
// (!\state_change_2b|state_reg [1]) ) )

	.dataa(gnd),
	.datab(!\state_change_2b|state_reg [0]),
	.datac(!\state_change_2b|state_reg [1]),
	.datad(gnd),
	.datae(!\state_change_2b|state_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|counter[5]~1 .extended_lut = "off";
defparam \output_control_2b|counter[5]~1 .lut_mask = 64'hFCFCC0C0FCFCC0C0;
defparam \output_control_2b|counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N5
dffeas \output_control_2b|counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[1] .is_wysiwyg = "true";
defparam \output_control_2b|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \output_control_2b|Equal2~0 (
// Equation(s):
// \output_control_2b|Equal2~0_combout  = ( \output_control_2b|counter [0] & ( !\output_control_2b|counter [1] ) )

	.dataa(!\output_control_2b|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal2~0 .extended_lut = "off";
defparam \output_control_2b|Equal2~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \output_control_2b|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \output_control_2b|Mux54~0 (
// Equation(s):
// \output_control_2b|Mux54~0_combout  = !\output_control_2b|address [4] $ (((\output_control_2b|address [3] & (\output_control_2b|Add2~0_combout  & \output_control_2b|Equal2~0_combout ))))

	.dataa(!\output_control_2b|address [4]),
	.datab(!\output_control_2b|address [3]),
	.datac(!\output_control_2b|Add2~0_combout ),
	.datad(!\output_control_2b|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux54~0 .extended_lut = "off";
defparam \output_control_2b|Mux54~0 .lut_mask = 64'hAAA9AAA9AAA9AAA9;
defparam \output_control_2b|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N57
cyclonev_lcell_comb \output_control_2b|Mux54~1 (
// Equation(s):
// \output_control_2b|Mux54~1_combout  = ( \output_control_2b|always0~0_combout  & ( !\output_control_2b|address [4] $ (((\output_control_2b|address [3] & \output_control_2b|Add2~0_combout ))) ) ) # ( !\output_control_2b|always0~0_combout  & ( 
// !\output_control_2b|address [4] ) )

	.dataa(!\output_control_2b|address [4]),
	.datab(gnd),
	.datac(!\output_control_2b|address [3]),
	.datad(!\output_control_2b|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_2b|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux54~1 .extended_lut = "off";
defparam \output_control_2b|Mux54~1 .lut_mask = 64'hAAAAAAAAAAA5AAA5;
defparam \output_control_2b|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \output_control_2b|address[4]~1 (
// Equation(s):
// \output_control_2b|address[4]~1_combout  = ( \output_control_2b|address [4] & ( \state_change_2b|state_reg [2] & ( (!\output_control_2b|Mux54~0_combout ) # ((\state_change_2b|state_reg [0]) # (\state_change_2b|state_reg [1])) ) ) ) # ( 
// !\output_control_2b|address [4] & ( \state_change_2b|state_reg [2] & ( (!\output_control_2b|Mux54~0_combout  & (!\state_change_2b|state_reg [1] & !\state_change_2b|state_reg [0])) ) ) ) # ( \output_control_2b|address [4] & ( !\state_change_2b|state_reg 
// [2] & ( (\state_change_2b|state_reg [0] & ((!\output_control_2b|Mux54~1_combout ) # (\state_change_2b|state_reg [1]))) ) ) ) # ( !\output_control_2b|address [4] & ( !\state_change_2b|state_reg [2] & ( (!\state_change_2b|state_reg [1] & 
// (\state_change_2b|state_reg [0] & !\output_control_2b|Mux54~1_combout )) ) ) )

	.dataa(!\output_control_2b|Mux54~0_combout ),
	.datab(!\state_change_2b|state_reg [1]),
	.datac(!\state_change_2b|state_reg [0]),
	.datad(!\output_control_2b|Mux54~1_combout ),
	.datae(!\output_control_2b|address [4]),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|address[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|address[4]~1 .extended_lut = "off";
defparam \output_control_2b|address[4]~1 .lut_mask = 64'h0C000F038080BFBF;
defparam \output_control_2b|address[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \output_control_2b|address[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|address[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[4] .is_wysiwyg = "true";
defparam \output_control_2b|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \output_control_2b|address[4]~_wirecell (
// Equation(s):
// \output_control_2b|address[4]~_wirecell_combout  = ( !\output_control_2b|address [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|address[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|address[4]~_wirecell .extended_lut = "off";
defparam \output_control_2b|address[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_2b|address[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \datain[1]~input (
	.i(datain[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[1]~input_o ));
// synopsys translate_off
defparam \datain[1]~input .bus_hold = "false";
defparam \datain[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X20_Y0_N65
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] (
	.datain(\datain[1]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [1]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [1]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \datain[2]~input (
	.i(datain[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[2]~input_o ));
// synopsys translate_off
defparam \datain[2]~input .bus_hold = "false";
defparam \datain[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X14_Y0_N31
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] (
	.datain(\datain[2]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [2]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [2]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \datain[3]~input (
	.i(datain[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[3]~input_o ));
// synopsys translate_off
defparam \datain[3]~input .bus_hold = "false";
defparam \datain[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X16_Y0_N65
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] (
	.datain(\datain[3]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [3]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [3]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \datain[4]~input (
	.i(datain[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[4]~input_o ));
// synopsys translate_off
defparam \datain[4]~input .bus_hold = "false";
defparam \datain[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X14_Y0_N65
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] (
	.datain(\datain[4]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [4]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [4]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \datain[5]~input (
	.i(datain[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[5]~input_o ));
// synopsys translate_off
defparam \datain[5]~input .bus_hold = "false";
defparam \datain[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X16_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] (
	.datain(\datain[5]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [5]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [5]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \datain[6]~input (
	.i(datain[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[6]~input_o ));
// synopsys translate_off
defparam \datain[6]~input .bus_hold = "false";
defparam \datain[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X14_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] (
	.datain(\datain[6]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [6]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [6]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \datain[7]~input (
	.i(datain[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[7]~input_o ));
// synopsys translate_off
defparam \datain[7]~input .bus_hold = "false";
defparam \datain[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X10_Y0_N105
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] (
	.datain(\datain[7]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [7]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [7]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \datain[8]~input (
	.i(datain[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[8]~input_o ));
// synopsys translate_off
defparam \datain[8]~input .bus_hold = "false";
defparam \datain[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X8_Y0_N14
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] (
	.datain(\datain[8]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [8]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [8]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \datain[9]~input (
	.i(datain[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[9]~input_o ));
// synopsys translate_off
defparam \datain[9]~input .bus_hold = "false";
defparam \datain[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X12_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] (
	.datain(\datain[9]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [9]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [9]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \datain[10]~input (
	.i(datain[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[10]~input_o ));
// synopsys translate_off
defparam \datain[10]~input .bus_hold = "false";
defparam \datain[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X8_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] (
	.datain(\datain[10]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [10]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [10]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \datain[11]~input (
	.i(datain[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[11]~input_o ));
// synopsys translate_off
defparam \datain[11]~input .bus_hold = "false";
defparam \datain[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X6_Y0_N31
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] (
	.datain(\datain[11]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [11]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [11]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \datain[12]~input (
	.i(datain[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[12]~input_o ));
// synopsys translate_off
defparam \datain[12]~input .bus_hold = "false";
defparam \datain[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X4_Y0_N48
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] (
	.datain(\datain[12]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [12]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [12]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] .use_clkn = "false";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \datain[13]~input (
	.i(datain[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[13]~input_o ));
// synopsys translate_off
defparam \datain[13]~input .bus_hold = "false";
defparam \datain[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X6_Y0_N14
cyclonev_ddio_in \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] (
	.datain(\datain[13]~input_o ),
	.clk(\clkin~inputCLKENA0_outclk ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [13]),
	.regouthi(\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [13]),
	.dfflo());
// synopsys translate_off
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .async_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .power_up = "low";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .sync_mode = "none";
defparam \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] .use_clkn = "false";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\output_control_2a|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\output_control_2b|wren~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [13],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [12],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [11],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [10],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [9],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [8],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [7],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [6],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [5],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [4],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [3],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [2],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [1],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [0]}),
	.portaaddr({\output_control_2a|address [4],\output_control_2a|address [3],\output_control_2a|address [2],\output_control_2a|address[1]~DUPLICATE_q ,\output_control_2a|address[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [13],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [12],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [11],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [10],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [9],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [8],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [7],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [6],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [5],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [4],
\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [3],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [2],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [1],\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [0]}),
	.portbaddr({\output_control_2b|address[4]~_wirecell_combout ,\output_control_2b|address [3],\output_control_2b|address[2]~DUPLICATE_q ,\output_control_2b|address [1],\output_control_2b|address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM2:RAM2_inst|altsyncram:altsyncram_component|altsyncram_k4m2:auto_generated|ALTSYNCRAM";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \output_control_2b|Mux3~0 (
// Equation(s):
// \output_control_2b|Mux3~0_combout  = ( \state_change_2b|state_reg [1] & ( !\output_control_2b|poly_div [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2b|poly_div [12]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux3~0 .extended_lut = "off";
defparam \output_control_2b|Mux3~0 .lut_mask = 64'h00000000FF00FF00;
defparam \output_control_2b|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \output_control_2b|poly_div[9]~0 (
// Equation(s):
// \output_control_2b|poly_div[9]~0_combout  = ( \state_change_2b|state_reg[0]~DUPLICATE_q  & ( (\output_control_2b|Mux0~4_combout  & (!\state_change_2b|state_reg [2] & (\state_change_2b|state_reg [1] & !\output_control_2b|Equal3~6_combout ))) ) ) # ( 
// !\state_change_2b|state_reg[0]~DUPLICATE_q  & ( !\state_change_2b|state_reg [1] ) )

	.dataa(!\output_control_2b|Mux0~4_combout ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\state_change_2b|state_reg [1]),
	.datad(!\output_control_2b|Equal3~6_combout ),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|poly_div[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|poly_div[9]~0 .extended_lut = "off";
defparam \output_control_2b|poly_div[9]~0 .lut_mask = 64'hF0F0F0F004000400;
defparam \output_control_2b|poly_div[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \output_control_2b|poly_div[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[11] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \output_control_2b|Mux4~0 (
// Equation(s):
// \output_control_2b|Mux4~0_combout  = (\state_change_2b|state_reg [1] & \output_control_2b|poly_div [11])

	.dataa(!\state_change_2b|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2b|poly_div [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux4~0 .extended_lut = "off";
defparam \output_control_2b|Mux4~0 .lut_mask = 64'h0055005500550055;
defparam \output_control_2b|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N22
dffeas \output_control_2b|poly_div[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[10] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \output_control_2b|Mux64~0 (
// Equation(s):
// \output_control_2b|Mux64~0_combout  = ( \output_control_2b|poly_div [10] & ( (!\output_control_2b|Equal3~6_combout  & (\output_control_2b|CRC_reg [10])) # (\output_control_2b|Equal3~6_combout  & ((\RAM2_inst|altsyncram_component|auto_generated|q_b [10]))) 
// ) ) # ( !\output_control_2b|poly_div [10] & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|CRC_reg [10])) # (\output_control_2b|Equal3~6_combout  & ((\RAM2_inst|altsyncram_component|auto_generated|q_b [10]))) ) )

	.dataa(!\output_control_2b|CRC_reg [10]),
	.datab(gnd),
	.datac(!\output_control_2b|Equal3~6_combout ),
	.datad(!\RAM2_inst|altsyncram_component|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux64~0 .extended_lut = "off";
defparam \output_control_2b|Mux64~0 .lut_mask = 64'hA0AFA0AF505F505F;
defparam \output_control_2b|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \output_control_2b|CRC_reg[10]~0 (
// Equation(s):
// \output_control_2b|CRC_reg[10]~0_combout  = ( \state_change_2b|state_reg[0]~DUPLICATE_q  & ( (!\state_change_2b|state_reg [2] & (\state_change_2b|state_reg [1] & ((!\output_control_2b|Mux0~4_combout ) # (\output_control_2b|Equal3~6_combout )))) ) ) # ( 
// !\state_change_2b|state_reg[0]~DUPLICATE_q  & ( (!\state_change_2b|state_reg [2] & !\state_change_2b|state_reg [1]) ) )

	.dataa(!\output_control_2b|Mux0~4_combout ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\output_control_2b|Equal3~6_combout ),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|CRC_reg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|CRC_reg[10]~0 .extended_lut = "off";
defparam \output_control_2b|CRC_reg[10]~0 .lut_mask = 64'hCC00CC00008C008C;
defparam \output_control_2b|CRC_reg[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N10
dffeas \output_control_2b|CRC_reg[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[10] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \output_control_2b|Mux5~0 (
// Equation(s):
// \output_control_2b|Mux5~0_combout  = ( \output_control_2b|poly_div [10] & ( \state_change_2b|state_reg [1] ) )

	.dataa(!\state_change_2b|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux5~0 .extended_lut = "off";
defparam \output_control_2b|Mux5~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_2b|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \output_control_2b|poly_div[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[9] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \output_control_2b|poly_div[9]~_wirecell (
// Equation(s):
// \output_control_2b|poly_div[9]~_wirecell_combout  = ( !\output_control_2b|poly_div [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|poly_div[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|poly_div[9]~_wirecell .extended_lut = "off";
defparam \output_control_2b|poly_div[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_2b|poly_div[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N35
dffeas \output_control_2b|poly_div[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|poly_div[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[8] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \output_control_2b|Mux66~0 (
// Equation(s):
// \output_control_2b|Mux66~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_b [8] & ( (!\output_control_2b|poly_div [8] $ (!\output_control_2b|CRC_reg [8])) # (\output_control_2b|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_b [8] & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|poly_div [8] $ (!\output_control_2b|CRC_reg [8]))) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|Equal3~6_combout ),
	.datac(!\output_control_2b|poly_div [8]),
	.datad(!\output_control_2b|CRC_reg [8]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux66~0 .extended_lut = "off";
defparam \output_control_2b|Mux66~0 .lut_mask = 64'h0CC00CC03FF33FF3;
defparam \output_control_2b|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N14
dffeas \output_control_2b|CRC_reg[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[8] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \output_control_2b|Mux65~0 (
// Equation(s):
// \output_control_2b|Mux65~0_combout  = ( \output_control_2b|poly_div [9] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [9]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [9])) ) 
// ) # ( !\output_control_2b|poly_div [9] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [9]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [9])) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(!\output_control_2b|CRC_reg [9]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux65~0 .extended_lut = "off";
defparam \output_control_2b|Mux65~0 .lut_mask = 64'hCF03CF0303CF03CF;
defparam \output_control_2b|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \output_control_2b|CRC_reg[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[9] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \output_control_2b|Mux63~0 (
// Equation(s):
// \output_control_2b|Mux63~0_combout  = ( \output_control_2b|poly_div [11] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [11]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [11])) 
// ) ) # ( !\output_control_2b|poly_div [11] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [11]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [11])) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(!\RAM2_inst|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(!\output_control_2b|CRC_reg [11]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux63~0 .extended_lut = "off";
defparam \output_control_2b|Mux63~0 .lut_mask = 64'hBB11BB1111BB11BB;
defparam \output_control_2b|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N43
dffeas \output_control_2b|CRC_reg[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[11] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \output_control_2b|Mux0~2 (
// Equation(s):
// \output_control_2b|Mux0~2_combout  = ( \output_control_2b|i [1] & ( \output_control_2b|i [0] & ( !\output_control_2b|CRC_reg [9] ) ) ) # ( !\output_control_2b|i [1] & ( \output_control_2b|i [0] & ( !\output_control_2b|CRC_reg [11] ) ) ) # ( 
// \output_control_2b|i [1] & ( !\output_control_2b|i [0] & ( !\output_control_2b|CRC_reg [8] ) ) ) # ( !\output_control_2b|i [1] & ( !\output_control_2b|i [0] & ( !\output_control_2b|CRC_reg [10] ) ) )

	.dataa(!\output_control_2b|CRC_reg [10]),
	.datab(!\output_control_2b|CRC_reg [8]),
	.datac(!\output_control_2b|CRC_reg [9]),
	.datad(!\output_control_2b|CRC_reg [11]),
	.datae(!\output_control_2b|i [1]),
	.dataf(!\output_control_2b|i [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux0~2 .extended_lut = "off";
defparam \output_control_2b|Mux0~2 .lut_mask = 64'hAAAACCCCFF00F0F0;
defparam \output_control_2b|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \output_control_2b|poly_div[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[7] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \output_control_2b|Mux67~0 (
// Equation(s):
// \output_control_2b|Mux67~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_b [7] & ( (!\output_control_2b|poly_div [7] $ (!\output_control_2b|CRC_reg [7])) # (\output_control_2b|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_b [7] & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|poly_div [7] $ (!\output_control_2b|CRC_reg [7]))) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|Equal3~6_combout ),
	.datac(!\output_control_2b|poly_div [7]),
	.datad(!\output_control_2b|CRC_reg [7]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux67~0 .extended_lut = "off";
defparam \output_control_2b|Mux67~0 .lut_mask = 64'h0CC00CC03FF33FF3;
defparam \output_control_2b|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N1
dffeas \output_control_2b|CRC_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[7] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N46
dffeas \output_control_2b|poly_div[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[6] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N40
dffeas \output_control_2b|poly_div[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[5] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N53
dffeas \output_control_2b|poly_div[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \output_control_2b|Mux70~0 (
// Equation(s):
// \output_control_2b|Mux70~0_combout  = ( \output_control_2b|poly_div[4]~DUPLICATE_q  & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|CRC_reg [4])) # (\output_control_2b|Equal3~6_combout  & 
// ((\RAM2_inst|altsyncram_component|auto_generated|q_b [4]))) ) ) # ( !\output_control_2b|poly_div[4]~DUPLICATE_q  & ( (!\output_control_2b|Equal3~6_combout  & (\output_control_2b|CRC_reg [4])) # (\output_control_2b|Equal3~6_combout  & 
// ((\RAM2_inst|altsyncram_component|auto_generated|q_b [4]))) ) )

	.dataa(!\output_control_2b|CRC_reg [4]),
	.datab(gnd),
	.datac(!\output_control_2b|Equal3~6_combout ),
	.datad(!\RAM2_inst|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux70~0 .extended_lut = "off";
defparam \output_control_2b|Mux70~0 .lut_mask = 64'h505F505FA0AFA0AF;
defparam \output_control_2b|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N5
dffeas \output_control_2b|CRC_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[4] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \output_control_2b|Mux69~0 (
// Equation(s):
// \output_control_2b|Mux69~0_combout  = ( \output_control_2b|poly_div [5] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [5]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [5])) ) 
// ) # ( !\output_control_2b|poly_div [5] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [5]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [5])) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\output_control_2b|CRC_reg [5]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux69~0 .extended_lut = "off";
defparam \output_control_2b|Mux69~0 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \output_control_2b|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \output_control_2b|CRC_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[5] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \output_control_2b|Mux68~0 (
// Equation(s):
// \output_control_2b|Mux68~0_combout  = ( \output_control_2b|poly_div [6] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [6]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [6])) ) 
// ) # ( !\output_control_2b|poly_div [6] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [6]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [6])) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [6]),
	.datad(!\output_control_2b|CRC_reg [6]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux68~0 .extended_lut = "off";
defparam \output_control_2b|Mux68~0 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \output_control_2b|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N50
dffeas \output_control_2b|CRC_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[6] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \output_control_2b|Mux0~1 (
// Equation(s):
// \output_control_2b|Mux0~1_combout  = ( \output_control_2b|CRC_reg [5] & ( \output_control_2b|CRC_reg [6] & ( (!\output_control_2b|i [0] & (((!\output_control_2b|CRC_reg [4] & \output_control_2b|i [1])))) # (\output_control_2b|i [0] & 
// (!\output_control_2b|CRC_reg [7] & ((!\output_control_2b|i [1])))) ) ) ) # ( !\output_control_2b|CRC_reg [5] & ( \output_control_2b|CRC_reg [6] & ( (!\output_control_2b|i [0] & (((!\output_control_2b|CRC_reg [4] & \output_control_2b|i [1])))) # 
// (\output_control_2b|i [0] & ((!\output_control_2b|CRC_reg [7]) # ((\output_control_2b|i [1])))) ) ) ) # ( \output_control_2b|CRC_reg [5] & ( !\output_control_2b|CRC_reg [6] & ( (!\output_control_2b|i [0] & (((!\output_control_2b|CRC_reg [4]) # 
// (!\output_control_2b|i [1])))) # (\output_control_2b|i [0] & (!\output_control_2b|CRC_reg [7] & ((!\output_control_2b|i [1])))) ) ) ) # ( !\output_control_2b|CRC_reg [5] & ( !\output_control_2b|CRC_reg [6] & ( (!\output_control_2b|i [0] & 
// (((!\output_control_2b|CRC_reg [4]) # (!\output_control_2b|i [1])))) # (\output_control_2b|i [0] & ((!\output_control_2b|CRC_reg [7]) # ((\output_control_2b|i [1])))) ) ) )

	.dataa(!\output_control_2b|CRC_reg [7]),
	.datab(!\output_control_2b|i [0]),
	.datac(!\output_control_2b|CRC_reg [4]),
	.datad(!\output_control_2b|i [1]),
	.datae(!\output_control_2b|CRC_reg [5]),
	.dataf(!\output_control_2b|CRC_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux0~1 .extended_lut = "off";
defparam \output_control_2b|Mux0~1 .lut_mask = 64'hEEF3EEC022F322C0;
defparam \output_control_2b|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \output_control_2b|Mux61~0 (
// Equation(s):
// \output_control_2b|Mux61~0_combout  = ( \output_control_2b|poly_div [13] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [13]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [13])) 
// ) ) # ( !\output_control_2b|poly_div [13] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [13]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [13])) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [13]),
	.datad(!\output_control_2b|CRC_reg [13]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux61~0 .extended_lut = "off";
defparam \output_control_2b|Mux61~0 .lut_mask = 64'hAF05AF0505AF05AF;
defparam \output_control_2b|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N38
dffeas \output_control_2b|CRC_reg[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[13] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \output_control_2b|Mux62~0 (
// Equation(s):
// \output_control_2b|Mux62~0_combout  = (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|poly_div [12] $ (!\output_control_2b|CRC_reg [12])))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [12]))

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(!\RAM2_inst|altsyncram_component|auto_generated|q_b [12]),
	.datac(!\output_control_2b|poly_div [12]),
	.datad(!\output_control_2b|CRC_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux62~0 .extended_lut = "off";
defparam \output_control_2b|Mux62~0 .lut_mask = 64'h1BB11BB11BB11BB1;
defparam \output_control_2b|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N41
dffeas \output_control_2b|CRC_reg[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[12] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \output_control_2b|Mux0~3 (
// Equation(s):
// \output_control_2b|Mux0~3_combout  = ( \output_control_2b|CRC_reg [12] & ( (\output_control_2b|i [1] & ((!\output_control_2b|i [0]) # (\output_control_2b|CRC_reg [13]))) ) ) # ( !\output_control_2b|CRC_reg [12] & ( (\output_control_2b|i [1] & 
// (\output_control_2b|CRC_reg [13] & \output_control_2b|i [0])) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|i [1]),
	.datac(!\output_control_2b|CRC_reg [13]),
	.datad(!\output_control_2b|i [0]),
	.datae(gnd),
	.dataf(!\output_control_2b|CRC_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux0~3 .extended_lut = "off";
defparam \output_control_2b|Mux0~3 .lut_mask = 64'h0003000333033303;
defparam \output_control_2b|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N52
dffeas \output_control_2b|poly_div[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[4] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N10
dffeas \output_control_2b|poly_div[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[3] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N52
dffeas \output_control_2b|poly_div[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[2] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N46
dffeas \output_control_2b|poly_div[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[1] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N40
dffeas \output_control_2b|poly_div[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2b|poly_div [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[0] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \output_control_2b|Mux74~0 (
// Equation(s):
// \output_control_2b|Mux74~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_b [0] & ( (!\output_control_2b|poly_div [0] $ (!\output_control_2b|CRC_reg [0])) # (\output_control_2b|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_b [0] & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|poly_div [0] $ (!\output_control_2b|CRC_reg [0]))) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2b|poly_div [0]),
	.datad(!\output_control_2b|CRC_reg [0]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux74~0 .extended_lut = "off";
defparam \output_control_2b|Mux74~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2b|Mux74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N35
dffeas \output_control_2b|CRC_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[0] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \output_control_2b|Mux72~0 (
// Equation(s):
// \output_control_2b|Mux72~0_combout  = (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|poly_div [2] $ (((!\output_control_2b|CRC_reg [2]))))) # (\output_control_2b|Equal3~6_combout  & (((\RAM2_inst|altsyncram_component|auto_generated|q_b 
// [2]))))

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(!\output_control_2b|poly_div [2]),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\output_control_2b|CRC_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux72~0 .extended_lut = "off";
defparam \output_control_2b|Mux72~0 .lut_mask = 64'h278D278D278D278D;
defparam \output_control_2b|Mux72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N56
dffeas \output_control_2b|CRC_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[2] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \output_control_2b|Mux71~0 (
// Equation(s):
// \output_control_2b|Mux71~0_combout  = ( \output_control_2b|poly_div [3] & ( (!\output_control_2b|Equal3~6_combout  & ((!\output_control_2b|CRC_reg [3]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [3])) ) 
// ) # ( !\output_control_2b|poly_div [3] & ( (!\output_control_2b|Equal3~6_combout  & ((\output_control_2b|CRC_reg [3]))) # (\output_control_2b|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_b [3])) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\output_control_2b|CRC_reg [3]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux71~0 .extended_lut = "off";
defparam \output_control_2b|Mux71~0 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \output_control_2b|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N59
dffeas \output_control_2b|CRC_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[3] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \output_control_2b|Mux73~0 (
// Equation(s):
// \output_control_2b|Mux73~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_b [1] & ( (!\output_control_2b|poly_div [1] $ (!\output_control_2b|CRC_reg [1])) # (\output_control_2b|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_b [1] & ( (!\output_control_2b|Equal3~6_combout  & (!\output_control_2b|poly_div [1] $ (!\output_control_2b|CRC_reg [1]))) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2b|poly_div [1]),
	.datad(!\output_control_2b|CRC_reg [1]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux73~0 .extended_lut = "off";
defparam \output_control_2b|Mux73~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2b|Mux73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \output_control_2b|CRC_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|CRC_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|CRC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|CRC_reg[1] .is_wysiwyg = "true";
defparam \output_control_2b|CRC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \output_control_2b|Mux0~0 (
// Equation(s):
// \output_control_2b|Mux0~0_combout  = ( \output_control_2b|CRC_reg [3] & ( \output_control_2b|CRC_reg [1] & ( (!\output_control_2b|i [0] & ((!\output_control_2b|i [1] & ((!\output_control_2b|CRC_reg [2]))) # (\output_control_2b|i [1] & 
// (!\output_control_2b|CRC_reg [0])))) ) ) ) # ( !\output_control_2b|CRC_reg [3] & ( \output_control_2b|CRC_reg [1] & ( (!\output_control_2b|i [0] & ((!\output_control_2b|i [1] & ((!\output_control_2b|CRC_reg [2]))) # (\output_control_2b|i [1] & 
// (!\output_control_2b|CRC_reg [0])))) # (\output_control_2b|i [0] & (((!\output_control_2b|i [1])))) ) ) ) # ( \output_control_2b|CRC_reg [3] & ( !\output_control_2b|CRC_reg [1] & ( (!\output_control_2b|i [0] & ((!\output_control_2b|i [1] & 
// ((!\output_control_2b|CRC_reg [2]))) # (\output_control_2b|i [1] & (!\output_control_2b|CRC_reg [0])))) # (\output_control_2b|i [0] & (((\output_control_2b|i [1])))) ) ) ) # ( !\output_control_2b|CRC_reg [3] & ( !\output_control_2b|CRC_reg [1] & ( 
// ((!\output_control_2b|i [1] & ((!\output_control_2b|CRC_reg [2]))) # (\output_control_2b|i [1] & (!\output_control_2b|CRC_reg [0]))) # (\output_control_2b|i [0]) ) ) )

	.dataa(!\output_control_2b|CRC_reg [0]),
	.datab(!\output_control_2b|i [0]),
	.datac(!\output_control_2b|CRC_reg [2]),
	.datad(!\output_control_2b|i [1]),
	.datae(!\output_control_2b|CRC_reg [3]),
	.dataf(!\output_control_2b|CRC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux0~0 .extended_lut = "off";
defparam \output_control_2b|Mux0~0 .lut_mask = 64'hF3BBC0BBF388C088;
defparam \output_control_2b|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N29
dffeas \output_control_2b|i[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[3] .is_wysiwyg = "true";
defparam \output_control_2b|i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \output_control_2b|Mux0~4 (
// Equation(s):
// \output_control_2b|Mux0~4_combout  = ( \output_control_2b|i [3] & ( \output_control_2b|i [2] & ( \output_control_2b|Mux0~0_combout  ) ) ) # ( !\output_control_2b|i [3] & ( \output_control_2b|i [2] & ( \output_control_2b|Mux0~2_combout  ) ) ) # ( 
// \output_control_2b|i [3] & ( !\output_control_2b|i [2] & ( \output_control_2b|Mux0~1_combout  ) ) ) # ( !\output_control_2b|i [3] & ( !\output_control_2b|i [2] & ( !\output_control_2b|Mux0~3_combout  ) ) )

	.dataa(!\output_control_2b|Mux0~2_combout ),
	.datab(!\output_control_2b|Mux0~1_combout ),
	.datac(!\output_control_2b|Mux0~3_combout ),
	.datad(!\output_control_2b|Mux0~0_combout ),
	.datae(!\output_control_2b|i [3]),
	.dataf(!\output_control_2b|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux0~4 .extended_lut = "off";
defparam \output_control_2b|Mux0~4 .lut_mask = 64'hF0F03333555500FF;
defparam \output_control_2b|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \output_control_2b|i[1]~0 (
// Equation(s):
// \output_control_2b|i[1]~0_combout  = ( \output_control_2b|Mux0~4_combout  & ( (!\state_change_2b|state_reg [1] & ((!\state_change_2b|state_reg[0]~DUPLICATE_q ))) # (\state_change_2b|state_reg [1] & (!\state_change_2b|state_reg [2] & 
// \state_change_2b|state_reg[0]~DUPLICATE_q )) ) ) # ( !\output_control_2b|Mux0~4_combout  & ( (!\state_change_2b|state_reg [1] & (((!\state_change_2b|state_reg[0]~DUPLICATE_q )))) # (\state_change_2b|state_reg [1] & (\output_control_2b|Equal3~6_combout  & 
// (!\state_change_2b|state_reg [2] & \state_change_2b|state_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\output_control_2b|Equal3~6_combout ),
	.datab(!\state_change_2b|state_reg [1]),
	.datac(!\state_change_2b|state_reg [2]),
	.datad(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_2b|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|i[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|i[1]~0 .extended_lut = "off";
defparam \output_control_2b|i[1]~0 .lut_mask = 64'hCC10CC10CC30CC30;
defparam \output_control_2b|i[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \output_control_2b|i[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[0] .is_wysiwyg = "true";
defparam \output_control_2b|i[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \output_control_2b|Add0~89 (
// Equation(s):
// \output_control_2b|Add0~89_sumout  = SUM(( !\output_control_2b|i [1] ) + ( VCC ) + ( \output_control_2b|Add0~126  ))
// \output_control_2b|Add0~90  = CARRY(( !\output_control_2b|i [1] ) + ( VCC ) + ( \output_control_2b|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~89_sumout ),
	.cout(\output_control_2b|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~89 .extended_lut = "off";
defparam \output_control_2b|Add0~89 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_2b|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \output_control_2b|Mux51~0 (
// Equation(s):
// \output_control_2b|Mux51~0_combout  = ( !\output_control_2b|Add0~89_sumout  & ( \state_change_2b|state_reg [1] ) )

	.dataa(gnd),
	.datab(!\state_change_2b|state_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux51~0 .extended_lut = "off";
defparam \output_control_2b|Mux51~0 .lut_mask = 64'h3333333300000000;
defparam \output_control_2b|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \output_control_2b|i[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[1] .is_wysiwyg = "true";
defparam \output_control_2b|i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \output_control_2b|Add0~93 (
// Equation(s):
// \output_control_2b|Add0~93_sumout  = SUM(( !\output_control_2b|i [2] ) + ( VCC ) + ( \output_control_2b|Add0~90  ))
// \output_control_2b|Add0~94  = CARRY(( !\output_control_2b|i [2] ) + ( VCC ) + ( \output_control_2b|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~93_sumout ),
	.cout(\output_control_2b|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~93 .extended_lut = "off";
defparam \output_control_2b|Add0~93 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_2b|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \output_control_2b|Mux50~0 (
// Equation(s):
// \output_control_2b|Mux50~0_combout  = ( !\output_control_2b|Add0~93_sumout  & ( \state_change_2b|state_reg [1] ) )

	.dataa(!\state_change_2b|state_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux50~0 .extended_lut = "off";
defparam \output_control_2b|Mux50~0 .lut_mask = 64'h5555555500000000;
defparam \output_control_2b|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \output_control_2b|i[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[2] .is_wysiwyg = "true";
defparam \output_control_2b|i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \output_control_2b|Add0~97 (
// Equation(s):
// \output_control_2b|Add0~97_sumout  = SUM(( !\output_control_2b|i[3]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_2b|Add0~94  ))
// \output_control_2b|Add0~98  = CARRY(( !\output_control_2b|i[3]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_2b|Add0~94  ))

	.dataa(!\output_control_2b|i[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~97_sumout ),
	.cout(\output_control_2b|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~97 .extended_lut = "off";
defparam \output_control_2b|Add0~97 .lut_mask = 64'h000000000000AAAA;
defparam \output_control_2b|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \output_control_2b|Mux49~0 (
// Equation(s):
// \output_control_2b|Mux49~0_combout  = (\state_change_2b|state_reg [1] & !\output_control_2b|Add0~97_sumout )

	.dataa(!\state_change_2b|state_reg [1]),
	.datab(gnd),
	.datac(!\output_control_2b|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux49~0 .extended_lut = "off";
defparam \output_control_2b|Mux49~0 .lut_mask = 64'h5050505050505050;
defparam \output_control_2b|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N28
dffeas \output_control_2b|i[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[3]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \output_control_2b|Add0~65 (
// Equation(s):
// \output_control_2b|Add0~65_sumout  = SUM(( \output_control_2b|i [4] ) + ( VCC ) + ( \output_control_2b|Add0~98  ))
// \output_control_2b|Add0~66  = CARRY(( \output_control_2b|i [4] ) + ( VCC ) + ( \output_control_2b|Add0~98  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~65_sumout ),
	.cout(\output_control_2b|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~65 .extended_lut = "off";
defparam \output_control_2b|Add0~65 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \output_control_2b|i[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[4] .is_wysiwyg = "true";
defparam \output_control_2b|i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \output_control_2b|Add0~85 (
// Equation(s):
// \output_control_2b|Add0~85_sumout  = SUM(( \output_control_2b|i [5] ) + ( VCC ) + ( \output_control_2b|Add0~66  ))
// \output_control_2b|Add0~86  = CARRY(( \output_control_2b|i [5] ) + ( VCC ) + ( \output_control_2b|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~85_sumout ),
	.cout(\output_control_2b|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~85 .extended_lut = "off";
defparam \output_control_2b|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N16
dffeas \output_control_2b|i[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[5] .is_wysiwyg = "true";
defparam \output_control_2b|i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \output_control_2b|Add0~81 (
// Equation(s):
// \output_control_2b|Add0~81_sumout  = SUM(( \output_control_2b|i [6] ) + ( VCC ) + ( \output_control_2b|Add0~86  ))
// \output_control_2b|Add0~82  = CARRY(( \output_control_2b|i [6] ) + ( VCC ) + ( \output_control_2b|Add0~86  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~81_sumout ),
	.cout(\output_control_2b|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~81 .extended_lut = "off";
defparam \output_control_2b|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \output_control_2b|i[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[6] .is_wysiwyg = "true";
defparam \output_control_2b|i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \output_control_2b|Add0~77 (
// Equation(s):
// \output_control_2b|Add0~77_sumout  = SUM(( \output_control_2b|i [7] ) + ( VCC ) + ( \output_control_2b|Add0~82  ))
// \output_control_2b|Add0~78  = CARRY(( \output_control_2b|i [7] ) + ( VCC ) + ( \output_control_2b|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~77_sumout ),
	.cout(\output_control_2b|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~77 .extended_lut = "off";
defparam \output_control_2b|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N22
dffeas \output_control_2b|i[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[7] .is_wysiwyg = "true";
defparam \output_control_2b|i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \output_control_2b|Add0~73 (
// Equation(s):
// \output_control_2b|Add0~73_sumout  = SUM(( \output_control_2b|i [8] ) + ( VCC ) + ( \output_control_2b|Add0~78  ))
// \output_control_2b|Add0~74  = CARRY(( \output_control_2b|i [8] ) + ( VCC ) + ( \output_control_2b|Add0~78  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~73_sumout ),
	.cout(\output_control_2b|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~73 .extended_lut = "off";
defparam \output_control_2b|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \output_control_2b|i[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[8] .is_wysiwyg = "true";
defparam \output_control_2b|i[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \output_control_2b|Add0~69 (
// Equation(s):
// \output_control_2b|Add0~69_sumout  = SUM(( \output_control_2b|i [9] ) + ( VCC ) + ( \output_control_2b|Add0~74  ))
// \output_control_2b|Add0~70  = CARRY(( \output_control_2b|i [9] ) + ( VCC ) + ( \output_control_2b|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~69_sumout ),
	.cout(\output_control_2b|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~69 .extended_lut = "off";
defparam \output_control_2b|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N28
dffeas \output_control_2b|i[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[9] .is_wysiwyg = "true";
defparam \output_control_2b|i[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \output_control_2b|Add0~61 (
// Equation(s):
// \output_control_2b|Add0~61_sumout  = SUM(( \output_control_2b|i [10] ) + ( VCC ) + ( \output_control_2b|Add0~70  ))
// \output_control_2b|Add0~62  = CARRY(( \output_control_2b|i [10] ) + ( VCC ) + ( \output_control_2b|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~61_sumout ),
	.cout(\output_control_2b|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~61 .extended_lut = "off";
defparam \output_control_2b|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \output_control_2b|i[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[10] .is_wysiwyg = "true";
defparam \output_control_2b|i[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \output_control_2b|Add0~121 (
// Equation(s):
// \output_control_2b|Add0~121_sumout  = SUM(( \output_control_2b|i [11] ) + ( VCC ) + ( \output_control_2b|Add0~62  ))
// \output_control_2b|Add0~122  = CARRY(( \output_control_2b|i [11] ) + ( VCC ) + ( \output_control_2b|Add0~62  ))

	.dataa(!\output_control_2b|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~121_sumout ),
	.cout(\output_control_2b|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~121 .extended_lut = "off";
defparam \output_control_2b|Add0~121 .lut_mask = 64'h0000000000005555;
defparam \output_control_2b|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N35
dffeas \output_control_2b|i[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[11] .is_wysiwyg = "true";
defparam \output_control_2b|i[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \output_control_2b|Add0~117 (
// Equation(s):
// \output_control_2b|Add0~117_sumout  = SUM(( \output_control_2b|i [12] ) + ( VCC ) + ( \output_control_2b|Add0~122  ))
// \output_control_2b|Add0~118  = CARRY(( \output_control_2b|i [12] ) + ( VCC ) + ( \output_control_2b|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~117_sumout ),
	.cout(\output_control_2b|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~117 .extended_lut = "off";
defparam \output_control_2b|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \output_control_2b|i[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[12] .is_wysiwyg = "true";
defparam \output_control_2b|i[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \output_control_2b|Add0~113 (
// Equation(s):
// \output_control_2b|Add0~113_sumout  = SUM(( \output_control_2b|i[13]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_2b|Add0~118  ))
// \output_control_2b|Add0~114  = CARRY(( \output_control_2b|i[13]~DUPLICATE_q  ) + ( VCC ) + ( \output_control_2b|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~113_sumout ),
	.cout(\output_control_2b|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~113 .extended_lut = "off";
defparam \output_control_2b|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \output_control_2b|i[13]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[13]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \output_control_2b|Add0~109 (
// Equation(s):
// \output_control_2b|Add0~109_sumout  = SUM(( \output_control_2b|i [14] ) + ( VCC ) + ( \output_control_2b|Add0~114  ))
// \output_control_2b|Add0~110  = CARRY(( \output_control_2b|i [14] ) + ( VCC ) + ( \output_control_2b|Add0~114  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~109_sumout ),
	.cout(\output_control_2b|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~109 .extended_lut = "off";
defparam \output_control_2b|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N43
dffeas \output_control_2b|i[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[14] .is_wysiwyg = "true";
defparam \output_control_2b|i[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \output_control_2b|Add0~13 (
// Equation(s):
// \output_control_2b|Add0~13_sumout  = SUM(( \output_control_2b|i [15] ) + ( VCC ) + ( \output_control_2b|Add0~110  ))
// \output_control_2b|Add0~14  = CARRY(( \output_control_2b|i [15] ) + ( VCC ) + ( \output_control_2b|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~13_sumout ),
	.cout(\output_control_2b|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~13 .extended_lut = "off";
defparam \output_control_2b|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N47
dffeas \output_control_2b|i[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[15] .is_wysiwyg = "true";
defparam \output_control_2b|i[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \output_control_2b|Add0~57 (
// Equation(s):
// \output_control_2b|Add0~57_sumout  = SUM(( \output_control_2b|i [16] ) + ( VCC ) + ( \output_control_2b|Add0~14  ))
// \output_control_2b|Add0~58  = CARRY(( \output_control_2b|i [16] ) + ( VCC ) + ( \output_control_2b|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~57_sumout ),
	.cout(\output_control_2b|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~57 .extended_lut = "off";
defparam \output_control_2b|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \output_control_2b|i[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[16] .is_wysiwyg = "true";
defparam \output_control_2b|i[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \output_control_2b|Add0~105 (
// Equation(s):
// \output_control_2b|Add0~105_sumout  = SUM(( \output_control_2b|i [17] ) + ( VCC ) + ( \output_control_2b|Add0~58  ))
// \output_control_2b|Add0~106  = CARRY(( \output_control_2b|i [17] ) + ( VCC ) + ( \output_control_2b|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~105_sumout ),
	.cout(\output_control_2b|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~105 .extended_lut = "off";
defparam \output_control_2b|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N52
dffeas \output_control_2b|i[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[17] .is_wysiwyg = "true";
defparam \output_control_2b|i[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \output_control_2b|Add0~101 (
// Equation(s):
// \output_control_2b|Add0~101_sumout  = SUM(( \output_control_2b|i [18] ) + ( VCC ) + ( \output_control_2b|Add0~106  ))
// \output_control_2b|Add0~102  = CARRY(( \output_control_2b|i [18] ) + ( VCC ) + ( \output_control_2b|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~101_sumout ),
	.cout(\output_control_2b|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~101 .extended_lut = "off";
defparam \output_control_2b|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N56
dffeas \output_control_2b|i[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[18] .is_wysiwyg = "true";
defparam \output_control_2b|i[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \output_control_2b|Add0~9 (
// Equation(s):
// \output_control_2b|Add0~9_sumout  = SUM(( \output_control_2b|i [19] ) + ( VCC ) + ( \output_control_2b|Add0~102  ))
// \output_control_2b|Add0~10  = CARRY(( \output_control_2b|i [19] ) + ( VCC ) + ( \output_control_2b|Add0~102  ))

	.dataa(!\output_control_2b|i [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~9_sumout ),
	.cout(\output_control_2b|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~9 .extended_lut = "off";
defparam \output_control_2b|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \output_control_2b|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N58
dffeas \output_control_2b|i[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[19] .is_wysiwyg = "true";
defparam \output_control_2b|i[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \output_control_2b|Add0~5 (
// Equation(s):
// \output_control_2b|Add0~5_sumout  = SUM(( \output_control_2b|i [20] ) + ( VCC ) + ( \output_control_2b|Add0~10  ))
// \output_control_2b|Add0~6  = CARRY(( \output_control_2b|i [20] ) + ( VCC ) + ( \output_control_2b|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~5_sumout ),
	.cout(\output_control_2b|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~5 .extended_lut = "off";
defparam \output_control_2b|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N2
dffeas \output_control_2b|i[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[20] .is_wysiwyg = "true";
defparam \output_control_2b|i[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \output_control_2b|Add0~33 (
// Equation(s):
// \output_control_2b|Add0~33_sumout  = SUM(( \output_control_2b|i [21] ) + ( VCC ) + ( \output_control_2b|Add0~6  ))
// \output_control_2b|Add0~34  = CARRY(( \output_control_2b|i [21] ) + ( VCC ) + ( \output_control_2b|Add0~6  ))

	.dataa(!\output_control_2b|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~33_sumout ),
	.cout(\output_control_2b|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~33 .extended_lut = "off";
defparam \output_control_2b|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \output_control_2b|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \output_control_2b|i[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[21] .is_wysiwyg = "true";
defparam \output_control_2b|i[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \output_control_2b|Add0~29 (
// Equation(s):
// \output_control_2b|Add0~29_sumout  = SUM(( \output_control_2b|i [22] ) + ( VCC ) + ( \output_control_2b|Add0~34  ))
// \output_control_2b|Add0~30  = CARRY(( \output_control_2b|i [22] ) + ( VCC ) + ( \output_control_2b|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~29_sumout ),
	.cout(\output_control_2b|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~29 .extended_lut = "off";
defparam \output_control_2b|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \output_control_2b|i[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[22] .is_wysiwyg = "true";
defparam \output_control_2b|i[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \output_control_2b|Add0~25 (
// Equation(s):
// \output_control_2b|Add0~25_sumout  = SUM(( \output_control_2b|i [23] ) + ( VCC ) + ( \output_control_2b|Add0~30  ))
// \output_control_2b|Add0~26  = CARRY(( \output_control_2b|i [23] ) + ( VCC ) + ( \output_control_2b|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~25_sumout ),
	.cout(\output_control_2b|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~25 .extended_lut = "off";
defparam \output_control_2b|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \output_control_2b|i[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[23] .is_wysiwyg = "true";
defparam \output_control_2b|i[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \output_control_2b|Add0~21 (
// Equation(s):
// \output_control_2b|Add0~21_sumout  = SUM(( \output_control_2b|i [24] ) + ( VCC ) + ( \output_control_2b|Add0~26  ))
// \output_control_2b|Add0~22  = CARRY(( \output_control_2b|i [24] ) + ( VCC ) + ( \output_control_2b|Add0~26  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~21_sumout ),
	.cout(\output_control_2b|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~21 .extended_lut = "off";
defparam \output_control_2b|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \output_control_2b|i[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[24] .is_wysiwyg = "true";
defparam \output_control_2b|i[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \output_control_2b|Add0~17 (
// Equation(s):
// \output_control_2b|Add0~17_sumout  = SUM(( \output_control_2b|i [25] ) + ( VCC ) + ( \output_control_2b|Add0~22  ))
// \output_control_2b|Add0~18  = CARRY(( \output_control_2b|i [25] ) + ( VCC ) + ( \output_control_2b|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~17_sumout ),
	.cout(\output_control_2b|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~17 .extended_lut = "off";
defparam \output_control_2b|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \output_control_2b|i[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[25] .is_wysiwyg = "true";
defparam \output_control_2b|i[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \output_control_2b|Equal3~0 (
// Equation(s):
// \output_control_2b|Equal3~0_combout  = ( !\output_control_2b|i [21] & ( !\output_control_2b|i [23] & ( (!\output_control_2b|i [15] & (!\output_control_2b|i [25] & (!\output_control_2b|i [22] & !\output_control_2b|i [24]))) ) ) )

	.dataa(!\output_control_2b|i [15]),
	.datab(!\output_control_2b|i [25]),
	.datac(!\output_control_2b|i [22]),
	.datad(!\output_control_2b|i [24]),
	.datae(!\output_control_2b|i [21]),
	.dataf(!\output_control_2b|i [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~0 .extended_lut = "off";
defparam \output_control_2b|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \output_control_2b|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N49
dffeas \output_control_2b|i[16]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[16]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \output_control_2b|Equal3~2 (
// Equation(s):
// \output_control_2b|Equal3~2_combout  = ( !\output_control_2b|i [5] & ( (!\output_control_2b|i [7] & (!\output_control_2b|i [8] & (!\output_control_2b|i [9] & !\output_control_2b|i [6]))) ) )

	.dataa(!\output_control_2b|i [7]),
	.datab(!\output_control_2b|i [8]),
	.datac(!\output_control_2b|i [9]),
	.datad(!\output_control_2b|i [6]),
	.datae(gnd),
	.dataf(!\output_control_2b|i [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~2 .extended_lut = "off";
defparam \output_control_2b|Equal3~2 .lut_mask = 64'h8000800000000000;
defparam \output_control_2b|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N34
dffeas \output_control_2b|i[11]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[11]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N37
dffeas \output_control_2b|i[12]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[12]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \output_control_2b|i[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[13] .is_wysiwyg = "true";
defparam \output_control_2b|i[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \output_control_2b|Equal3~4 (
// Equation(s):
// \output_control_2b|Equal3~4_combout  = ( !\output_control_2b|i [14] & ( !\output_control_2b|i [0] & ( (!\output_control_2b|i[11]~DUPLICATE_q  & (!\output_control_2b|i[12]~DUPLICATE_q  & !\output_control_2b|i [13])) ) ) )

	.dataa(!\output_control_2b|i[11]~DUPLICATE_q ),
	.datab(!\output_control_2b|i[12]~DUPLICATE_q ),
	.datac(!\output_control_2b|i [13]),
	.datad(gnd),
	.datae(!\output_control_2b|i [14]),
	.dataf(!\output_control_2b|i [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~4 .extended_lut = "off";
defparam \output_control_2b|Equal3~4 .lut_mask = 64'h8080000000000000;
defparam \output_control_2b|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \output_control_2b|i[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N55
dffeas \output_control_2b|i[18]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[18]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|i[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \output_control_2b|Equal3~3 (
// Equation(s):
// \output_control_2b|Equal3~3_combout  = ( !\output_control_2b|i [2] & ( (!\output_control_2b|i [1] & (!\output_control_2b|i[18]~DUPLICATE_q  & (!\output_control_2b|i [17] & !\output_control_2b|i [3]))) ) )

	.dataa(!\output_control_2b|i [1]),
	.datab(!\output_control_2b|i[18]~DUPLICATE_q ),
	.datac(!\output_control_2b|i [17]),
	.datad(!\output_control_2b|i [3]),
	.datae(gnd),
	.dataf(!\output_control_2b|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~3 .extended_lut = "off";
defparam \output_control_2b|Equal3~3 .lut_mask = 64'h8000800000000000;
defparam \output_control_2b|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \output_control_2b|Equal3~5 (
// Equation(s):
// \output_control_2b|Equal3~5_combout  = ( !\output_control_2b|i[4]~DUPLICATE_q  & ( \output_control_2b|Equal3~3_combout  & ( (!\output_control_2b|i[16]~DUPLICATE_q  & (!\output_control_2b|i [10] & (\output_control_2b|Equal3~2_combout  & 
// \output_control_2b|Equal3~4_combout ))) ) ) )

	.dataa(!\output_control_2b|i[16]~DUPLICATE_q ),
	.datab(!\output_control_2b|i [10]),
	.datac(!\output_control_2b|Equal3~2_combout ),
	.datad(!\output_control_2b|Equal3~4_combout ),
	.datae(!\output_control_2b|i[4]~DUPLICATE_q ),
	.dataf(!\output_control_2b|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~5 .extended_lut = "off";
defparam \output_control_2b|Equal3~5 .lut_mask = 64'h0000000000080000;
defparam \output_control_2b|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \output_control_2b|Add0~37 (
// Equation(s):
// \output_control_2b|Add0~37_sumout  = SUM(( \output_control_2b|i [26] ) + ( VCC ) + ( \output_control_2b|Add0~18  ))
// \output_control_2b|Add0~38  = CARRY(( \output_control_2b|i [26] ) + ( VCC ) + ( \output_control_2b|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~37_sumout ),
	.cout(\output_control_2b|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~37 .extended_lut = "off";
defparam \output_control_2b|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \output_control_2b|i[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[26] .is_wysiwyg = "true";
defparam \output_control_2b|i[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \output_control_2b|Add0~41 (
// Equation(s):
// \output_control_2b|Add0~41_sumout  = SUM(( \output_control_2b|i [27] ) + ( VCC ) + ( \output_control_2b|Add0~38  ))
// \output_control_2b|Add0~42  = CARRY(( \output_control_2b|i [27] ) + ( VCC ) + ( \output_control_2b|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~41_sumout ),
	.cout(\output_control_2b|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~41 .extended_lut = "off";
defparam \output_control_2b|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N22
dffeas \output_control_2b|i[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[27] .is_wysiwyg = "true";
defparam \output_control_2b|i[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \output_control_2b|Add0~45 (
// Equation(s):
// \output_control_2b|Add0~45_sumout  = SUM(( \output_control_2b|i [28] ) + ( VCC ) + ( \output_control_2b|Add0~42  ))
// \output_control_2b|Add0~46  = CARRY(( \output_control_2b|i [28] ) + ( VCC ) + ( \output_control_2b|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|i [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~45_sumout ),
	.cout(\output_control_2b|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~45 .extended_lut = "off";
defparam \output_control_2b|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2b|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \output_control_2b|i[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[28] .is_wysiwyg = "true";
defparam \output_control_2b|i[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \output_control_2b|Add0~49 (
// Equation(s):
// \output_control_2b|Add0~49_sumout  = SUM(( \output_control_2b|i [29] ) + ( VCC ) + ( \output_control_2b|Add0~46  ))
// \output_control_2b|Add0~50  = CARRY(( \output_control_2b|i [29] ) + ( VCC ) + ( \output_control_2b|Add0~46  ))

	.dataa(!\output_control_2b|i [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~49_sumout ),
	.cout(\output_control_2b|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~49 .extended_lut = "off";
defparam \output_control_2b|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \output_control_2b|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \output_control_2b|i[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[29] .is_wysiwyg = "true";
defparam \output_control_2b|i[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \output_control_2b|Add0~53 (
// Equation(s):
// \output_control_2b|Add0~53_sumout  = SUM(( \output_control_2b|i [30] ) + ( VCC ) + ( \output_control_2b|Add0~50  ))
// \output_control_2b|Add0~54  = CARRY(( \output_control_2b|i [30] ) + ( VCC ) + ( \output_control_2b|Add0~50  ))

	.dataa(gnd),
	.datab(!\output_control_2b|i [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~53_sumout ),
	.cout(\output_control_2b|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~53 .extended_lut = "off";
defparam \output_control_2b|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \output_control_2b|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N32
dffeas \output_control_2b|i[30] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[30] .is_wysiwyg = "true";
defparam \output_control_2b|i[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \output_control_2b|Equal3~1 (
// Equation(s):
// \output_control_2b|Equal3~1_combout  = ( !\output_control_2b|i [29] & ( !\output_control_2b|i [26] & ( (!\output_control_2b|i [30] & (!\output_control_2b|i [28] & !\output_control_2b|i [27])) ) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|i [30]),
	.datac(!\output_control_2b|i [28]),
	.datad(!\output_control_2b|i [27]),
	.datae(!\output_control_2b|i [29]),
	.dataf(!\output_control_2b|i [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~1 .extended_lut = "off";
defparam \output_control_2b|Equal3~1 .lut_mask = 64'hC000000000000000;
defparam \output_control_2b|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \output_control_2b|Add0~1 (
// Equation(s):
// \output_control_2b|Add0~1_sumout  = SUM(( \output_control_2b|i [31] ) + ( VCC ) + ( \output_control_2b|Add0~54  ))

	.dataa(!\output_control_2b|i [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2b|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2b|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add0~1 .extended_lut = "off";
defparam \output_control_2b|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \output_control_2b|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N35
dffeas \output_control_2b|i[31] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|i[31] .is_wysiwyg = "true";
defparam \output_control_2b|i[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \output_control_2b|Equal3~6 (
// Equation(s):
// \output_control_2b|Equal3~6_combout  = ( !\output_control_2b|i [20] & ( !\output_control_2b|i [31] & ( (\output_control_2b|Equal3~0_combout  & (\output_control_2b|Equal3~5_combout  & (\output_control_2b|Equal3~1_combout  & !\output_control_2b|i [19]))) ) 
// ) )

	.dataa(!\output_control_2b|Equal3~0_combout ),
	.datab(!\output_control_2b|Equal3~5_combout ),
	.datac(!\output_control_2b|Equal3~1_combout ),
	.datad(!\output_control_2b|i [19]),
	.datae(!\output_control_2b|i [20]),
	.dataf(!\output_control_2b|i [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal3~6 .extended_lut = "off";
defparam \output_control_2b|Equal3~6 .lut_mask = 64'h0100000000000000;
defparam \output_control_2b|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \output_control_2b|poly_div[13]~1 (
// Equation(s):
// \output_control_2b|poly_div[13]~1_combout  = ( \output_control_2b|poly_div [13] & ( \output_control_2b|Mux0~4_combout  & ( (\state_change_2b|state_reg [1]) # (\state_change_2b|state_reg[0]~DUPLICATE_q ) ) ) ) # ( !\output_control_2b|poly_div [13] & ( 
// \output_control_2b|Mux0~4_combout  & ( (!\state_change_2b|state_reg [2] & (!\output_control_2b|Equal3~6_combout  & (\state_change_2b|state_reg[0]~DUPLICATE_q  & \state_change_2b|state_reg [1]))) ) ) ) # ( \output_control_2b|poly_div [13] & ( 
// !\output_control_2b|Mux0~4_combout  & ( (\state_change_2b|state_reg [1]) # (\state_change_2b|state_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\state_change_2b|state_reg [2]),
	.datab(!\output_control_2b|Equal3~6_combout ),
	.datac(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(!\output_control_2b|poly_div [13]),
	.dataf(!\output_control_2b|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|poly_div[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|poly_div[13]~1 .extended_lut = "off";
defparam \output_control_2b|poly_div[13]~1 .lut_mask = 64'h00000FFF00080FFF;
defparam \output_control_2b|poly_div[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \output_control_2b|poly_div[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|poly_div[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[13] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \output_control_2b|poly_div[13]~_wirecell (
// Equation(s):
// \output_control_2b|poly_div[13]~_wirecell_combout  = !\output_control_2b|poly_div [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2b|poly_div [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|poly_div[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|poly_div[13]~_wirecell .extended_lut = "off";
defparam \output_control_2b|poly_div[13]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \output_control_2b|poly_div[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N59
dffeas \output_control_2b|poly_div[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2b|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2b|poly_div[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|poly_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|poly_div[12] .is_wysiwyg = "true";
defparam \output_control_2b|poly_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \output_control_2b|Equal4~1 (
// Equation(s):
// \output_control_2b|Equal4~1_combout  = ( !\output_control_2b|poly_div [6] & ( (!\output_control_2b|poly_div [7] & (!\output_control_2b|poly_div [5] & !\output_control_2b|poly_div [8])) ) )

	.dataa(!\output_control_2b|poly_div [7]),
	.datab(!\output_control_2b|poly_div [5]),
	.datac(!\output_control_2b|poly_div [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal4~1 .extended_lut = "off";
defparam \output_control_2b|Equal4~1 .lut_mask = 64'h8080808000000000;
defparam \output_control_2b|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \output_control_2b|Equal4~0 (
// Equation(s):
// \output_control_2b|Equal4~0_combout  = ( \output_control_2b|poly_div [10] & ( (\output_control_2b|poly_div [11] & (\output_control_2b|poly_div [9] & \output_control_2b|poly_div [13])) ) )

	.dataa(!\output_control_2b|poly_div [11]),
	.datab(gnd),
	.datac(!\output_control_2b|poly_div [9]),
	.datad(!\output_control_2b|poly_div [13]),
	.datae(gnd),
	.dataf(!\output_control_2b|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal4~0 .extended_lut = "off";
defparam \output_control_2b|Equal4~0 .lut_mask = 64'h0000000000050005;
defparam \output_control_2b|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \output_control_2b|Equal4~2 (
// Equation(s):
// \output_control_2b|Equal4~2_combout  = ( \output_control_2b|Equal4~0_combout  & ( (!\output_control_2b|poly_div [12] & (!\output_control_2b|poly_div[4]~DUPLICATE_q  & \output_control_2b|Equal4~1_combout )) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|poly_div [12]),
	.datac(!\output_control_2b|poly_div[4]~DUPLICATE_q ),
	.datad(!\output_control_2b|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\output_control_2b|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal4~2 .extended_lut = "off";
defparam \output_control_2b|Equal4~2 .lut_mask = 64'h0000000000C000C0;
defparam \output_control_2b|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \output_control_2b|tick_NEXT~0 (
// Equation(s):
// \output_control_2b|tick_NEXT~0_combout  = ( \state_change_2b|state_reg [1] & ( ((\state_change_2b|state_reg[0]~DUPLICATE_q  & (!\state_change_2b|state_reg [2] & \output_control_2b|Equal4~2_combout ))) # (\output_control_2b|tick_NEXT~q ) ) ) # ( 
// !\state_change_2b|state_reg [1] & ( (\state_change_2b|state_reg[0]~DUPLICATE_q  & \output_control_2b|tick_NEXT~q ) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\output_control_2b|Equal4~2_combout ),
	.datad(!\output_control_2b|tick_NEXT~q ),
	.datae(gnd),
	.dataf(!\state_change_2b|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|tick_NEXT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|tick_NEXT~0 .extended_lut = "off";
defparam \output_control_2b|tick_NEXT~0 .lut_mask = 64'h0055005504FF04FF;
defparam \output_control_2b|tick_NEXT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N56
dffeas \output_control_2b|tick_NEXT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|tick_NEXT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_NEXT .is_wysiwyg = "true";
defparam \output_control_2b|tick_NEXT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \output_control_2b|Mux18~0 (
// Equation(s):
// \output_control_2b|Mux18~0_combout  = (!\output_control_2b|counter[5]~0_combout  & (!\output_control_2b|counter [2] $ (((!\output_control_2b|counter [0]) # (!\output_control_2b|counter [1])))))

	.dataa(!\output_control_2b|counter[5]~0_combout ),
	.datab(!\output_control_2b|counter [0]),
	.datac(!\output_control_2b|counter [1]),
	.datad(!\output_control_2b|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux18~0 .extended_lut = "off";
defparam \output_control_2b|Mux18~0 .lut_mask = 64'h02A802A802A802A8;
defparam \output_control_2b|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \output_control_2b|counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[2] .is_wysiwyg = "true";
defparam \output_control_2b|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \output_control_2b|Mux17~0 (
// Equation(s):
// \output_control_2b|Mux17~0_combout  = ( \output_control_2b|counter [1] & ( (!\output_control_2b|counter[5]~0_combout  & (!\output_control_2b|counter [3] $ (((!\output_control_2b|counter [2]) # (!\output_control_2b|counter [0]))))) ) ) # ( 
// !\output_control_2b|counter [1] & ( (!\output_control_2b|counter[5]~0_combout  & \output_control_2b|counter [3]) ) )

	.dataa(!\output_control_2b|counter [2]),
	.datab(!\output_control_2b|counter [0]),
	.datac(!\output_control_2b|counter[5]~0_combout ),
	.datad(!\output_control_2b|counter [3]),
	.datae(gnd),
	.dataf(!\output_control_2b|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux17~0 .extended_lut = "off";
defparam \output_control_2b|Mux17~0 .lut_mask = 64'h00F000F010E010E0;
defparam \output_control_2b|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N8
dffeas \output_control_2b|counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[3] .is_wysiwyg = "true";
defparam \output_control_2b|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \output_control_2b|Add1~0 (
// Equation(s):
// \output_control_2b|Add1~0_combout  = ( \output_control_2b|counter [3] & ( (\output_control_2b|counter [2] & (\output_control_2b|counter [0] & \output_control_2b|counter [1])) ) )

	.dataa(!\output_control_2b|counter [2]),
	.datab(!\output_control_2b|counter [0]),
	.datac(gnd),
	.datad(!\output_control_2b|counter [1]),
	.datae(gnd),
	.dataf(!\output_control_2b|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Add1~0 .extended_lut = "off";
defparam \output_control_2b|Add1~0 .lut_mask = 64'h0000000000110011;
defparam \output_control_2b|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \output_control_2b|Mux16~0 (
// Equation(s):
// \output_control_2b|Mux16~0_combout  = ( \output_control_2b|Add1~0_combout  & ( (!\output_control_2b|counter[5]~0_combout  & !\output_control_2b|counter [4]) ) ) # ( !\output_control_2b|Add1~0_combout  & ( (!\output_control_2b|counter[5]~0_combout  & 
// \output_control_2b|counter [4]) ) )

	.dataa(gnd),
	.datab(!\output_control_2b|counter[5]~0_combout ),
	.datac(gnd),
	.datad(!\output_control_2b|counter [4]),
	.datae(gnd),
	.dataf(!\output_control_2b|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux16~0 .extended_lut = "off";
defparam \output_control_2b|Mux16~0 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \output_control_2b|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \output_control_2b|counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[4] .is_wysiwyg = "true";
defparam \output_control_2b|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \output_control_2b|Mux15~0 (
// Equation(s):
// \output_control_2b|Mux15~0_combout  = ( \output_control_2b|Add1~0_combout  & ( (!\output_control_2b|counter[5]~0_combout  & (!\output_control_2b|counter [4] $ (!\output_control_2b|counter [5]))) ) ) # ( !\output_control_2b|Add1~0_combout  & ( 
// (!\output_control_2b|counter[5]~0_combout  & \output_control_2b|counter [5]) ) )

	.dataa(!\output_control_2b|counter [4]),
	.datab(gnd),
	.datac(!\output_control_2b|counter[5]~0_combout ),
	.datad(!\output_control_2b|counter [5]),
	.datae(gnd),
	.dataf(!\output_control_2b|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux15~0 .extended_lut = "off";
defparam \output_control_2b|Mux15~0 .lut_mask = 64'h00F000F050A050A0;
defparam \output_control_2b|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \output_control_2b|counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[5] .is_wysiwyg = "true";
defparam \output_control_2b|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \output_control_2b|Equal2~1 (
// Equation(s):
// \output_control_2b|Equal2~1_combout  = ( !\output_control_2b|counter [3] & ( (!\output_control_2b|counter [4] & (!\output_control_2b|counter [5] & (\output_control_2b|counter [2] & \output_control_2b|Equal2~0_combout ))) ) )

	.dataa(!\output_control_2b|counter [4]),
	.datab(!\output_control_2b|counter [5]),
	.datac(!\output_control_2b|counter [2]),
	.datad(!\output_control_2b|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_2b|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal2~1 .extended_lut = "off";
defparam \output_control_2b|Equal2~1 .lut_mask = 64'h0008000800000000;
defparam \output_control_2b|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N14
dffeas \output_control_2b|tick_CRC (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_CRC .is_wysiwyg = "true";
defparam \output_control_2b|tick_CRC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N57
cyclonev_lcell_comb \FSM_2b|Mux2~1 (
// Equation(s):
// \FSM_2b|Mux2~1_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_b [15] & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q  & (\output_control_2b|Equal2~0_combout  & !\RAM2_inst|altsyncram_component|auto_generated|q_b [14])) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_b [15] & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q  & \output_control_2b|Equal2~0_combout ) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\output_control_2b|Equal2~0_combout ),
	.datad(!\RAM2_inst|altsyncram_component|auto_generated|q_b [14]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2b|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2b|Mux2~1 .extended_lut = "off";
defparam \FSM_2b|Mux2~1 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \FSM_2b|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \output_control_2b|Mux60~0 (
// Equation(s):
// \output_control_2b|Mux60~0_combout  = ( \output_control_2b|tick_CRC~q  & ( \FSM_2b|Mux2~1_combout  & ( (!\state_change_2b|state_reg [1] $ (!\state_change_2b|state_reg[0]~DUPLICATE_q )) # (\state_change_2b|state_reg [2]) ) ) ) # ( 
// !\output_control_2b|tick_CRC~q  & ( \FSM_2b|Mux2~1_combout  & ( (!\state_change_2b|state_reg [1] & (((\state_change_2b|state_reg [2])))) # (\state_change_2b|state_reg [1] & (\output_control_2b|Equal2~1_combout  & 
// (!\state_change_2b|state_reg[0]~DUPLICATE_q  & !\state_change_2b|state_reg [2]))) ) ) ) # ( \output_control_2b|tick_CRC~q  & ( !\FSM_2b|Mux2~1_combout  & ( (!\state_change_2b|state_reg [1] $ (!\state_change_2b|state_reg[0]~DUPLICATE_q )) # 
// (\state_change_2b|state_reg [2]) ) ) ) # ( !\output_control_2b|tick_CRC~q  & ( !\FSM_2b|Mux2~1_combout  & ( (\output_control_2b|Equal2~1_combout  & (\state_change_2b|state_reg [1] & (!\state_change_2b|state_reg[0]~DUPLICATE_q  & 
// !\state_change_2b|state_reg [2]))) ) ) )

	.dataa(!\output_control_2b|Equal2~1_combout ),
	.datab(!\state_change_2b|state_reg [1]),
	.datac(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datad(!\state_change_2b|state_reg [2]),
	.datae(!\output_control_2b|tick_CRC~q ),
	.dataf(!\FSM_2b|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux60~0 .extended_lut = "off";
defparam \output_control_2b|Mux60~0 .lut_mask = 64'h10003CFF10CC3CFF;
defparam \output_control_2b|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \output_control_2b|tick_CRC~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_CRC~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_CRC~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2b|tick_CRC~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \output_control_2b|tick_WAIT~1 (
// Equation(s):
// \output_control_2b|tick_WAIT~1_combout  = ( \output_control_2b|tick_WAIT~q  & ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & ( ((!\state_change_2b|state_reg [1]) # (\state_change_2b|state_reg [2])) # 
// (\state_change_2b|state_reg[0]~DUPLICATE_q ) ) ) ) # ( !\output_control_2b|tick_WAIT~q  & ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & ( (\state_change_2b|state_reg[0]~DUPLICATE_q  & (!\state_change_2b|state_reg [2] & 
// (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14] & !\state_change_2b|state_reg [1]))) ) ) ) # ( \output_control_2b|tick_WAIT~q  & ( !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & ( ((!\state_change_2b|state_reg [1]) # 
// (\state_change_2b|state_reg [2])) # (\state_change_2b|state_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14]),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(!\output_control_2b|tick_WAIT~q ),
	.dataf(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|tick_WAIT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|tick_WAIT~1 .extended_lut = "off";
defparam \output_control_2b|tick_WAIT~1 .lut_mask = 64'h0000FF770400FF77;
defparam \output_control_2b|tick_WAIT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N20
dffeas \output_control_2b|tick_WAIT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|tick_WAIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_WAIT .is_wysiwyg = "true";
defparam \output_control_2b|tick_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \FSM_2b|Mux1~0 (
// Equation(s):
// \FSM_2b|Mux1~0_combout  = ( \state_change_2b|state_reg [2] & ( \output_control_2b|tick_WAIT~q  & ( (\output_control_2b|tick_CRC~DUPLICATE_q  & (!\state_change_2b|state_reg[0]~DUPLICATE_q  & !\state_change_2b|state_reg [1])) ) ) ) # ( 
// !\state_change_2b|state_reg [2] & ( \output_control_2b|tick_WAIT~q  & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q  & ((\state_change_2b|state_reg [1]))) # (\state_change_2b|state_reg[0]~DUPLICATE_q  & ((!\output_control_2b|tick_NEXT~q ) # 
// (!\state_change_2b|state_reg [1]))) ) ) ) # ( \state_change_2b|state_reg [2] & ( !\output_control_2b|tick_WAIT~q  & ( (\output_control_2b|tick_CRC~DUPLICATE_q  & (!\state_change_2b|state_reg[0]~DUPLICATE_q  & !\state_change_2b|state_reg [1])) ) ) ) # ( 
// !\state_change_2b|state_reg [2] & ( !\output_control_2b|tick_WAIT~q  & ( (\state_change_2b|state_reg [1] & ((!\output_control_2b|tick_NEXT~q ) # (!\state_change_2b|state_reg[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\output_control_2b|tick_NEXT~q ),
	.datab(!\output_control_2b|tick_CRC~DUPLICATE_q ),
	.datac(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(!\state_change_2b|state_reg [2]),
	.dataf(!\output_control_2b|tick_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2b|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2b|Mux1~0 .extended_lut = "off";
defparam \FSM_2b|Mux1~0 .lut_mask = 64'h00FA30000FFA3000;
defparam \FSM_2b|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N43
dffeas \FSM_2b|state_next[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2b|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2b|state_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2b|state_next[1] .is_wysiwyg = "true";
defparam \FSM_2b|state_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N47
dffeas \state_change_2b|state_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2b|state_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2b|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2b|state_reg[1] .is_wysiwyg = "true";
defparam \state_change_2b|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N51
cyclonev_lcell_comb \output_control_2b|tick_WAIT~0 (
// Equation(s):
// \output_control_2b|tick_WAIT~0_combout  = ( !\state_change_2b|state_reg [1] & ( !\state_change_2b|state_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state_change_2b|state_reg [1]),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|tick_WAIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|tick_WAIT~0 .extended_lut = "off";
defparam \output_control_2b|tick_WAIT~0 .lut_mask = 64'hFFFF000000000000;
defparam \output_control_2b|tick_WAIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \output_control_2b|counter[5]~0 (
// Equation(s):
// \output_control_2b|counter[5]~0_combout  = ( \output_control_2b|tick_WAIT~0_combout  & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q ) # ((\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & 
// \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14])) ) ) # ( !\output_control_2b|tick_WAIT~0_combout  & ( (\state_change_2b|state_reg[0]~DUPLICATE_q  & (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & 
// \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14])) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15]),
	.datad(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14]),
	.datae(gnd),
	.dataf(!\output_control_2b|tick_WAIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|counter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|counter[5]~0 .extended_lut = "off";
defparam \output_control_2b|counter[5]~0 .lut_mask = 64'h00050005AAAFAAAF;
defparam \output_control_2b|counter[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \output_control_2b|Mux20~0 (
// Equation(s):
// \output_control_2b|Mux20~0_combout  = (!\output_control_2b|counter[5]~0_combout  & !\output_control_2b|counter [0])

	.dataa(gnd),
	.datab(!\output_control_2b|counter[5]~0_combout ),
	.datac(gnd),
	.datad(!\output_control_2b|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Mux20~0 .extended_lut = "off";
defparam \output_control_2b|Mux20~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \output_control_2b|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \output_control_2b|counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|counter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|counter[0] .is_wysiwyg = "true";
defparam \output_control_2b|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \output_control_2b|always0~0 (
// Equation(s):
// \output_control_2b|always0~0_combout  = ( \output_control_2b|counter [2] & ( !\output_control_2b|counter [4] & ( (!\output_control_2b|counter [5] & ((!\output_control_2b|counter [3]) # (!\output_control_2b|counter [1]))) ) ) ) # ( 
// !\output_control_2b|counter [2] & ( !\output_control_2b|counter [4] & ( (!\output_control_2b|counter [5] & (((\output_control_2b|counter [1]) # (\output_control_2b|counter [3])) # (\output_control_2b|counter [0]))) ) ) )

	.dataa(!\output_control_2b|counter [0]),
	.datab(!\output_control_2b|counter [3]),
	.datac(!\output_control_2b|counter [1]),
	.datad(!\output_control_2b|counter [5]),
	.datae(!\output_control_2b|counter [2]),
	.dataf(!\output_control_2b|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|always0~0 .extended_lut = "off";
defparam \output_control_2b|always0~0 .lut_mask = 64'h7F00FC0000000000;
defparam \output_control_2b|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \output_control_2b|address[3]~0 (
// Equation(s):
// \output_control_2b|address[3]~0_combout  = ( \output_control_2b|Equal2~0_combout  & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q  & (((!\state_change_2b|state_reg [2]) # (!\state_change_2b|state_reg [1])))) # (\state_change_2b|state_reg[0]~DUPLICATE_q  & 
// (\output_control_2b|always0~0_combout  & (!\state_change_2b|state_reg [2] & !\state_change_2b|state_reg [1]))) ) ) # ( !\output_control_2b|Equal2~0_combout  & ( (!\state_change_2b|state_reg [2] & ((!\state_change_2b|state_reg[0]~DUPLICATE_q ) # 
// ((\output_control_2b|always0~0_combout  & !\state_change_2b|state_reg [1])))) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(!\output_control_2b|always0~0_combout ),
	.datac(!\state_change_2b|state_reg [2]),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(gnd),
	.dataf(!\output_control_2b|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|address[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|address[3]~0 .extended_lut = "off";
defparam \output_control_2b|address[3]~0 .lut_mask = 64'hB0A0B0A0BAA0BAA0;
defparam \output_control_2b|address[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \output_control_2b|address[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2b|address[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|address[0] .is_wysiwyg = "true";
defparam \output_control_2b|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \FSM_2b|Mux2~0 (
// Equation(s):
// \FSM_2b|Mux2~0_combout  = ( !\state_change_2b|state_reg [1] & ( !\state_change_2b|state_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_2b|state_reg [0]),
	.datad(gnd),
	.datae(!\state_change_2b|state_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2b|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2b|Mux2~0 .extended_lut = "off";
defparam \FSM_2b|Mux2~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \FSM_2b|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \output_control_2b|tick_LAST~0 (
// Equation(s):
// \output_control_2b|tick_LAST~0_combout  = ( \output_control_2b|tick_LAST~q  & ( \state_change_2b|state_reg [2] ) ) # ( !\output_control_2b|tick_LAST~q  & ( \state_change_2b|state_reg [2] & ( (\RAM2_inst|altsyncram_component|auto_generated|q_b [15] & 
// (\RAM2_inst|altsyncram_component|auto_generated|q_b [14] & (\FSM_2b|Mux2~0_combout  & \output_control_2b|Equal2~0_combout ))) ) ) ) # ( \output_control_2b|tick_LAST~q  & ( !\state_change_2b|state_reg [2] & ( !\FSM_2b|Mux2~0_combout  ) ) )

	.dataa(!\RAM2_inst|altsyncram_component|auto_generated|q_b [15]),
	.datab(!\RAM2_inst|altsyncram_component|auto_generated|q_b [14]),
	.datac(!\FSM_2b|Mux2~0_combout ),
	.datad(!\output_control_2b|Equal2~0_combout ),
	.datae(!\output_control_2b|tick_LAST~q ),
	.dataf(!\state_change_2b|state_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|tick_LAST~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|tick_LAST~0 .extended_lut = "off";
defparam \output_control_2b|tick_LAST~0 .lut_mask = 64'h0000F0F00001FFFF;
defparam \output_control_2b|tick_LAST~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N43
dffeas \output_control_2b|tick_LAST (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|tick_LAST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_LAST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_LAST .is_wysiwyg = "true";
defparam \output_control_2b|tick_LAST .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \FSM_2b|Mux0~0 (
// Equation(s):
// \FSM_2b|Mux0~0_combout  = ( !\state_change_2b|state_reg [2] & ( \output_control_2b|tick_CRC~DUPLICATE_q  & ( (\state_change_2b|state_reg[0]~DUPLICATE_q  & (\output_control_2b|tick_NEXT~q  & \state_change_2b|state_reg [1])) ) ) ) # ( 
// \state_change_2b|state_reg [2] & ( !\output_control_2b|tick_CRC~DUPLICATE_q  & ( (!\output_control_2b|tick_LAST~q  & (!\state_change_2b|state_reg[0]~DUPLICATE_q  & !\state_change_2b|state_reg [1])) ) ) ) # ( !\state_change_2b|state_reg [2] & ( 
// !\output_control_2b|tick_CRC~DUPLICATE_q  & ( (\state_change_2b|state_reg[0]~DUPLICATE_q  & (\output_control_2b|tick_NEXT~q  & \state_change_2b|state_reg [1])) ) ) )

	.dataa(!\output_control_2b|tick_LAST~q ),
	.datab(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datac(!\output_control_2b|tick_NEXT~q ),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(!\state_change_2b|state_reg [2]),
	.dataf(!\output_control_2b|tick_CRC~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2b|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2b|Mux0~0 .extended_lut = "off";
defparam \FSM_2b|Mux0~0 .lut_mask = 64'h0003880000030000;
defparam \FSM_2b|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N25
dffeas \FSM_2b|state_next[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2b|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2b|state_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2b|state_next[2] .is_wysiwyg = "true";
defparam \FSM_2b|state_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N34
dffeas \state_change_2b|state_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2b|state_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2b|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2b|state_reg[2] .is_wysiwyg = "true";
defparam \state_change_2b|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \output_control_2b|tick_READ~0 (
// Equation(s):
// \output_control_2b|tick_READ~0_combout  = ( \output_control_2b|tick_WAIT~0_combout  & ( (!\state_change_2b|state_reg [0] & (((\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14] & !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l 
// [15])) # (\output_control_2b|tick_READ~q ))) ) ) # ( !\output_control_2b|tick_WAIT~0_combout  & ( \output_control_2b|tick_READ~q  ) )

	.dataa(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14]),
	.datab(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15]),
	.datac(!\state_change_2b|state_reg [0]),
	.datad(!\output_control_2b|tick_READ~q ),
	.datae(gnd),
	.dataf(!\output_control_2b|tick_WAIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|tick_READ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|tick_READ~0 .extended_lut = "off";
defparam \output_control_2b|tick_READ~0 .lut_mask = 64'h00FF00FF40F040F0;
defparam \output_control_2b|tick_READ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N40
dffeas \output_control_2b|tick_READ (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|tick_READ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|tick_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|tick_READ .is_wysiwyg = "true";
defparam \output_control_2b|tick_READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \FSM_2b|Mux2~2 (
// Equation(s):
// \FSM_2b|Mux2~2_combout  = ( !\state_change_2b|state_reg [1] & ( (!\state_change_2b|state_reg[0]~DUPLICATE_q  & ((!\state_change_2b|state_reg [2] & (\output_control_2b|tick_READ~q )) # (\state_change_2b|state_reg [2] & (((\output_control_2b|tick_CRC~q 
// )))))) # (\state_change_2b|state_reg[0]~DUPLICATE_q  & (!\state_change_2b|state_reg [2] & (((!\output_control_2b|tick_WAIT~q ))))) ) ) # ( \state_change_2b|state_reg [1] & ( (!\state_change_2b|state_reg [2] & ((!\state_change_2b|state_reg[0]~DUPLICATE_q  
// & (((\output_control_2b|tick_CRC~q )))) # (\state_change_2b|state_reg[0]~DUPLICATE_q  & (!\output_control_2b|tick_NEXT~q )))) ) )

	.dataa(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\output_control_2b|tick_NEXT~q ),
	.datad(!\output_control_2b|tick_CRC~q ),
	.datae(!\state_change_2b|state_reg [1]),
	.dataf(!\output_control_2b|tick_WAIT~q ),
	.datag(!\output_control_2b|tick_READ~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2b|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2b|Mux2~2 .extended_lut = "on";
defparam \FSM_2b|Mux2~2 .lut_mask = 64'h4C6E40C8082A40C8;
defparam \FSM_2b|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N31
dffeas \FSM_2b|state_next[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2b|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2b|state_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2b|state_next[0] .is_wysiwyg = "true";
defparam \FSM_2b|state_next[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N34
dffeas \state_change_2b|state_reg[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2b|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2b|state_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \state_change_2b|state_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \output_control_2b|wren~0 (
// Equation(s):
// \output_control_2b|wren~0_combout  = ( \output_control_2b|tick_WAIT~0_combout  & ( (!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14] & (((\state_change_2b|state_reg[0]~DUPLICATE_q  & \output_control_2b|wren~q )))) # 
// (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14] & (!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15] & ((!\state_change_2b|state_reg[0]~DUPLICATE_q ) # (\output_control_2b|wren~q )))) ) ) # ( 
// !\output_control_2b|tick_WAIT~0_combout  & ( \output_control_2b|wren~q  ) )

	.dataa(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [14]),
	.datab(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_l [15]),
	.datac(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datad(!\output_control_2b|wren~q ),
	.datae(gnd),
	.dataf(!\output_control_2b|tick_WAIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|wren~0 .extended_lut = "off";
defparam \output_control_2b|wren~0 .lut_mask = 64'h00FF00FF404E404E;
defparam \output_control_2b|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \output_control_2b|wren (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|wren .is_wysiwyg = "true";
defparam \output_control_2b|wren .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \output_control_2a|Mux76~0 (
// Equation(s):
// \output_control_2a|Mux76~0_combout  = ( !\RAM2_inst|altsyncram_component|auto_generated|q_a [15] & ( \RAM2_inst|altsyncram_component|auto_generated|q_a [14] & ( (\output_control_2a|Equal2~0_combout  & !\state_change_2a|state_reg [0]) ) ) ) # ( 
// \RAM2_inst|altsyncram_component|auto_generated|q_a [15] & ( !\RAM2_inst|altsyncram_component|auto_generated|q_a [14] & ( (\output_control_2a|Equal2~0_combout  & !\state_change_2a|state_reg [0]) ) ) ) # ( !\RAM2_inst|altsyncram_component|auto_generated|q_a 
// [15] & ( !\RAM2_inst|altsyncram_component|auto_generated|q_a [14] & ( (\output_control_2a|Equal2~0_combout  & !\state_change_2a|state_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal2~0_combout ),
	.datac(!\state_change_2a|state_reg [0]),
	.datad(gnd),
	.datae(!\RAM2_inst|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux76~0 .extended_lut = "off";
defparam \output_control_2a|Mux76~0 .lut_mask = 64'h3030303030300000;
defparam \output_control_2a|Mux76~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \output_control_2a|Mux60~0 (
// Equation(s):
// \output_control_2a|Mux60~0_combout  = ( \output_control_2a|tick_CRC~q  & ( \state_change_2a|state_reg[2]~DUPLICATE_q  ) ) # ( !\output_control_2a|tick_CRC~q  & ( \state_change_2a|state_reg[2]~DUPLICATE_q  & ( (\output_control_2a|Mux76~0_combout  & 
// !\state_change_2a|state_reg [1]) ) ) ) # ( \output_control_2a|tick_CRC~q  & ( !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( !\state_change_2a|state_reg [0] $ (!\state_change_2a|state_reg [1]) ) ) ) # ( !\output_control_2a|tick_CRC~q  & ( 
// !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( (!\state_change_2a|state_reg [0] & (\output_control_2a|Equal2~1_combout  & \state_change_2a|state_reg [1])) ) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\output_control_2a|Equal2~1_combout ),
	.datac(!\output_control_2a|Mux76~0_combout ),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(!\output_control_2a|tick_CRC~q ),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux60~0 .extended_lut = "off";
defparam \output_control_2a|Mux60~0 .lut_mask = 64'h002255AA0F00FFFF;
defparam \output_control_2a|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N26
dffeas \output_control_2a|tick_CRC (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|tick_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|tick_CRC .is_wysiwyg = "true";
defparam \output_control_2a|tick_CRC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \output_control_2a|tick_READ~0 (
// Equation(s):
// \output_control_2a|tick_READ~0_combout  = ( \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( (\output_control_2a|tick_READ~q  & ((!\state_change_2a|state_reg [0]) # (!\output_control_2a|tick_WAIT~0_combout ))) ) ) # ( 
// !\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15] & ( (!\output_control_2a|tick_WAIT~0_combout  & (((\output_control_2a|tick_READ~q )))) # (\output_control_2a|tick_WAIT~0_combout  & (!\state_change_2a|state_reg [0] & 
// ((\output_control_2a|tick_READ~q ) # (\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14])))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(!\output_control_2a|tick_WAIT~0_combout ),
	.datac(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [14]),
	.datad(!\output_control_2a|tick_READ~q ),
	.datae(gnd),
	.dataf(!\DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|dataout_h [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_READ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_READ~0 .extended_lut = "off";
defparam \output_control_2a|tick_READ~0 .lut_mask = 64'h02EE02EE00EE00EE;
defparam \output_control_2a|tick_READ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \output_control_2a|tick_READ (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|tick_READ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|tick_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|tick_READ .is_wysiwyg = "true";
defparam \output_control_2a|tick_READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \FSM_2a|Mux2~0 (
// Equation(s):
// \FSM_2a|Mux2~0_combout  = ( !\state_change_2a|state_reg [1] & ( (!\state_change_2a|state_reg [0] & (((!\state_change_2a|state_reg[2]~DUPLICATE_q  & ((\output_control_2a|tick_READ~q ))) # (\state_change_2a|state_reg[2]~DUPLICATE_q  & 
// (\output_control_2a|tick_CRC~q ))))) # (\state_change_2a|state_reg [0] & (((!\output_control_2a|tick_WAIT~q  & ((!\state_change_2a|state_reg[2]~DUPLICATE_q )))))) ) ) # ( \state_change_2a|state_reg [1] & ( ((!\state_change_2a|state_reg[2]~DUPLICATE_q  & 
// ((!\state_change_2a|state_reg [0] & (\output_control_2a|tick_CRC~q )) # (\state_change_2a|state_reg [0] & ((!\output_control_2a|tick_NEXT~q )))))) ) )

	.dataa(!\output_control_2a|tick_CRC~q ),
	.datab(!\output_control_2a|tick_WAIT~q ),
	.datac(!\output_control_2a|tick_NEXT~q ),
	.datad(!\state_change_2a|state_reg [0]),
	.datae(!\state_change_2a|state_reg [1]),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(!\output_control_2a|tick_READ~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2a|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2a|Mux2~0 .extended_lut = "on";
defparam \FSM_2a|Mux2~0 .lut_mask = 64'h0FCC55F055000000;
defparam \FSM_2a|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \FSM_2a|state_next[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2a|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2a|state_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2a|state_next[0] .is_wysiwyg = "true";
defparam \FSM_2a|state_next[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N34
dffeas \state_change_2a|state_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2a|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2a|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2a|state_reg[0] .is_wysiwyg = "true";
defparam \state_change_2a|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \output_control_2a|tick_NEXT~0 (
// Equation(s):
// \output_control_2a|tick_NEXT~0_combout  = ( \state_change_2a|state_reg [1] & ( ((\state_change_2a|state_reg [0] & \output_control_2a|LED_alert~2_combout )) # (\output_control_2a|tick_NEXT~q ) ) ) # ( !\state_change_2a|state_reg [1] & ( 
// (!\state_change_2a|state_reg [0] & (\output_control_2a|LED_alert~2_combout )) # (\state_change_2a|state_reg [0] & ((\output_control_2a|tick_NEXT~q ))) ) )

	.dataa(!\state_change_2a|state_reg [0]),
	.datab(gnd),
	.datac(!\output_control_2a|LED_alert~2_combout ),
	.datad(!\output_control_2a|tick_NEXT~q ),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_NEXT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_NEXT~0 .extended_lut = "off";
defparam \output_control_2a|tick_NEXT~0 .lut_mask = 64'h0A5F0A5F05FF05FF;
defparam \output_control_2a|tick_NEXT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \output_control_2a|tick_NEXT (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|tick_NEXT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|tick_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|tick_NEXT .is_wysiwyg = "true";
defparam \output_control_2a|tick_NEXT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \output_control_2a|tick_LAST~1 (
// Equation(s):
// \output_control_2a|tick_LAST~1_combout  = ( \state_change_2a|state_reg [1] & ( \output_control_2a|tick_LAST~q  ) ) # ( !\state_change_2a|state_reg [1] & ( (\output_control_2a|tick_LAST~q  & ((\state_change_2a|state_reg [0]) # 
// (\state_change_2a|state_reg[2]~DUPLICATE_q ))) ) )

	.dataa(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\output_control_2a|tick_LAST~q ),
	.datad(!\state_change_2a|state_reg [0]),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_LAST~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_LAST~1 .extended_lut = "off";
defparam \output_control_2a|tick_LAST~1 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \output_control_2a|tick_LAST~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \output_control_2a|tick_LAST~2 (
// Equation(s):
// \output_control_2a|tick_LAST~2_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [14] & ( ((\state_change_2a|state_reg[2]~DUPLICATE_q  & (\output_control_2a|tick_LAST~0_combout  & \RAM2_inst|altsyncram_component|auto_generated|q_a [15]))) # 
// (\output_control_2a|tick_LAST~1_combout ) ) ) # ( !\RAM2_inst|altsyncram_component|auto_generated|q_a [14] & ( \output_control_2a|tick_LAST~1_combout  ) )

	.dataa(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datab(!\output_control_2a|tick_LAST~0_combout ),
	.datac(!\output_control_2a|tick_LAST~1_combout ),
	.datad(!\RAM2_inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|tick_LAST~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|tick_LAST~2 .extended_lut = "off";
defparam \output_control_2a|tick_LAST~2 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \output_control_2a|tick_LAST~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N49
dffeas \output_control_2a|tick_LAST (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|tick_LAST~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|tick_LAST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|tick_LAST .is_wysiwyg = "true";
defparam \output_control_2a|tick_LAST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \FSM_2a|Mux0~0 (
// Equation(s):
// \FSM_2a|Mux0~0_combout  = ( !\state_change_2a|state_reg [0] & ( \state_change_2a|state_reg[2]~DUPLICATE_q  & ( (!\state_change_2a|state_reg [1] & (!\output_control_2a|tick_CRC~q  & !\output_control_2a|tick_LAST~q )) ) ) ) # ( \state_change_2a|state_reg 
// [0] & ( !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( (\output_control_2a|tick_NEXT~q  & \state_change_2a|state_reg [1]) ) ) )

	.dataa(!\output_control_2a|tick_NEXT~q ),
	.datab(!\state_change_2a|state_reg [1]),
	.datac(!\output_control_2a|tick_CRC~q ),
	.datad(!\output_control_2a|tick_LAST~q ),
	.datae(!\state_change_2a|state_reg [0]),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2a|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2a|Mux0~0 .extended_lut = "off";
defparam \FSM_2a|Mux0~0 .lut_mask = 64'h00001111C0000000;
defparam \FSM_2a|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \FSM_2a|state_next[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2a|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2a|state_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2a|state_next[2] .is_wysiwyg = "true";
defparam \FSM_2a|state_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N34
dffeas \state_change_2a|state_reg[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM_2a|state_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_change_2a|state_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \state_change_2a|state_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \output_control_2a|i[1]~0 (
// Equation(s):
// \output_control_2a|i[1]~0_combout  = ( \output_control_2a|Mux0~4_combout  & ( (!\state_change_2a|state_reg [0] & ((!\state_change_2a|state_reg [1]))) # (\state_change_2a|state_reg [0] & (!\state_change_2a|state_reg[2]~DUPLICATE_q  & 
// \state_change_2a|state_reg [1])) ) ) # ( !\output_control_2a|Mux0~4_combout  & ( (!\state_change_2a|state_reg [0] & (((!\state_change_2a|state_reg [1])))) # (\state_change_2a|state_reg [0] & (\output_control_2a|Equal3~6_combout  & 
// (!\state_change_2a|state_reg[2]~DUPLICATE_q  & \state_change_2a|state_reg [1]))) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(!\state_change_2a|state_reg [0]),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(gnd),
	.dataf(!\output_control_2a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|i[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|i[1]~0 .extended_lut = "off";
defparam \output_control_2a|i[1]~0 .lut_mask = 64'hCC10CC10CC30CC30;
defparam \output_control_2a|i[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \output_control_2a|i[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[7] .is_wysiwyg = "true";
defparam \output_control_2a|i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \output_control_2a|Add0~13 (
// Equation(s):
// \output_control_2a|Add0~13_sumout  = SUM(( \output_control_2a|i [0] ) + ( VCC ) + ( !VCC ))
// \output_control_2a|Add0~14  = CARRY(( \output_control_2a|i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~13_sumout ),
	.cout(\output_control_2a|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~13 .extended_lut = "off";
defparam \output_control_2a|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \output_control_2a|i[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[0] .is_wysiwyg = "true";
defparam \output_control_2a|i[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \output_control_2a|Add0~89 (
// Equation(s):
// \output_control_2a|Add0~89_sumout  = SUM(( !\output_control_2a|i [1] ) + ( VCC ) + ( \output_control_2a|Add0~14  ))
// \output_control_2a|Add0~90  = CARRY(( !\output_control_2a|i [1] ) + ( VCC ) + ( \output_control_2a|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~89_sumout ),
	.cout(\output_control_2a|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~89 .extended_lut = "off";
defparam \output_control_2a|Add0~89 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_2a|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \output_control_2a|Mux51~0 (
// Equation(s):
// \output_control_2a|Mux51~0_combout  = ( !\output_control_2a|Add0~89_sumout  & ( \state_change_2a|state_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux51~0 .extended_lut = "off";
defparam \output_control_2a|Mux51~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \output_control_2a|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N52
dffeas \output_control_2a|i[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[1] .is_wysiwyg = "true";
defparam \output_control_2a|i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \output_control_2a|Add0~93 (
// Equation(s):
// \output_control_2a|Add0~93_sumout  = SUM(( !\output_control_2a|i [2] ) + ( VCC ) + ( \output_control_2a|Add0~90  ))
// \output_control_2a|Add0~94  = CARRY(( !\output_control_2a|i [2] ) + ( VCC ) + ( \output_control_2a|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~93_sumout ),
	.cout(\output_control_2a|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~93 .extended_lut = "off";
defparam \output_control_2a|Add0~93 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_2a|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \output_control_2a|Mux50~0 (
// Equation(s):
// \output_control_2a|Mux50~0_combout  = ( !\output_control_2a|Add0~93_sumout  & ( \state_change_2a|state_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux50~0 .extended_lut = "off";
defparam \output_control_2a|Mux50~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \output_control_2a|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \output_control_2a|i[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[2] .is_wysiwyg = "true";
defparam \output_control_2a|i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \output_control_2a|Add0~97 (
// Equation(s):
// \output_control_2a|Add0~97_sumout  = SUM(( !\output_control_2a|i [3] ) + ( VCC ) + ( \output_control_2a|Add0~94  ))
// \output_control_2a|Add0~98  = CARRY(( !\output_control_2a|i [3] ) + ( VCC ) + ( \output_control_2a|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~97_sumout ),
	.cout(\output_control_2a|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~97 .extended_lut = "off";
defparam \output_control_2a|Add0~97 .lut_mask = 64'h000000000000F0F0;
defparam \output_control_2a|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \output_control_2a|Mux49~0 (
// Equation(s):
// \output_control_2a|Mux49~0_combout  = ( !\output_control_2a|Add0~97_sumout  & ( \state_change_2a|state_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux49~0 .extended_lut = "off";
defparam \output_control_2a|Mux49~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \output_control_2a|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N46
dffeas \output_control_2a|i[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[3] .is_wysiwyg = "true";
defparam \output_control_2a|i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \output_control_2a|Add0~5 (
// Equation(s):
// \output_control_2a|Add0~5_sumout  = SUM(( \output_control_2a|i [4] ) + ( VCC ) + ( \output_control_2a|Add0~98  ))
// \output_control_2a|Add0~6  = CARRY(( \output_control_2a|i [4] ) + ( VCC ) + ( \output_control_2a|Add0~98  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~5_sumout ),
	.cout(\output_control_2a|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~5 .extended_lut = "off";
defparam \output_control_2a|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \output_control_2a|i[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[4] .is_wysiwyg = "true";
defparam \output_control_2a|i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \output_control_2a|Add0~1 (
// Equation(s):
// \output_control_2a|Add0~1_sumout  = SUM(( \output_control_2a|i [5] ) + ( VCC ) + ( \output_control_2a|Add0~6  ))
// \output_control_2a|Add0~2  = CARRY(( \output_control_2a|i [5] ) + ( VCC ) + ( \output_control_2a|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~1_sumout ),
	.cout(\output_control_2a|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~1 .extended_lut = "off";
defparam \output_control_2a|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \output_control_2a|i[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[5] .is_wysiwyg = "true";
defparam \output_control_2a|i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \output_control_2a|Add0~53 (
// Equation(s):
// \output_control_2a|Add0~53_sumout  = SUM(( \output_control_2a|i [6] ) + ( VCC ) + ( \output_control_2a|Add0~2  ))
// \output_control_2a|Add0~54  = CARRY(( \output_control_2a|i [6] ) + ( VCC ) + ( \output_control_2a|Add0~2  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~53_sumout ),
	.cout(\output_control_2a|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~53 .extended_lut = "off";
defparam \output_control_2a|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \output_control_2a|i[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[6] .is_wysiwyg = "true";
defparam \output_control_2a|i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \output_control_2a|Add0~9 (
// Equation(s):
// \output_control_2a|Add0~9_sumout  = SUM(( \output_control_2a|i [7] ) + ( VCC ) + ( \output_control_2a|Add0~54  ))
// \output_control_2a|Add0~10  = CARRY(( \output_control_2a|i [7] ) + ( VCC ) + ( \output_control_2a|Add0~54  ))

	.dataa(!\output_control_2a|i [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~9_sumout ),
	.cout(\output_control_2a|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~9 .extended_lut = "off";
defparam \output_control_2a|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N22
dffeas \output_control_2a|i[7]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[7]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N16
dffeas \output_control_2a|i[5]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[5]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \output_control_2a|Add0~45 (
// Equation(s):
// \output_control_2a|Add0~45_sumout  = SUM(( \output_control_2a|i [8] ) + ( VCC ) + ( \output_control_2a|Add0~10  ))
// \output_control_2a|Add0~46  = CARRY(( \output_control_2a|i [8] ) + ( VCC ) + ( \output_control_2a|Add0~10  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~45_sumout ),
	.cout(\output_control_2a|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~45 .extended_lut = "off";
defparam \output_control_2a|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \output_control_2a|i[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[8] .is_wysiwyg = "true";
defparam \output_control_2a|i[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \output_control_2a|Add0~49 (
// Equation(s):
// \output_control_2a|Add0~49_sumout  = SUM(( \output_control_2a|i [9] ) + ( VCC ) + ( \output_control_2a|Add0~46  ))
// \output_control_2a|Add0~50  = CARRY(( \output_control_2a|i [9] ) + ( VCC ) + ( \output_control_2a|Add0~46  ))

	.dataa(!\output_control_2a|i [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~49_sumout ),
	.cout(\output_control_2a|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~49 .extended_lut = "off";
defparam \output_control_2a|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \output_control_2a|i[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[9] .is_wysiwyg = "true";
defparam \output_control_2a|i[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \output_control_2a|Add0~29 (
// Equation(s):
// \output_control_2a|Add0~29_sumout  = SUM(( \output_control_2a|i [10] ) + ( VCC ) + ( \output_control_2a|Add0~50  ))
// \output_control_2a|Add0~30  = CARRY(( \output_control_2a|i [10] ) + ( VCC ) + ( \output_control_2a|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~29_sumout ),
	.cout(\output_control_2a|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~29 .extended_lut = "off";
defparam \output_control_2a|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \output_control_2a|i[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[10] .is_wysiwyg = "true";
defparam \output_control_2a|i[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \output_control_2a|Add0~33 (
// Equation(s):
// \output_control_2a|Add0~33_sumout  = SUM(( \output_control_2a|i [11] ) + ( VCC ) + ( \output_control_2a|Add0~30  ))
// \output_control_2a|Add0~34  = CARRY(( \output_control_2a|i [11] ) + ( VCC ) + ( \output_control_2a|Add0~30  ))

	.dataa(!\output_control_2a|i [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~33_sumout ),
	.cout(\output_control_2a|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~33 .extended_lut = "off";
defparam \output_control_2a|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N35
dffeas \output_control_2a|i[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[11] .is_wysiwyg = "true";
defparam \output_control_2a|i[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \output_control_2a|Add0~101 (
// Equation(s):
// \output_control_2a|Add0~101_sumout  = SUM(( \output_control_2a|i [12] ) + ( VCC ) + ( \output_control_2a|Add0~34  ))
// \output_control_2a|Add0~102  = CARRY(( \output_control_2a|i [12] ) + ( VCC ) + ( \output_control_2a|Add0~34  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~101_sumout ),
	.cout(\output_control_2a|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~101 .extended_lut = "off";
defparam \output_control_2a|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \output_control_2a|i[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[12] .is_wysiwyg = "true";
defparam \output_control_2a|i[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \output_control_2a|Add0~105 (
// Equation(s):
// \output_control_2a|Add0~105_sumout  = SUM(( \output_control_2a|i [13] ) + ( VCC ) + ( \output_control_2a|Add0~102  ))
// \output_control_2a|Add0~106  = CARRY(( \output_control_2a|i [13] ) + ( VCC ) + ( \output_control_2a|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~105_sumout ),
	.cout(\output_control_2a|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~105 .extended_lut = "off";
defparam \output_control_2a|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N41
dffeas \output_control_2a|i[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[13] .is_wysiwyg = "true";
defparam \output_control_2a|i[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \output_control_2a|Add0~57 (
// Equation(s):
// \output_control_2a|Add0~57_sumout  = SUM(( \output_control_2a|i [14] ) + ( VCC ) + ( \output_control_2a|Add0~106  ))
// \output_control_2a|Add0~58  = CARRY(( \output_control_2a|i [14] ) + ( VCC ) + ( \output_control_2a|Add0~106  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~57_sumout ),
	.cout(\output_control_2a|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~57 .extended_lut = "off";
defparam \output_control_2a|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N43
dffeas \output_control_2a|i[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[14] .is_wysiwyg = "true";
defparam \output_control_2a|i[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \output_control_2a|Add0~109 (
// Equation(s):
// \output_control_2a|Add0~109_sumout  = SUM(( \output_control_2a|i [15] ) + ( VCC ) + ( \output_control_2a|Add0~58  ))
// \output_control_2a|Add0~110  = CARRY(( \output_control_2a|i [15] ) + ( VCC ) + ( \output_control_2a|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~109_sumout ),
	.cout(\output_control_2a|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~109 .extended_lut = "off";
defparam \output_control_2a|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N47
dffeas \output_control_2a|i[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[15] .is_wysiwyg = "true";
defparam \output_control_2a|i[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \output_control_2a|Add0~113 (
// Equation(s):
// \output_control_2a|Add0~113_sumout  = SUM(( \output_control_2a|i [16] ) + ( VCC ) + ( \output_control_2a|Add0~110  ))
// \output_control_2a|Add0~114  = CARRY(( \output_control_2a|i [16] ) + ( VCC ) + ( \output_control_2a|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~113_sumout ),
	.cout(\output_control_2a|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~113 .extended_lut = "off";
defparam \output_control_2a|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \output_control_2a|i[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [16]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[16] .is_wysiwyg = "true";
defparam \output_control_2a|i[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \output_control_2a|Add0~73 (
// Equation(s):
// \output_control_2a|Add0~73_sumout  = SUM(( \output_control_2a|i [17] ) + ( VCC ) + ( \output_control_2a|Add0~114  ))
// \output_control_2a|Add0~74  = CARRY(( \output_control_2a|i [17] ) + ( VCC ) + ( \output_control_2a|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~73_sumout ),
	.cout(\output_control_2a|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~73 .extended_lut = "off";
defparam \output_control_2a|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N52
dffeas \output_control_2a|i[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [17]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[17] .is_wysiwyg = "true";
defparam \output_control_2a|i[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \output_control_2a|Add0~77 (
// Equation(s):
// \output_control_2a|Add0~77_sumout  = SUM(( \output_control_2a|i [18] ) + ( VCC ) + ( \output_control_2a|Add0~74  ))
// \output_control_2a|Add0~78  = CARRY(( \output_control_2a|i [18] ) + ( VCC ) + ( \output_control_2a|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~77_sumout ),
	.cout(\output_control_2a|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~77 .extended_lut = "off";
defparam \output_control_2a|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \output_control_2a|i[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [18]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[18] .is_wysiwyg = "true";
defparam \output_control_2a|i[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \output_control_2a|Add0~85 (
// Equation(s):
// \output_control_2a|Add0~85_sumout  = SUM(( \output_control_2a|i [19] ) + ( VCC ) + ( \output_control_2a|Add0~78  ))
// \output_control_2a|Add0~86  = CARRY(( \output_control_2a|i [19] ) + ( VCC ) + ( \output_control_2a|Add0~78  ))

	.dataa(!\output_control_2a|i [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~85_sumout ),
	.cout(\output_control_2a|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~85 .extended_lut = "off";
defparam \output_control_2a|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N58
dffeas \output_control_2a|i[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [19]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[19] .is_wysiwyg = "true";
defparam \output_control_2a|i[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \output_control_2a|Add0~65 (
// Equation(s):
// \output_control_2a|Add0~65_sumout  = SUM(( \output_control_2a|i [20] ) + ( VCC ) + ( \output_control_2a|Add0~86  ))
// \output_control_2a|Add0~66  = CARRY(( \output_control_2a|i [20] ) + ( VCC ) + ( \output_control_2a|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~65_sumout ),
	.cout(\output_control_2a|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~65 .extended_lut = "off";
defparam \output_control_2a|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N2
dffeas \output_control_2a|i[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [20]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[20] .is_wysiwyg = "true";
defparam \output_control_2a|i[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \output_control_2a|Add0~41 (
// Equation(s):
// \output_control_2a|Add0~41_sumout  = SUM(( \output_control_2a|i [21] ) + ( VCC ) + ( \output_control_2a|Add0~66  ))
// \output_control_2a|Add0~42  = CARRY(( \output_control_2a|i [21] ) + ( VCC ) + ( \output_control_2a|Add0~66  ))

	.dataa(!\output_control_2a|i [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~41_sumout ),
	.cout(\output_control_2a|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~41 .extended_lut = "off";
defparam \output_control_2a|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \output_control_2a|i[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [21]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[21] .is_wysiwyg = "true";
defparam \output_control_2a|i[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \output_control_2a|Add0~125 (
// Equation(s):
// \output_control_2a|Add0~125_sumout  = SUM(( \output_control_2a|i [22] ) + ( VCC ) + ( \output_control_2a|Add0~42  ))
// \output_control_2a|Add0~126  = CARRY(( \output_control_2a|i [22] ) + ( VCC ) + ( \output_control_2a|Add0~42  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~125_sumout ),
	.cout(\output_control_2a|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~125 .extended_lut = "off";
defparam \output_control_2a|Add0~125 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N8
dffeas \output_control_2a|i[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [22]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[22] .is_wysiwyg = "true";
defparam \output_control_2a|i[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \output_control_2a|Add0~37 (
// Equation(s):
// \output_control_2a|Add0~37_sumout  = SUM(( \output_control_2a|i [23] ) + ( VCC ) + ( \output_control_2a|Add0~126  ))
// \output_control_2a|Add0~38  = CARRY(( \output_control_2a|i [23] ) + ( VCC ) + ( \output_control_2a|Add0~126  ))

	.dataa(!\output_control_2a|i [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~37_sumout ),
	.cout(\output_control_2a|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~37 .extended_lut = "off";
defparam \output_control_2a|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N10
dffeas \output_control_2a|i[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [23]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[23] .is_wysiwyg = "true";
defparam \output_control_2a|i[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \output_control_2a|Add0~17 (
// Equation(s):
// \output_control_2a|Add0~17_sumout  = SUM(( \output_control_2a|i [24] ) + ( VCC ) + ( \output_control_2a|Add0~38  ))
// \output_control_2a|Add0~18  = CARRY(( \output_control_2a|i [24] ) + ( VCC ) + ( \output_control_2a|Add0~38  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~17_sumout ),
	.cout(\output_control_2a|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~17 .extended_lut = "off";
defparam \output_control_2a|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \output_control_2a|i[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [24]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[24] .is_wysiwyg = "true";
defparam \output_control_2a|i[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \output_control_2a|Add0~25 (
// Equation(s):
// \output_control_2a|Add0~25_sumout  = SUM(( \output_control_2a|i [25] ) + ( VCC ) + ( \output_control_2a|Add0~18  ))
// \output_control_2a|Add0~26  = CARRY(( \output_control_2a|i [25] ) + ( VCC ) + ( \output_control_2a|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~25_sumout ),
	.cout(\output_control_2a|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~25 .extended_lut = "off";
defparam \output_control_2a|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \output_control_2a|i[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [25]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[25] .is_wysiwyg = "true";
defparam \output_control_2a|i[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \output_control_2a|Add0~117 (
// Equation(s):
// \output_control_2a|Add0~117_sumout  = SUM(( \output_control_2a|i [26] ) + ( VCC ) + ( \output_control_2a|Add0~26  ))
// \output_control_2a|Add0~118  = CARRY(( \output_control_2a|i [26] ) + ( VCC ) + ( \output_control_2a|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~117_sumout ),
	.cout(\output_control_2a|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~117 .extended_lut = "off";
defparam \output_control_2a|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N20
dffeas \output_control_2a|i[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [26]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[26] .is_wysiwyg = "true";
defparam \output_control_2a|i[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \output_control_2a|Add0~121 (
// Equation(s):
// \output_control_2a|Add0~121_sumout  = SUM(( \output_control_2a|i [27] ) + ( VCC ) + ( \output_control_2a|Add0~118  ))
// \output_control_2a|Add0~122  = CARRY(( \output_control_2a|i [27] ) + ( VCC ) + ( \output_control_2a|Add0~118  ))

	.dataa(!\output_control_2a|i [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~121_sumout ),
	.cout(\output_control_2a|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~121 .extended_lut = "off";
defparam \output_control_2a|Add0~121 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \output_control_2a|i[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [27]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[27] .is_wysiwyg = "true";
defparam \output_control_2a|i[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \output_control_2a|Add0~21 (
// Equation(s):
// \output_control_2a|Add0~21_sumout  = SUM(( \output_control_2a|i [28] ) + ( VCC ) + ( \output_control_2a|Add0~122  ))
// \output_control_2a|Add0~22  = CARRY(( \output_control_2a|i [28] ) + ( VCC ) + ( \output_control_2a|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|i [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~21_sumout ),
	.cout(\output_control_2a|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~21 .extended_lut = "off";
defparam \output_control_2a|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \output_control_2a|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \output_control_2a|i[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [28]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[28] .is_wysiwyg = "true";
defparam \output_control_2a|i[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \output_control_2a|Equal3~0 (
// Equation(s):
// \output_control_2a|Equal3~0_combout  = ( !\output_control_2a|i [0] & ( !\output_control_2a|i [10] & ( (!\output_control_2a|i [11] & (!\output_control_2a|i [25] & (!\output_control_2a|i [28] & !\output_control_2a|i [24]))) ) ) )

	.dataa(!\output_control_2a|i [11]),
	.datab(!\output_control_2a|i [25]),
	.datac(!\output_control_2a|i [28]),
	.datad(!\output_control_2a|i [24]),
	.datae(!\output_control_2a|i [0]),
	.dataf(!\output_control_2a|i [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~0 .extended_lut = "off";
defparam \output_control_2a|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \output_control_2a|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \output_control_2a|i[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[4]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \output_control_2a|Add0~61 (
// Equation(s):
// \output_control_2a|Add0~61_sumout  = SUM(( \output_control_2a|i [29] ) + ( VCC ) + ( \output_control_2a|Add0~22  ))
// \output_control_2a|Add0~62  = CARRY(( \output_control_2a|i [29] ) + ( VCC ) + ( \output_control_2a|Add0~22  ))

	.dataa(!\output_control_2a|i [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~61_sumout ),
	.cout(\output_control_2a|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~61 .extended_lut = "off";
defparam \output_control_2a|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \output_control_2a|i[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [29]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[29] .is_wysiwyg = "true";
defparam \output_control_2a|i[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \output_control_2a|Add0~81 (
// Equation(s):
// \output_control_2a|Add0~81_sumout  = SUM(( \output_control_2a|i [30] ) + ( VCC ) + ( \output_control_2a|Add0~62  ))
// \output_control_2a|Add0~82  = CARRY(( \output_control_2a|i [30] ) + ( VCC ) + ( \output_control_2a|Add0~62  ))

	.dataa(gnd),
	.datab(!\output_control_2a|i [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~81_sumout ),
	.cout(\output_control_2a|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~81 .extended_lut = "off";
defparam \output_control_2a|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \output_control_2a|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N32
dffeas \output_control_2a|i[30] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [30]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[30] .is_wysiwyg = "true";
defparam \output_control_2a|i[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \output_control_2a|Add0~69 (
// Equation(s):
// \output_control_2a|Add0~69_sumout  = SUM(( \output_control_2a|i [31] ) + ( VCC ) + ( \output_control_2a|Add0~82  ))

	.dataa(!\output_control_2a|i [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_control_2a|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_control_2a|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Add0~69 .extended_lut = "off";
defparam \output_control_2a|Add0~69 .lut_mask = 64'h0000000000005555;
defparam \output_control_2a|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N35
dffeas \output_control_2a|i[31] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i [31]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[31] .is_wysiwyg = "true";
defparam \output_control_2a|i[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \output_control_2a|Equal3~2 (
// Equation(s):
// \output_control_2a|Equal3~2_combout  = ( !\output_control_2a|i [17] & ( (!\output_control_2a|i [19] & (!\output_control_2a|i [30] & (!\output_control_2a|i [31] & !\output_control_2a|i [18]))) ) )

	.dataa(!\output_control_2a|i [19]),
	.datab(!\output_control_2a|i [30]),
	.datac(!\output_control_2a|i [31]),
	.datad(!\output_control_2a|i [18]),
	.datae(gnd),
	.dataf(!\output_control_2a|i [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~2 .extended_lut = "off";
defparam \output_control_2a|Equal3~2 .lut_mask = 64'h8000800000000000;
defparam \output_control_2a|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N49
dffeas \output_control_2a|i[16]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[16]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N46
dffeas \output_control_2a|i[15]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[15]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \output_control_2a|Equal3~4 (
// Equation(s):
// \output_control_2a|Equal3~4_combout  = ( !\output_control_2a|i[15]~DUPLICATE_q  & ( (!\output_control_2a|i [26] & (!\output_control_2a|i [22] & (!\output_control_2a|i [27] & !\output_control_2a|i[16]~DUPLICATE_q ))) ) )

	.dataa(!\output_control_2a|i [26]),
	.datab(!\output_control_2a|i [22]),
	.datac(!\output_control_2a|i [27]),
	.datad(!\output_control_2a|i[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\output_control_2a|i[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~4 .extended_lut = "off";
defparam \output_control_2a|Equal3~4 .lut_mask = 64'h8000800000000000;
defparam \output_control_2a|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \output_control_2a|Equal3~3 (
// Equation(s):
// \output_control_2a|Equal3~3_combout  = ( !\output_control_2a|i [12] & ( (!\output_control_2a|i [3] & (!\output_control_2a|i [2] & (!\output_control_2a|i [13] & !\output_control_2a|i [1]))) ) )

	.dataa(!\output_control_2a|i [3]),
	.datab(!\output_control_2a|i [2]),
	.datac(!\output_control_2a|i [13]),
	.datad(!\output_control_2a|i [1]),
	.datae(gnd),
	.dataf(!\output_control_2a|i [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~3 .extended_lut = "off";
defparam \output_control_2a|Equal3~3 .lut_mask = 64'h8000800000000000;
defparam \output_control_2a|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \output_control_2a|Equal3~5 (
// Equation(s):
// \output_control_2a|Equal3~5_combout  = ( !\output_control_2a|i [20] & ( \output_control_2a|Equal3~3_combout  & ( (!\output_control_2a|i [29] & (\output_control_2a|Equal3~2_combout  & (\output_control_2a|Equal3~4_combout  & !\output_control_2a|i [14]))) ) 
// ) )

	.dataa(!\output_control_2a|i [29]),
	.datab(!\output_control_2a|Equal3~2_combout ),
	.datac(!\output_control_2a|Equal3~4_combout ),
	.datad(!\output_control_2a|i [14]),
	.datae(!\output_control_2a|i [20]),
	.dataf(!\output_control_2a|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~5 .extended_lut = "off";
defparam \output_control_2a|Equal3~5 .lut_mask = 64'h0000000002000000;
defparam \output_control_2a|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N4
dffeas \output_control_2a|i[21]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|i[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|i[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|i[21]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|i[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \output_control_2a|Equal3~1 (
// Equation(s):
// \output_control_2a|Equal3~1_combout  = ( !\output_control_2a|i [9] & ( !\output_control_2a|i [6] & ( (!\output_control_2a|i [8] & (!\output_control_2a|i[21]~DUPLICATE_q  & !\output_control_2a|i [23])) ) ) )

	.dataa(!\output_control_2a|i [8]),
	.datab(!\output_control_2a|i[21]~DUPLICATE_q ),
	.datac(!\output_control_2a|i [23]),
	.datad(gnd),
	.datae(!\output_control_2a|i [9]),
	.dataf(!\output_control_2a|i [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~1 .extended_lut = "off";
defparam \output_control_2a|Equal3~1 .lut_mask = 64'h8080000000000000;
defparam \output_control_2a|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \output_control_2a|Equal3~6 (
// Equation(s):
// \output_control_2a|Equal3~6_combout  = ( \output_control_2a|Equal3~5_combout  & ( \output_control_2a|Equal3~1_combout  & ( (!\output_control_2a|i[7]~DUPLICATE_q  & (!\output_control_2a|i[5]~DUPLICATE_q  & (\output_control_2a|Equal3~0_combout  & 
// !\output_control_2a|i[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\output_control_2a|i[7]~DUPLICATE_q ),
	.datab(!\output_control_2a|i[5]~DUPLICATE_q ),
	.datac(!\output_control_2a|Equal3~0_combout ),
	.datad(!\output_control_2a|i[4]~DUPLICATE_q ),
	.datae(!\output_control_2a|Equal3~5_combout ),
	.dataf(!\output_control_2a|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal3~6 .extended_lut = "off";
defparam \output_control_2a|Equal3~6 .lut_mask = 64'h0000000000000800;
defparam \output_control_2a|Equal3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \output_control_2a|poly_div[10]~0 (
// Equation(s):
// \output_control_2a|poly_div[10]~0_combout  = ( \output_control_2a|Mux0~4_combout  & ( (!\state_change_2a|state_reg [0] & (((!\state_change_2a|state_reg [1])))) # (\state_change_2a|state_reg [0] & (!\output_control_2a|Equal3~6_combout  & 
// (!\state_change_2a|state_reg[2]~DUPLICATE_q  & \state_change_2a|state_reg [1]))) ) ) # ( !\output_control_2a|Mux0~4_combout  & ( (!\state_change_2a|state_reg [0] & !\state_change_2a|state_reg [1]) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(!\state_change_2a|state_reg [0]),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(gnd),
	.dataf(!\output_control_2a|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|poly_div[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|poly_div[10]~0 .extended_lut = "off";
defparam \output_control_2a|poly_div[10]~0 .lut_mask = 64'hCC00CC00CC20CC20;
defparam \output_control_2a|poly_div[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N28
dffeas \output_control_2a|poly_div[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[10] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \output_control_2a|Mux64~0 (
// Equation(s):
// \output_control_2a|Mux64~0_combout  = ( \output_control_2a|poly_div [10] & ( (!\output_control_2a|Equal3~6_combout  & (\output_control_2a|CRC_reg [10])) # (\output_control_2a|Equal3~6_combout  & ((\RAM2_inst|altsyncram_component|auto_generated|q_a [10]))) 
// ) ) # ( !\output_control_2a|poly_div [10] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|CRC_reg [10])) # (\output_control_2a|Equal3~6_combout  & ((\RAM2_inst|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\output_control_2a|CRC_reg [10]),
	.datab(gnd),
	.datac(!\output_control_2a|Equal3~6_combout ),
	.datad(!\RAM2_inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux64~0 .extended_lut = "off";
defparam \output_control_2a|Mux64~0 .lut_mask = 64'hA0AFA0AF505F505F;
defparam \output_control_2a|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \output_control_2a|CRC_reg[8]~0 (
// Equation(s):
// \output_control_2a|CRC_reg[8]~0_combout  = ( \state_change_2a|state_reg [1] & ( (\state_change_2a|state_reg [0] & (!\state_change_2a|state_reg[2]~DUPLICATE_q  & ((!\output_control_2a|Mux0~4_combout ) # (\output_control_2a|Equal3~6_combout )))) ) ) # ( 
// !\state_change_2a|state_reg [1] & ( (!\state_change_2a|state_reg [0] & !\state_change_2a|state_reg[2]~DUPLICATE_q ) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(!\state_change_2a|state_reg [0]),
	.datac(!\output_control_2a|Mux0~4_combout ),
	.datad(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|CRC_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|CRC_reg[8]~0 .extended_lut = "off";
defparam \output_control_2a|CRC_reg[8]~0 .lut_mask = 64'hCC00CC0031003100;
defparam \output_control_2a|CRC_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \output_control_2a|CRC_reg[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[10] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \output_control_2a|Mux63~0 (
// Equation(s):
// \output_control_2a|Mux63~0_combout  = (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [11] $ (((\output_control_2a|CRC_reg [11]))))) # (\output_control_2a|Equal3~6_combout  & (((\RAM2_inst|altsyncram_component|auto_generated|q_a 
// [11]))))

	.dataa(!\output_control_2a|poly_div [11]),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\output_control_2a|CRC_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux63~0 .extended_lut = "off";
defparam \output_control_2a|Mux63~0 .lut_mask = 64'h8B478B478B478B47;
defparam \output_control_2a|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \output_control_2a|CRC_reg[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[11] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \output_control_2a|Mux65~0 (
// Equation(s):
// \output_control_2a|Mux65~0_combout  = ( \output_control_2a|poly_div [9] & ( (!\output_control_2a|Equal3~6_combout  & ((\output_control_2a|CRC_reg [9]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [9])) ) 
// ) # ( !\output_control_2a|poly_div [9] & ( (!\output_control_2a|Equal3~6_combout  & ((!\output_control_2a|CRC_reg [9]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\output_control_2a|CRC_reg [9]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux65~0 .extended_lut = "off";
defparam \output_control_2a|Mux65~0 .lut_mask = 64'hCF03CF0303CF03CF;
defparam \output_control_2a|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \output_control_2a|CRC_reg[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[9] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \output_control_2a|Mux66~0 (
// Equation(s):
// \output_control_2a|Mux66~0_combout  = (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [8] $ (((!\output_control_2a|CRC_reg [8]))))) # (\output_control_2a|Equal3~6_combout  & (((\RAM2_inst|altsyncram_component|auto_generated|q_a 
// [8]))))

	.dataa(!\output_control_2a|poly_div [8]),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\output_control_2a|CRC_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux66~0 .extended_lut = "off";
defparam \output_control_2a|Mux66~0 .lut_mask = 64'h478B478B478B478B;
defparam \output_control_2a|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \output_control_2a|CRC_reg[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[8] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \output_control_2a|Mux0~2 (
// Equation(s):
// \output_control_2a|Mux0~2_combout  = ( \output_control_2a|i [0] & ( \output_control_2a|CRC_reg [8] & ( (!\output_control_2a|i [1] & (!\output_control_2a|CRC_reg [11])) # (\output_control_2a|i [1] & ((!\output_control_2a|CRC_reg [9]))) ) ) ) # ( 
// !\output_control_2a|i [0] & ( \output_control_2a|CRC_reg [8] & ( (!\output_control_2a|CRC_reg [10] & !\output_control_2a|i [1]) ) ) ) # ( \output_control_2a|i [0] & ( !\output_control_2a|CRC_reg [8] & ( (!\output_control_2a|i [1] & 
// (!\output_control_2a|CRC_reg [11])) # (\output_control_2a|i [1] & ((!\output_control_2a|CRC_reg [9]))) ) ) ) # ( !\output_control_2a|i [0] & ( !\output_control_2a|CRC_reg [8] & ( (!\output_control_2a|CRC_reg [10]) # (\output_control_2a|i [1]) ) ) )

	.dataa(!\output_control_2a|CRC_reg [10]),
	.datab(!\output_control_2a|CRC_reg [11]),
	.datac(!\output_control_2a|i [1]),
	.datad(!\output_control_2a|CRC_reg [9]),
	.datae(!\output_control_2a|i [0]),
	.dataf(!\output_control_2a|CRC_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux0~2 .extended_lut = "off";
defparam \output_control_2a|Mux0~2 .lut_mask = 64'hAFAFCFC0A0A0CFC0;
defparam \output_control_2a|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \output_control_2a|Mux70~0 (
// Equation(s):
// \output_control_2a|Mux70~0_combout  = (!\output_control_2a|Equal3~6_combout  & ((!\output_control_2a|poly_div [4] $ (!\output_control_2a|CRC_reg [4])))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\RAM2_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\output_control_2a|poly_div [4]),
	.datad(!\output_control_2a|CRC_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux70~0 .extended_lut = "off";
defparam \output_control_2a|Mux70~0 .lut_mask = 64'h1DD11DD11DD11DD1;
defparam \output_control_2a|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N53
dffeas \output_control_2a|CRC_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[4] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \output_control_2a|Mux67~0 (
// Equation(s):
// \output_control_2a|Mux67~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [7] & ( (!\output_control_2a|poly_div [7] $ (!\output_control_2a|CRC_reg [7])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [7] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [7] $ (!\output_control_2a|CRC_reg [7]))) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\output_control_2a|poly_div [7]),
	.datad(!\output_control_2a|CRC_reg [7]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux67~0 .extended_lut = "off";
defparam \output_control_2a|Mux67~0 .lut_mask = 64'h0CC00CC03FF33FF3;
defparam \output_control_2a|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N59
dffeas \output_control_2a|CRC_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[7] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N49
dffeas \output_control_2a|CRC_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[5] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \output_control_2a|Mux69~0 (
// Equation(s):
// \output_control_2a|Mux69~0_combout  = ( \output_control_2a|poly_div [5] & ( (!\output_control_2a|Equal3~6_combout  & ((!\output_control_2a|CRC_reg [5]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [5])) ) 
// ) # ( !\output_control_2a|poly_div [5] & ( (!\output_control_2a|Equal3~6_combout  & ((\output_control_2a|CRC_reg [5]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\output_control_2a|CRC_reg [5]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux69~0 .extended_lut = "off";
defparam \output_control_2a|Mux69~0 .lut_mask = 64'h03CF03CFCF03CF03;
defparam \output_control_2a|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \output_control_2a|CRC_reg[5]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N4
dffeas \output_control_2a|poly_div[6]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[6]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \output_control_2a|Mux68~0 (
// Equation(s):
// \output_control_2a|Mux68~0_combout  = ( \output_control_2a|poly_div[6]~DUPLICATE_q  & ( (!\output_control_2a|Equal3~6_combout  & ((!\output_control_2a|CRC_reg [6]))) # (\output_control_2a|Equal3~6_combout  & 
// (\RAM2_inst|altsyncram_component|auto_generated|q_a [6])) ) ) # ( !\output_control_2a|poly_div[6]~DUPLICATE_q  & ( (!\output_control_2a|Equal3~6_combout  & ((\output_control_2a|CRC_reg [6]))) # (\output_control_2a|Equal3~6_combout  & 
// (\RAM2_inst|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\output_control_2a|CRC_reg [6]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux68~0 .extended_lut = "off";
defparam \output_control_2a|Mux68~0 .lut_mask = 64'h03CF03CFCF03CF03;
defparam \output_control_2a|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \output_control_2a|CRC_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[6] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \output_control_2a|Mux0~1 (
// Equation(s):
// \output_control_2a|Mux0~1_combout  = ( \output_control_2a|i [0] & ( \output_control_2a|CRC_reg [6] & ( (!\output_control_2a|i [1] & (!\output_control_2a|CRC_reg [7])) # (\output_control_2a|i [1] & ((!\output_control_2a|CRC_reg[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\output_control_2a|i [0] & ( \output_control_2a|CRC_reg [6] & ( (!\output_control_2a|CRC_reg [4] & \output_control_2a|i [1]) ) ) ) # ( \output_control_2a|i [0] & ( !\output_control_2a|CRC_reg [6] & ( (!\output_control_2a|i [1] & 
// (!\output_control_2a|CRC_reg [7])) # (\output_control_2a|i [1] & ((!\output_control_2a|CRC_reg[5]~DUPLICATE_q ))) ) ) ) # ( !\output_control_2a|i [0] & ( !\output_control_2a|CRC_reg [6] & ( (!\output_control_2a|CRC_reg [4]) # (!\output_control_2a|i [1]) ) 
// ) )

	.dataa(!\output_control_2a|CRC_reg [4]),
	.datab(!\output_control_2a|CRC_reg [7]),
	.datac(!\output_control_2a|CRC_reg[5]~DUPLICATE_q ),
	.datad(!\output_control_2a|i [1]),
	.datae(!\output_control_2a|i [0]),
	.dataf(!\output_control_2a|CRC_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux0~1 .extended_lut = "off";
defparam \output_control_2a|Mux0~1 .lut_mask = 64'hFFAACCF000AACCF0;
defparam \output_control_2a|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N39
cyclonev_lcell_comb \output_control_2a|Mux61~0 (
// Equation(s):
// \output_control_2a|Mux61~0_combout  = ( \output_control_2a|poly_div [13] & ( (!\output_control_2a|Equal3~6_combout  & ((\output_control_2a|CRC_reg [13]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [13])) 
// ) ) # ( !\output_control_2a|poly_div [13] & ( (!\output_control_2a|Equal3~6_combout  & ((!\output_control_2a|CRC_reg [13]))) # (\output_control_2a|Equal3~6_combout  & (\RAM2_inst|altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\RAM2_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\output_control_2a|CRC_reg [13]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux61~0 .extended_lut = "off";
defparam \output_control_2a|Mux61~0 .lut_mask = 64'hAF05AF0505AF05AF;
defparam \output_control_2a|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N41
dffeas \output_control_2a|CRC_reg[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[13] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \output_control_2a|poly_div[12]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[12]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \output_control_2a|Mux62~0 (
// Equation(s):
// \output_control_2a|Mux62~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [12] & ( (!\output_control_2a|poly_div[12]~DUPLICATE_q  $ (!\output_control_2a|CRC_reg [12])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [12] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div[12]~DUPLICATE_q  $ (!\output_control_2a|CRC_reg [12]))) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|Equal3~6_combout ),
	.datac(!\output_control_2a|poly_div[12]~DUPLICATE_q ),
	.datad(!\output_control_2a|CRC_reg [12]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux62~0 .extended_lut = "off";
defparam \output_control_2a|Mux62~0 .lut_mask = 64'h0CC00CC03FF33FF3;
defparam \output_control_2a|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N43
dffeas \output_control_2a|CRC_reg[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[12] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \output_control_2a|Mux0~3 (
// Equation(s):
// \output_control_2a|Mux0~3_combout  = ( \output_control_2a|CRC_reg [12] & ( (\output_control_2a|i [1] & ((!\output_control_2a|i [0]) # (\output_control_2a|CRC_reg [13]))) ) ) # ( !\output_control_2a|CRC_reg [12] & ( (\output_control_2a|CRC_reg [13] & 
// (\output_control_2a|i [1] & \output_control_2a|i [0])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|CRC_reg [13]),
	.datac(!\output_control_2a|i [1]),
	.datad(!\output_control_2a|i [0]),
	.datae(gnd),
	.dataf(!\output_control_2a|CRC_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux0~3 .extended_lut = "off";
defparam \output_control_2a|Mux0~3 .lut_mask = 64'h000300030F030F03;
defparam \output_control_2a|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \output_control_2a|poly_div[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[3] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N43
dffeas \output_control_2a|poly_div[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[2]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \output_control_2a|Mux72~0 (
// Equation(s):
// \output_control_2a|Mux72~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [2] & ( (!\output_control_2a|poly_div[2]~DUPLICATE_q  $ (!\output_control_2a|CRC_reg [2])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [2] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div[2]~DUPLICATE_q  $ (!\output_control_2a|CRC_reg [2]))) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2a|poly_div[2]~DUPLICATE_q ),
	.datad(!\output_control_2a|CRC_reg [2]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux72~0 .extended_lut = "off";
defparam \output_control_2a|Mux72~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2a|Mux72~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \output_control_2a|CRC_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[2] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \output_control_2a|Mux71~0 (
// Equation(s):
// \output_control_2a|Mux71~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [3] & ( (!\output_control_2a|poly_div [3] $ (!\output_control_2a|CRC_reg [3])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [3] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [3] $ (!\output_control_2a|CRC_reg [3]))) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2a|poly_div [3]),
	.datad(!\output_control_2a|CRC_reg [3]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux71~0 .extended_lut = "off";
defparam \output_control_2a|Mux71~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2a|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \output_control_2a|CRC_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[3] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \output_control_2a|poly_div[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[2] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \output_control_2a|poly_div[1]~feeder (
// Equation(s):
// \output_control_2a|poly_div[1]~feeder_combout  = \output_control_2a|poly_div [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\output_control_2a|poly_div [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|poly_div[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|poly_div[1]~feeder .extended_lut = "off";
defparam \output_control_2a|poly_div[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \output_control_2a|poly_div[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N47
dffeas \output_control_2a|poly_div[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|poly_div[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[1] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \output_control_2a|Mux73~0 (
// Equation(s):
// \output_control_2a|Mux73~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [1] & ( (!\output_control_2a|poly_div [1] $ (!\output_control_2a|CRC_reg [1])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [1] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [1] $ (!\output_control_2a|CRC_reg [1]))) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2a|poly_div [1]),
	.datad(!\output_control_2a|CRC_reg [1]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux73~0 .extended_lut = "off";
defparam \output_control_2a|Mux73~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2a|Mux73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \output_control_2a|CRC_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[1] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \output_control_2a|poly_div[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[0] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \output_control_2a|Mux74~0 (
// Equation(s):
// \output_control_2a|Mux74~0_combout  = ( \RAM2_inst|altsyncram_component|auto_generated|q_a [0] & ( (!\output_control_2a|poly_div [0] $ (!\output_control_2a|CRC_reg [0])) # (\output_control_2a|Equal3~6_combout ) ) ) # ( 
// !\RAM2_inst|altsyncram_component|auto_generated|q_a [0] & ( (!\output_control_2a|Equal3~6_combout  & (!\output_control_2a|poly_div [0] $ (!\output_control_2a|CRC_reg [0]))) ) )

	.dataa(!\output_control_2a|Equal3~6_combout ),
	.datab(gnd),
	.datac(!\output_control_2a|poly_div [0]),
	.datad(!\output_control_2a|CRC_reg [0]),
	.datae(gnd),
	.dataf(!\RAM2_inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux74~0 .extended_lut = "off";
defparam \output_control_2a|Mux74~0 .lut_mask = 64'h0AA00AA05FF55FF5;
defparam \output_control_2a|Mux74~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \output_control_2a|CRC_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|CRC_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|CRC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|CRC_reg[0] .is_wysiwyg = "true";
defparam \output_control_2a|CRC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \output_control_2a|Mux0~0 (
// Equation(s):
// \output_control_2a|Mux0~0_combout  = ( \output_control_2a|i [1] & ( \output_control_2a|CRC_reg [0] & ( (\output_control_2a|i [0] & !\output_control_2a|CRC_reg [1]) ) ) ) # ( !\output_control_2a|i [1] & ( \output_control_2a|CRC_reg [0] & ( 
// (!\output_control_2a|i [0] & (!\output_control_2a|CRC_reg [2])) # (\output_control_2a|i [0] & ((!\output_control_2a|CRC_reg [3]))) ) ) ) # ( \output_control_2a|i [1] & ( !\output_control_2a|CRC_reg [0] & ( (!\output_control_2a|i [0]) # 
// (!\output_control_2a|CRC_reg [1]) ) ) ) # ( !\output_control_2a|i [1] & ( !\output_control_2a|CRC_reg [0] & ( (!\output_control_2a|i [0] & (!\output_control_2a|CRC_reg [2])) # (\output_control_2a|i [0] & ((!\output_control_2a|CRC_reg [3]))) ) ) )

	.dataa(!\output_control_2a|CRC_reg [2]),
	.datab(!\output_control_2a|CRC_reg [3]),
	.datac(!\output_control_2a|i [0]),
	.datad(!\output_control_2a|CRC_reg [1]),
	.datae(!\output_control_2a|i [1]),
	.dataf(!\output_control_2a|CRC_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux0~0 .extended_lut = "off";
defparam \output_control_2a|Mux0~0 .lut_mask = 64'hACACFFF0ACAC0F00;
defparam \output_control_2a|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \output_control_2a|Mux0~4 (
// Equation(s):
// \output_control_2a|Mux0~4_combout  = ( \output_control_2a|i [3] & ( \output_control_2a|i [2] & ( \output_control_2a|Mux0~0_combout  ) ) ) # ( !\output_control_2a|i [3] & ( \output_control_2a|i [2] & ( \output_control_2a|Mux0~2_combout  ) ) ) # ( 
// \output_control_2a|i [3] & ( !\output_control_2a|i [2] & ( \output_control_2a|Mux0~1_combout  ) ) ) # ( !\output_control_2a|i [3] & ( !\output_control_2a|i [2] & ( !\output_control_2a|Mux0~3_combout  ) ) )

	.dataa(!\output_control_2a|Mux0~2_combout ),
	.datab(!\output_control_2a|Mux0~1_combout ),
	.datac(!\output_control_2a|Mux0~3_combout ),
	.datad(!\output_control_2a|Mux0~0_combout ),
	.datae(!\output_control_2a|i [3]),
	.dataf(!\output_control_2a|i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux0~4 .extended_lut = "off";
defparam \output_control_2a|Mux0~4 .lut_mask = 64'hF0F03333555500FF;
defparam \output_control_2a|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \output_control_2a|poly_div[13]~1 (
// Equation(s):
// \output_control_2a|poly_div[13]~1_combout  = ( \output_control_2a|poly_div [13] & ( \output_control_2a|Equal3~6_combout  & ( (\state_change_2a|state_reg [1]) # (\state_change_2a|state_reg [0]) ) ) ) # ( \output_control_2a|poly_div [13] & ( 
// !\output_control_2a|Equal3~6_combout  & ( (\state_change_2a|state_reg [1]) # (\state_change_2a|state_reg [0]) ) ) ) # ( !\output_control_2a|poly_div [13] & ( !\output_control_2a|Equal3~6_combout  & ( (\output_control_2a|Mux0~4_combout  & 
// (\state_change_2a|state_reg [0] & (!\state_change_2a|state_reg[2]~DUPLICATE_q  & \state_change_2a|state_reg [1]))) ) ) )

	.dataa(!\output_control_2a|Mux0~4_combout ),
	.datab(!\state_change_2a|state_reg [0]),
	.datac(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datad(!\state_change_2a|state_reg [1]),
	.datae(!\output_control_2a|poly_div [13]),
	.dataf(!\output_control_2a|Equal3~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|poly_div[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|poly_div[13]~1 .extended_lut = "off";
defparam \output_control_2a|poly_div[13]~1 .lut_mask = 64'h001033FF000033FF;
defparam \output_control_2a|poly_div[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \output_control_2a|poly_div[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|poly_div[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[13] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \output_control_2a|poly_div[13]~_wirecell (
// Equation(s):
// \output_control_2a|poly_div[13]~_wirecell_combout  = ( !\output_control_2a|poly_div [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|poly_div[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|poly_div[13]~_wirecell .extended_lut = "off";
defparam \output_control_2a|poly_div[13]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_2a|poly_div[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \output_control_2a|poly_div[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|poly_div[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[12] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \output_control_2a|Mux3~0 (
// Equation(s):
// \output_control_2a|Mux3~0_combout  = ( \state_change_2a|state_reg [1] & ( !\output_control_2a|poly_div [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_control_2a|poly_div [12]),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux3~0 .extended_lut = "off";
defparam \output_control_2a|Mux3~0 .lut_mask = 64'h00000000FF00FF00;
defparam \output_control_2a|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N4
dffeas \output_control_2a|poly_div[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[11] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \output_control_2a|Mux4~0 (
// Equation(s):
// \output_control_2a|Mux4~0_combout  = ( \state_change_2a|state_reg [1] & ( \output_control_2a|poly_div [11] ) )

	.dataa(!\output_control_2a|poly_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_change_2a|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux4~0 .extended_lut = "off";
defparam \output_control_2a|Mux4~0 .lut_mask = 64'h0000000055555555;
defparam \output_control_2a|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \output_control_2a|poly_div[10]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[10]~DUPLICATE .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \output_control_2a|Mux5~0 (
// Equation(s):
// \output_control_2a|Mux5~0_combout  = ( \output_control_2a|poly_div[10]~DUPLICATE_q  & ( \state_change_2a|state_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(gnd),
	.datae(!\output_control_2a|poly_div[10]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Mux5~0 .extended_lut = "off";
defparam \output_control_2a|Mux5~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \output_control_2a|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N34
dffeas \output_control_2a|poly_div[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[9] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \output_control_2a|poly_div[9]~_wirecell (
// Equation(s):
// \output_control_2a|poly_div[9]~_wirecell_combout  = ( !\output_control_2a|poly_div [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|poly_div[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|poly_div[9]~_wirecell .extended_lut = "off";
defparam \output_control_2a|poly_div[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \output_control_2a|poly_div[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \output_control_2a|poly_div[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|poly_div[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(gnd),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[8] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \output_control_2a|poly_div[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[7] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \output_control_2a|poly_div[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[6] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \output_control_2a|poly_div[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[5] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N32
dffeas \output_control_2a|poly_div[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\output_control_2a|poly_div [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\state_change_2a|state_reg [1]),
	.sload(vcc),
	.ena(\output_control_2a|poly_div[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|poly_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|poly_div[4] .is_wysiwyg = "true";
defparam \output_control_2a|poly_div[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \output_control_2a|LED_alert~1 (
// Equation(s):
// \output_control_2a|LED_alert~1_combout  = ( !\output_control_2a|poly_div [7] & ( (!\output_control_2a|poly_div [4] & (!\output_control_2a|poly_div[12]~DUPLICATE_q  & !\output_control_2a|poly_div [8])) ) )

	.dataa(gnd),
	.datab(!\output_control_2a|poly_div [4]),
	.datac(!\output_control_2a|poly_div[12]~DUPLICATE_q ),
	.datad(!\output_control_2a|poly_div [8]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|LED_alert~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|LED_alert~1 .extended_lut = "off";
defparam \output_control_2a|LED_alert~1 .lut_mask = 64'hC000C00000000000;
defparam \output_control_2a|LED_alert~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \output_control_2a|LED_alert~0 (
// Equation(s):
// \output_control_2a|LED_alert~0_combout  = ( \output_control_2a|poly_div [13] & ( (\output_control_2a|poly_div [11] & (\output_control_2a|poly_div [10] & (!\output_control_2a|poly_div [5] & \output_control_2a|poly_div [9]))) ) )

	.dataa(!\output_control_2a|poly_div [11]),
	.datab(!\output_control_2a|poly_div [10]),
	.datac(!\output_control_2a|poly_div [5]),
	.datad(!\output_control_2a|poly_div [9]),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|LED_alert~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|LED_alert~0 .extended_lut = "off";
defparam \output_control_2a|LED_alert~0 .lut_mask = 64'h0000000000100010;
defparam \output_control_2a|LED_alert~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \output_control_2a|LED_alert~2 (
// Equation(s):
// \output_control_2a|LED_alert~2_combout  = ( !\output_control_2a|poly_div[6]~DUPLICATE_q  & ( (!\state_change_2a|state_reg[2]~DUPLICATE_q  & (\output_control_2a|LED_alert~1_combout  & (\state_change_2a|state_reg [1] & \output_control_2a|LED_alert~0_combout 
// ))) ) )

	.dataa(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datab(!\output_control_2a|LED_alert~1_combout ),
	.datac(!\state_change_2a|state_reg [1]),
	.datad(!\output_control_2a|LED_alert~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_2a|poly_div[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|LED_alert~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|LED_alert~2 .extended_lut = "off";
defparam \output_control_2a|LED_alert~2 .lut_mask = 64'h0002000200000000;
defparam \output_control_2a|LED_alert~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \output_control_2a|Equal5~1 (
// Equation(s):
// \output_control_2a|Equal5~1_combout  = ( !\output_control_2a|CRC_reg [9] & ( (!\output_control_2a|CRC_reg [6] & (!\output_control_2a|CRC_reg [7] & !\output_control_2a|CRC_reg [12])) ) )

	.dataa(!\output_control_2a|CRC_reg [6]),
	.datab(gnd),
	.datac(!\output_control_2a|CRC_reg [7]),
	.datad(!\output_control_2a|CRC_reg [12]),
	.datae(gnd),
	.dataf(!\output_control_2a|CRC_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal5~1 .extended_lut = "off";
defparam \output_control_2a|Equal5~1 .lut_mask = 64'hA000A00000000000;
defparam \output_control_2a|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \output_control_2a|Equal5~0 (
// Equation(s):
// \output_control_2a|Equal5~0_combout  = ( !\output_control_2a|CRC_reg [8] & ( (!\output_control_2a|CRC_reg [10] & (!\output_control_2a|CRC_reg [5] & (!\output_control_2a|CRC_reg [4] & !\output_control_2a|CRC_reg [11]))) ) )

	.dataa(!\output_control_2a|CRC_reg [10]),
	.datab(!\output_control_2a|CRC_reg [5]),
	.datac(!\output_control_2a|CRC_reg [4]),
	.datad(!\output_control_2a|CRC_reg [11]),
	.datae(gnd),
	.dataf(!\output_control_2a|CRC_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal5~0 .extended_lut = "off";
defparam \output_control_2a|Equal5~0 .lut_mask = 64'h8000800000000000;
defparam \output_control_2a|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \output_control_2a|Equal5~2 (
// Equation(s):
// \output_control_2a|Equal5~2_combout  = ( !\output_control_2a|CRC_reg [0] & ( (\output_control_2a|Equal5~1_combout  & (!\output_control_2a|CRC_reg [13] & (!\output_control_2a|CRC_reg [1] & \output_control_2a|Equal5~0_combout ))) ) )

	.dataa(!\output_control_2a|Equal5~1_combout ),
	.datab(!\output_control_2a|CRC_reg [13]),
	.datac(!\output_control_2a|CRC_reg [1]),
	.datad(!\output_control_2a|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\output_control_2a|CRC_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|Equal5~2 .extended_lut = "off";
defparam \output_control_2a|Equal5~2 .lut_mask = 64'h0040004000000000;
defparam \output_control_2a|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \output_control_2a|LED_alert~3 (
// Equation(s):
// \output_control_2a|LED_alert~3_combout  = ( \output_control_2a|LED_alert~q  & ( \output_control_2a|CRC_reg [3] ) ) # ( !\output_control_2a|LED_alert~q  & ( \output_control_2a|CRC_reg [3] & ( (\output_control_2a|LED_alert~2_combout  & 
// \state_change_2a|state_reg [0]) ) ) ) # ( \output_control_2a|LED_alert~q  & ( !\output_control_2a|CRC_reg [3] ) ) # ( !\output_control_2a|LED_alert~q  & ( !\output_control_2a|CRC_reg [3] & ( (\output_control_2a|LED_alert~2_combout  & 
// (\state_change_2a|state_reg [0] & ((!\output_control_2a|Equal5~2_combout ) # (\output_control_2a|CRC_reg [2])))) ) ) )

	.dataa(!\output_control_2a|LED_alert~2_combout ),
	.datab(!\output_control_2a|Equal5~2_combout ),
	.datac(!\output_control_2a|CRC_reg [2]),
	.datad(!\state_change_2a|state_reg [0]),
	.datae(!\output_control_2a|LED_alert~q ),
	.dataf(!\output_control_2a|CRC_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2a|LED_alert~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2a|LED_alert~3 .extended_lut = "off";
defparam \output_control_2a|LED_alert~3 .lut_mask = 64'h0045FFFF0055FFFF;
defparam \output_control_2a|LED_alert~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \output_control_2a|LED_alert (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2a|LED_alert~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2a|LED_alert~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2a|LED_alert .is_wysiwyg = "true";
defparam \output_control_2a|LED_alert .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \output_control_2b|Equal5~1 (
// Equation(s):
// \output_control_2b|Equal5~1_combout  = ( !\output_control_2b|CRC_reg [6] & ( (!\output_control_2b|CRC_reg [4] & (!\output_control_2b|CRC_reg [1] & (!\output_control_2b|CRC_reg [2] & !\output_control_2b|CRC_reg [3]))) ) )

	.dataa(!\output_control_2b|CRC_reg [4]),
	.datab(!\output_control_2b|CRC_reg [1]),
	.datac(!\output_control_2b|CRC_reg [2]),
	.datad(!\output_control_2b|CRC_reg [3]),
	.datae(gnd),
	.dataf(!\output_control_2b|CRC_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal5~1 .extended_lut = "off";
defparam \output_control_2b|Equal5~1 .lut_mask = 64'h8000800000000000;
defparam \output_control_2b|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \output_control_2b|Equal5~0 (
// Equation(s):
// \output_control_2b|Equal5~0_combout  = ( !\output_control_2b|CRC_reg [5] & ( (!\output_control_2b|CRC_reg [10] & (!\output_control_2b|CRC_reg [8] & (!\output_control_2b|CRC_reg [9] & !\output_control_2b|CRC_reg [11]))) ) )

	.dataa(!\output_control_2b|CRC_reg [10]),
	.datab(!\output_control_2b|CRC_reg [8]),
	.datac(!\output_control_2b|CRC_reg [9]),
	.datad(!\output_control_2b|CRC_reg [11]),
	.datae(gnd),
	.dataf(!\output_control_2b|CRC_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal5~0 .extended_lut = "off";
defparam \output_control_2b|Equal5~0 .lut_mask = 64'h8000800000000000;
defparam \output_control_2b|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \output_control_2b|Equal5~2 (
// Equation(s):
// \output_control_2b|Equal5~2_combout  = ( \output_control_2b|Equal5~0_combout  & ( !\output_control_2b|CRC_reg [0] & ( (\output_control_2b|Equal5~1_combout  & (!\output_control_2b|CRC_reg [7] & (!\output_control_2b|CRC_reg [13] & 
// !\output_control_2b|CRC_reg [12]))) ) ) )

	.dataa(!\output_control_2b|Equal5~1_combout ),
	.datab(!\output_control_2b|CRC_reg [7]),
	.datac(!\output_control_2b|CRC_reg [13]),
	.datad(!\output_control_2b|CRC_reg [12]),
	.datae(!\output_control_2b|Equal5~0_combout ),
	.dataf(!\output_control_2b|CRC_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|Equal5~2 .extended_lut = "off";
defparam \output_control_2b|Equal5~2 .lut_mask = 64'h0000400000000000;
defparam \output_control_2b|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \output_control_2b|LED_alert~0 (
// Equation(s):
// \output_control_2b|LED_alert~0_combout  = ( \output_control_2b|LED_alert~q  & ( \output_control_2b|Equal4~2_combout  ) ) # ( !\output_control_2b|LED_alert~q  & ( \output_control_2b|Equal4~2_combout  & ( (!\output_control_2b|Equal5~2_combout  & 
// (!\state_change_2b|state_reg [2] & (\state_change_2b|state_reg[0]~DUPLICATE_q  & \state_change_2b|state_reg [1]))) ) ) ) # ( \output_control_2b|LED_alert~q  & ( !\output_control_2b|Equal4~2_combout  ) )

	.dataa(!\output_control_2b|Equal5~2_combout ),
	.datab(!\state_change_2b|state_reg [2]),
	.datac(!\state_change_2b|state_reg[0]~DUPLICATE_q ),
	.datad(!\state_change_2b|state_reg [1]),
	.datae(!\output_control_2b|LED_alert~q ),
	.dataf(!\output_control_2b|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_control_2b|LED_alert~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_control_2b|LED_alert~0 .extended_lut = "off";
defparam \output_control_2b|LED_alert~0 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \output_control_2b|LED_alert~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \output_control_2b|LED_alert (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\output_control_2b|LED_alert~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_control_2b|LED_alert~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_control_2b|LED_alert .is_wysiwyg = "true";
defparam \output_control_2b|LED_alert .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \FSM_2a|LED~0 (
// Equation(s):
// \FSM_2a|LED~0_combout  = ( \FSM_2a|LED~q  & ( \state_change_2a|state_reg[2]~DUPLICATE_q  ) ) # ( \FSM_2a|LED~q  & ( !\state_change_2a|state_reg[2]~DUPLICATE_q  ) ) # ( !\FSM_2a|LED~q  & ( !\state_change_2a|state_reg[2]~DUPLICATE_q  & ( 
// (!\state_change_2a|state_reg [1] & (!\state_change_2a|state_reg [0] & \output_control_2a|tick_READ~q )) ) ) )

	.dataa(gnd),
	.datab(!\state_change_2a|state_reg [1]),
	.datac(!\state_change_2a|state_reg [0]),
	.datad(!\output_control_2a|tick_READ~q ),
	.datae(!\FSM_2a|LED~q ),
	.dataf(!\state_change_2a|state_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM_2a|LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM_2a|LED~0 .extended_lut = "off";
defparam \FSM_2a|LED~0 .lut_mask = 64'h00C0FFFF0000FFFF;
defparam \FSM_2a|LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N55
dffeas \FSM_2a|LED (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\FSM_2a|LED~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_2a|LED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_2a|LED .is_wysiwyg = "true";
defparam \FSM_2a|LED .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \pll_rst~input (
	.i(pll_rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pll_rst~input_o ));
// synopsys translate_off
defparam \pll_rst~input .bus_hold = "false";
defparam \pll_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
