strict digraph "" {
	node [label="\N"];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b760dc3d0>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b760dc3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"18:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6b760dce10>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991c90>",
		fillcolor=firebrick,
		label="13:NS
q <= 4'b1111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"12:IF" -> "13:NS"	[cond="['reset']",
		label="(reset == 1)",
		lineno=12];
	"14:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f6b760dced0>",
		fillcolor=linen,
		label="14:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"12:IF" -> "14:CS"	[cond="['reset']",
		label="!((reset == 1))",
		lineno=12];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f6b75991a10>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991a90>",
		fillcolor=firebrick,
		label="17:NS
q <= 4'b1100;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:CA" -> "17:NS"	[cond="[]",
		lineno=None];
	"13:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6b75991e90>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f6b75991c10>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CA" -> "18:NS"	[cond="[]",
		lineno=None];
	"16:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f6b75991850>",
		fillcolor=lightcyan,
		label="16:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b759918d0>",
		fillcolor=firebrick,
		label="16:NS
q <= 4'b1101;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b759918d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:CA" -> "16:NS"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991110>",
		fillcolor=firebrick,
		label="15:NS
q <= 4'b1110;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b75991110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f6b75991090>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CA" -> "15:NS"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6b75991f10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"14:CS" -> "17:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"14:CS" -> "18:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"14:CS" -> "16:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"14:CS" -> "15:CA"	[cond="['q']",
		label=q,
		lineno=14];
	"16:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
