#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 24 23:28:15 2022
# Process ID: 62172
# Current directory: D:/VivadoProject/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent56400 D:\VivadoProject\pipline_cpu\pipline_cpu.xpr
# Log file: D:/VivadoProject/pipline_cpu/vivado.log
# Journal file: D:/VivadoProject/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/pipline_cpu/pipline_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado01/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 802.992 ; gain = 188.543
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k160tffg676-2L
Top: soc
WARNING: [Synth 8-2490] overwriting previous definition of module SSeg7_Dev [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module VGA [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.152 ; gain = 81.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:23]
WARNING: [Synth 8-324] index 10 out of range [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:58]
INFO: [Synth 8-6157] synthesizing module 'SAnti_jitter' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SAnti_jitter.v:15]
WARNING: [Synth 8-350] instance 'U9' of module 'SAnti_jitter' requires 13 connections, but only 7 given [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:48]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/clk_div.v:15]
INFO: [Synth 8-6157] synthesizing module 'Counter_x' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Counter_x.v:15]
INFO: [Synth 8-6157] synthesizing module 'IP2CPU_pipcpu' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_PIP_IF' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register res_reg in module PC. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v:51]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register mepc_reg in module PC. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v:52]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_PIP_IF' (2#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_IF_reg_ID' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_IF_reg_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_IF_reg_ID' (3#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_IF_reg_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_PIP_ID' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v:24]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (4#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCPU_4921' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v:85]
WARNING: [Synth 8-3848] Net CPU_MIO in module/entity SCPU_4921 does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v:35]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_4921' (5#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/SCPU_4921.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'Jump' does not match port width (2) of module 'SCPU_4921' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v:93]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_PIP_ID' (7#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_PIP_ID.v:24]
WARNING: [Synth 8-689] width (5) of port connection 'Rd_addr_out_ID' does not match port width (32) of module 'my_PIP_ID' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:128]
INFO: [Synth 8-6157] synthesizing module 'my_ID_reg_Ex' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_ID_reg_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_ID_reg_Ex' (8#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_ID_reg_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_pip_Ex' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_Ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:23]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_reg' and it is trimmed from '33' to '32' bits. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_pip_Ex' (10#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_Ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_EX_reg_MEM' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Ex_reg_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_EX_reg_MEM' (11#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Ex_reg_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_pipline_Mem' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pipline_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_pipline_Mem' (12#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pipline_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_Mem_reg_WB' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Mem_reg_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_Mem_reg_WB' (13#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_Mem_reg_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_pip_WB' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_pip_WB' (14#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/my_pip_WB.v:23]
WARNING: [Synth 8-3848] Net IdEx_inst in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:68]
WARNING: [Synth 8-3848] Net IdEx_valid in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:69]
WARNING: [Synth 8-3848] Net IdEx_reg_wen in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:75]
WARNING: [Synth 8-3848] Net IdEx_is_imm in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:76]
WARNING: [Synth 8-3848] Net IdEx_mem_ren in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:78]
WARNING: [Synth 8-3848] Net IdEx_is_branch in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:79]
WARNING: [Synth 8-3848] Net IdEx_is_jal in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:80]
WARNING: [Synth 8-3848] Net IdEx_is_jalr in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:81]
WARNING: [Synth 8-3848] Net IdEx_is_auipc in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:82]
WARNING: [Synth 8-3848] Net IdEx_is_lui in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:83]
WARNING: [Synth 8-3848] Net IdEx_cmp_ctrl in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:85]
WARNING: [Synth 8-3848] Net ExMa_pc in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:86]
WARNING: [Synth 8-3848] Net ExMa_inst in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:87]
WARNING: [Synth 8-3848] Net ExMa_valid in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:88]
WARNING: [Synth 8-3848] Net ExMa_rd in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:89]
WARNING: [Synth 8-3848] Net ExMa_reg_wen in module/entity IP2CPU_pipcpu does not have driver. [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:90]
INFO: [Synth 8-6155] done synthesizing module 'IP2CPU_pipcpu' (15#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/new/IP2CPU_pipcpu.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM_D' [d:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM_D.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'd:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [d:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM_D' (19#1) [d:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/RAM_B.v:15]
INFO: [Synth 8-6157] synthesizing module 'MIO_BUS' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/MIO_BUS.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'mem_w' does not match port width (1) of module 'MIO_BUS_bbox_4' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:253]
INFO: [Synth 8-6157] synthesizing module 'Multi_8CH32' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Multi_8CH32.v:15]
INFO: [Synth 8-6157] synthesizing module 'VGA' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:2]
INFO: [Synth 8-6157] synthesizing module 'VgaController' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaController.v:1]
	Parameter HS_1 bound to: 96 - type: integer 
	Parameter VS_1 bound to: 2 - type: integer 
	Parameter HS_2 bound to: 157 - type: integer 
	Parameter VS_2 bound to: 57 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VgaController' (20#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaController.v:1]
INFO: [Synth 8-6157] synthesizing module 'VgaDisplay' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:14]
INFO: [Synth 8-3876] $readmem data file 'D://vga_debugger.mem' is read successfully [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:15]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:24]
INFO: [Synth 8-3876] $readmem data file 'D://font_8x16.mem' is read successfully [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:25]
INFO: [Synth 8-6155] done synthesizing module 'VgaDisplay' (21#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDisplay.v:1]
INFO: [Synth 8-6157] synthesizing module 'VgaDebugger' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDebugger.v:31]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (22#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDebugger.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VgaDebugger' (23#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VgaDebugger.v:31]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (24#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'MemRW_Ex' does not match port width (1) of module 'VGA' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:305]
WARNING: [Synth 8-689] width (32) of port connection 'MemRW_Mem' does not match port width (1) of module 'VGA' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:306]
INFO: [Synth 8-6157] synthesizing module 'SPIO' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SPIO.v:15]
WARNING: [Synth 8-350] instance 'U7' of module 'SPIO' requires 12 connections, but only 11 given [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:381]
INFO: [Synth 8-6157] synthesizing module 'SSeg7_Dev' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_64' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W/MUX2T1_64.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_64' (25#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/IP_base/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W/MUX2T1_64.v:23]
INFO: [Synth 8-6157] synthesizing module 'P2S' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:23]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_TRAN bound to: 1 - type: integer 
	Parameter S_CLKN bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:63]
WARNING: [Synth 8-5788] Register buffer_reg in module P2S is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:51]
INFO: [Synth 8-6155] done synthesizing module 'P2S' (26#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v:23]
INFO: [Synth 8-6157] synthesizing module 'HexTo8SEG' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Seg' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:43]
INFO: [Synth 8-6157] synthesizing module 'MC14495_ZJU' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23537]
INFO: [Synth 8-6155] done synthesizing module 'INV' (27#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23537]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:110]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (28#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:110]
INFO: [Synth 8-6157] synthesizing module 'OR4' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31933]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (29#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31933]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:62]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (30#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:62]
INFO: [Synth 8-6157] synthesizing module 'OR3' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31885]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (31#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31885]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (32#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-6157] synthesizing module 'OR2' [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31839]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (33#1) [D:/Vivado01/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31839]
INFO: [Synth 8-6155] done synthesizing module 'MC14495_ZJU' (34#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Seg' (35#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:43]
INFO: [Synth 8-6155] done synthesizing module 'HexTo8SEG' (36#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:23]
INFO: [Synth 8-6157] synthesizing module 'SSeg_map' [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSeg_map' (37#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SSeg7_Dev' (38#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v:23]
INFO: [Synth 8-6155] done synthesizing module 'soc' (39#1) [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/Single_CPU_base/soc.v:23]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[63]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[62]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[61]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[60]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[59]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[58]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[57]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[56]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[55]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[54]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[53]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[52]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[51]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[50]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[49]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[48]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[47]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[46]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[45]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[44]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[43]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[42]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[41]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[40]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[39]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[38]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[37]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[36]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[35]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[34]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[33]
WARNING: [Synth 8-3331] design SSeg_map has unconnected port Disp_num[32]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 974.773 ; gain = 83.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IfId_valid to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[31] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[30] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[29] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[28] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[27] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[26] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[25] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[24] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[23] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[22] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[21] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[20] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[19] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[18] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[17] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[16] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[15] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[14] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[13] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[12] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[11] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[10] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[9] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[8] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[7] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[6] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[5] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[4] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[3] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[2] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[1] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_inst[0] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_valid to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rd[4] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rd[3] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rd[2] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rd[1] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rd[0] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1[4] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1[3] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1[2] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1[1] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1[0] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2[4] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2[3] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2[2] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2[1] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2[0] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[31] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[30] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[29] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[28] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[27] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[26] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[25] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[24] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[23] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[22] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[21] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[20] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[19] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[18] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[17] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[16] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[15] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[14] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[13] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[12] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[11] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[10] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[9] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[8] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[7] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[6] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[5] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[4] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[3] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[2] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[1] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs1_val[0] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[31] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[30] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[29] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[28] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[27] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[26] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[25] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[24] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[23] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[22] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[21] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[20] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[19] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[18] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[17] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[16] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[15] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[14] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
WARNING: [Synth 8-3295] tying undriven pin vga_debugger:IdEx_rs2_val[13] to constant 0 [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/sources_1/imports/Framework/VGA.v:88]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 974.773 ; gain = 83.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 974.773 ; gain = 83.836
---------------------------------------------------------------------------------
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SAnti_jitter.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SAnti_jitter.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/clk_div.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/clk_div.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Counter_x.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Counter_x.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/RAM_B.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/RAM_B.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/MIO_BUS.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/MIO_BUS.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Multi_8CH32.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/Multi_8CH32.edf]
Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SPIO.edf]
Finished Parsing EDIF File [./pipline_cpu.srcs/sources_1/imports/CPU_interpert/IP/CPU_implement/Supplementary/SPIO.edf]
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
Finished Parsing XDC File [D:/VivadoProject/pipline_cpu/pipline_cpu.srcs/constrs_1/imports/OExp02-IP2SOC/Org-Sword.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1327.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  INV => LUT1: 40 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1481.121 ; gain = 590.184
98 Infos, 230 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1481.121 ; gain = 590.184
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Ex_reg_Mem' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ID_reg_Ex' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'IF_reg_ID' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mem_reg_WB' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_Ex' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_ID' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_IF' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_Mem' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_WB' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'soc' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Ex_reg_Mem' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ID_reg_Ex' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'IF_reg_ID' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mem_reg_WB' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_Ex' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_ID' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_IF' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_Mem' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Pipeline_WB' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'soc' found in library 'xil_defaultlib'
[Tue May 24 23:58:36 2022] Launched synth_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue May 24 23:59:54 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May 25 00:01:31 2022] Launched impl_1...
Run output will be captured here: D:/VivadoProject/pipline_cpu/pipline_cpu.runs/impl_1/runme.log
open_hw
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 25 00:05:59 2022...
