#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 17 09:53:15 2020
# Process ID: 17632
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21060
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/display_port/display_port.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/PYNQ-master/boards/ip'.
WARNING: [IP_Flow 19-593] The IP 'Arm Cortex-M1 Processor', version 0.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2019.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2019.2/data/ip/partners/Arm/CM1DbgAXI.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Adiuvo_Engineering:hls:line_convert:1.0'. The one found in IP location 'c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0_2' will take precedence over the same IP in locations: 
   c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0
   c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0_1
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1105.402 ; gain = 367.012
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:4.1 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_2
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.1 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:v_frmbuf_rd:2.1 - v_frmbuf_rd_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /zynq_ultra_ps_e_0/dp_video_in_clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /zynq_ultra_ps_e_0/pl_ps_irq0(intr)
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /v_frmbuf_wr_0/Data_m_axi_mm_video.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /v_frmbuf_rd_0/Data_m_axi_mm_video.
Successfully read diagram <design_1> from BD file <C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy/system_rst_out(undef) and /system_rst_out(rst)
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1545.730 ; gain = 108.660
missing close-brace
missing close-brace
missing close-brace
missing close-brace
missing close-brace
cd C:\\Users\\aptay\\Downloads\\Vitis-AI-Tutorials-Vitis-AI-Custom-Platform\\files\\reference-files\\vivado\\sources
source xsa.tcl
# set name [get_property NAME [current_project]]
# set output_file [format ../hw_platform/%s.xsa $name]
# set bd [format "%s.bd" [current_bd_design]]
# set_property PFM_NAME [format "xilinx.com:board:%s:1.0" $name] [get_files $bd]
# puts $name
display_port
# set_property platform.default_output_type "sd_card" [current_project]
# set_property platform.design_intent.embedded "true" [current_project]
# set_property platform.design_intent.server_managed "false" [current_project]
# set_property platform.design_intent.external_host "false" [current_project]
# set_property platform.design_intent.datacenter "false" [current_project]
# set_property platform.post_sys_link_tcl_hook ./sources/dynamic_postlink.tcl [current_project]
# set __xlconcat_inst_num 0
# set __xlconcat_pin_num 0
# set __xlconcat_inst [get_bd_cells -hierarchical -quiet -filter NAME=~xlconcat_${__xlconcat_inst_num}]
# set __xlconcat_pin [get_bd_pins -of_objects $__xlconcat_inst -quiet -filter NAME=~In${__xlconcat_pin_num}]
# if {[llength $__xlconcat_pin] == 1} {
#   if {[llength [get_bd_nets /xlconstant_gnd_dout]] == 1} {
#     puts "Passed verify test"
#     write_hw_platform -unified -force -include_bit ../hw_platform/u96v2_mipi.xsa
#   } else {
#     puts "Missing required name for const net: net should be xlconstant_gnd_dout"
#     puts "Halting XSA output"
#   }
# } else {
#   puts "Halting XSA output"
# }
Passed verify test
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: ../hw_platform/u96v2_mipi.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 1 seconds
ERROR: [PFM-10] pfm_irq - port 'In0' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In0' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In1' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In1' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In2' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In2' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In3' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In3' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In4' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In4' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In5' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In5' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In6' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In6' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In7' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In7' value for PFM.IRQ of '/xlconcat_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_intc_0_irq] [get_bd_intf_nets ps8_0_axi_periph_M05_AXI] [get_bd_cells axi_intc_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0] [get_bd_pins xlconcat_0/dout]
save_bd_design
Wrote  : <C:\hdl_projects\display_port\display_port.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1643.484 ; gain = 80.859
source xsa.tcl
# set name [get_property NAME [current_project]]
# set output_file [format ../hw_platform/%s.xsa $name]
# set bd [format "%s.bd" [current_bd_design]]
# set_property PFM_NAME [format "xilinx.com:board:%s:1.0" $name] [get_files $bd]
# puts $name
display_port
# set_property platform.default_output_type "sd_card" [current_project]
# set_property platform.design_intent.embedded "true" [current_project]
# set_property platform.design_intent.server_managed "false" [current_project]
# set_property platform.design_intent.external_host "false" [current_project]
# set_property platform.design_intent.datacenter "false" [current_project]
# set_property platform.post_sys_link_tcl_hook ./sources/dynamic_postlink.tcl [current_project]
# set __xlconcat_inst_num 0
# set __xlconcat_pin_num 0
# set __xlconcat_inst [get_bd_cells -hierarchical -quiet -filter NAME=~xlconcat_${__xlconcat_inst_num}]
# set __xlconcat_pin [get_bd_pins -of_objects $__xlconcat_inst -quiet -filter NAME=~In${__xlconcat_pin_num}]
# if {[llength $__xlconcat_pin] == 1} {
#   if {[llength [get_bd_nets /xlconstant_gnd_dout]] == 1} {
#     puts "Passed verify test"
#     write_hw_platform -unified -force -include_bit ../hw_platform/u96v2_mipi.xsa
#   } else {
#     puts "Missing required name for const net: net should be xlconstant_gnd_dout"
#     puts "Halting XSA output"
#   }
# } else {
#   puts "Halting XSA output"
# }
Passed verify test
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: ../hw_platform/u96v2_mipi.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
ERROR: [PFM-10] pfm_irq - port 'In0' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In0' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In1' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In1' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In2' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In2' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In3' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In3' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In4' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In4' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In5' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In5' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In6' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In6' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In7' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In7' value for PFM.IRQ of '/xlconcat_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
delete_bd_objs [get_bd_nets xlconstant_gnd_dout] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1793.262 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {9.5 3545 1388} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0] [get_bd_pins xlconcat_0/dout]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlconstant_gnd/dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconstant_gnd/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In4] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In6] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In7] [get_bd_pins xlconstant_gnd/dout]
save_bd_design
Wrote  : <C:\hdl_projects\display_port\display_port.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
source xsa.tcl
# set name [get_property NAME [current_project]]
# set output_file [format ../hw_platform/%s.xsa $name]
# set bd [format "%s.bd" [current_bd_design]]
# set_property PFM_NAME [format "xilinx.com:board:%s:1.0" $name] [get_files $bd]
# puts $name
display_port
# set_property platform.default_output_type "sd_card" [current_project]
# set_property platform.design_intent.embedded "true" [current_project]
# set_property platform.design_intent.server_managed "false" [current_project]
# set_property platform.design_intent.external_host "false" [current_project]
# set_property platform.design_intent.datacenter "false" [current_project]
# set_property platform.post_sys_link_tcl_hook ./sources/dynamic_postlink.tcl [current_project]
# set __xlconcat_inst_num 0
# set __xlconcat_pin_num 0
# set __xlconcat_inst [get_bd_cells -hierarchical -quiet -filter NAME=~xlconcat_${__xlconcat_inst_num}]
# set __xlconcat_pin [get_bd_pins -of_objects $__xlconcat_inst -quiet -filter NAME=~In${__xlconcat_pin_num}]
# if {[llength $__xlconcat_pin] == 1} {
#   if {[llength [get_bd_nets /xlconstant_gnd_dout]] == 1} {
#     puts "Passed verify test"
#     write_hw_platform -unified -force -include_bit ../hw_platform/u96v2_mipi.xsa
#   } else {
#     puts "Missing required name for const net: net should be xlconstant_gnd_dout"
#     puts "Halting XSA output"
#   }
# } else {
#   puts "Halting XSA output"
# }
Passed verify test
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: ../hw_platform/u96v2_mipi.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
CRITICAL WARNING: [Project 1-1037] BD 'design_1' is not in validated state. Please validate and re-generate the BD prior to generating a Hardware Platform. The BD can be validated in the GUI or by using Tcl command validate_bd_design in the Tcl console.
INFO: [Project 1-1042] Successfully generated hpfm file
write_project_tcl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.469 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-5757] Unable to copy user specified file './sources/dynamic_postlink.tcl' for type 'POST_SYS_LINK_TCL' to Hardware Platform. File not found on disk
WARNING: [Vivado 12-5965] The block design 'C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd' is not upto date, which can indicate that it was updated recently but not generated. A Hardware Platform will be created, but the contents may not match the latest design. It is strongly recommended that the block design be generated and the design is re-implemented before creating the Hardware Platform.
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
INFO: [Vivado 12-4896] Successfully created Hardware Platform: c:/Users/aptay/Downloads/Vitis-AI-Tutorials-Vitis-AI-Custom-Platform/files/reference-files/vivado/hw_platform/u96v2_mipi.xsa
write_hw_platform: Time (s): cpu = 00:01:01 ; elapsed = 00:02:06 . Memory (MB): peak = 1919.746 ; gain = 126.484
c:/Users/aptay/Downloads/Vitis-AI-Tutorials-Vitis-AI-Custom-Platform/files/reference-files/vivado/hw_platform/u96v2_mipi.xsa
startgroup
set_property PFM.IRQ {In0 {} In1 {} In2 {} In3 {} In4 {} In5 {} In6 {} In7 {}} [get_bd_cells /xlconcat_0]
endgroup
save_bd_design
Wrote  : <C:\hdl_projects\display_port\display_port.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2028.059 ; gain = 0.000
source xsa.tcl
# set name [get_property NAME [current_project]]
# set output_file [format ../hw_platform/%s.xsa $name]
# set bd [format "%s.bd" [current_bd_design]]
# set_property PFM_NAME [format "xilinx.com:board:%s:1.0" $name] [get_files $bd]
# puts $name
display_port
# set_property platform.default_output_type "sd_card" [current_project]
# set_property platform.design_intent.embedded "true" [current_project]
# set_property platform.design_intent.server_managed "false" [current_project]
# set_property platform.design_intent.external_host "false" [current_project]
# set_property platform.design_intent.datacenter "false" [current_project]
# set_property platform.post_sys_link_tcl_hook ./sources/dynamic_postlink.tcl [current_project]
# set __xlconcat_inst_num 0
# set __xlconcat_pin_num 0
# set __xlconcat_inst [get_bd_cells -hierarchical -quiet -filter NAME=~xlconcat_${__xlconcat_inst_num}]
# set __xlconcat_pin [get_bd_pins -of_objects $__xlconcat_inst -quiet -filter NAME=~In${__xlconcat_pin_num}]
# if {[llength $__xlconcat_pin] == 1} {
#   if {[llength [get_bd_nets /xlconstant_gnd_dout]] == 1} {
#     puts "Passed verify test"
#     write_hw_platform -unified -force -include_bit ../hw_platform/u96v2_mipi.xsa
#   } else {
#     puts "Missing required name for const net: net should be xlconstant_gnd_dout"
#     puts "Halting XSA output"
#   }
# } else {
#   puts "Halting XSA output"
# }
Passed verify test
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: ../hw_platform/u96v2_mipi.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
ERROR: [PFM-10] pfm_irq - port 'In0' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In0' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In1' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In1' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In2' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In2' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In3' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In3' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In4' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In4' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In5' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In5' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In6' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In6' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In7' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In7' value for PFM.IRQ of '/xlconcat_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
write_hw_platform -include_bit auto_s3.xsa
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: auto_s3.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
ERROR: [PFM-10] pfm_irq - port 'In0' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In0' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In1' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In1' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In2' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In2' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In3' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In3' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In4' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In4' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In5' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In5' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In6' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In6' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In7' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In7' value for PFM.IRQ of '/xlconcat_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
set_property name PS_1_INT [get_bd_cells xlconcat_1]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2042.156 ; gain = 0.000
source xsa.tcl
# set name [get_property NAME [current_project]]
# set output_file [format ../hw_platform/%s.xsa $name]
# set bd [format "%s.bd" [current_bd_design]]
# set_property PFM_NAME [format "xilinx.com:board:%s:1.0" $name] [get_files $bd]
# puts $name
display_port
# set_property platform.default_output_type "sd_card" [current_project]
# set_property platform.design_intent.embedded "true" [current_project]
# set_property platform.design_intent.server_managed "false" [current_project]
# set_property platform.design_intent.external_host "false" [current_project]
# set_property platform.design_intent.datacenter "false" [current_project]
# set_property platform.post_sys_link_tcl_hook ./sources/dynamic_postlink.tcl [current_project]
# set __xlconcat_inst_num 0
# set __xlconcat_pin_num 0
# set __xlconcat_inst [get_bd_cells -hierarchical -quiet -filter NAME=~xlconcat_${__xlconcat_inst_num}]
# set __xlconcat_pin [get_bd_pins -of_objects $__xlconcat_inst -quiet -filter NAME=~In${__xlconcat_pin_num}]
# if {[llength $__xlconcat_pin] == 1} {
#   if {[llength [get_bd_nets /xlconstant_gnd_dout]] == 1} {
#     puts "Passed verify test"
#     write_hw_platform -unified -force -include_bit ../hw_platform/u96v2_mipi.xsa
#   } else {
#     puts "Missing required name for const net: net should be xlconstant_gnd_dout"
#     puts "Halting XSA output"
#   }
# } else {
#   puts "Halting XSA output"
# }
Passed verify test
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx.com), platform.board_id (board), platform.name (ultra96) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:board:display_port:1.0) on the BD will be over-ridden.
INFO: [Vivado 12-4895] Creating Hardware Platform: ../hw_platform/u96v2_mipi.xsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd is not generated
ERROR: [PFM-10] pfm_irq - port 'In0' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In0' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In1' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In1' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In2' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In2' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In3' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In3' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In4' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In4' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In5' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In5' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In6' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In6' value for PFM.IRQ of '/xlconcat_0'
ERROR: [PFM-10] pfm_irq - port 'In7' is not the least significant available port on instance 'xlconcat_0', expected In8
ERROR: [PFM-104] Incorrect 'In7' value for PFM.IRQ of '/xlconcat_0'
ERROR: [Project 1-1038] Failed to generate hpfm file for BD File: C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Common 17-53] User Exception: Unable to get hpfm file from project property platform.hpfm_file or from the BD itself.
save_bd_design
Wrote  : <C:\hdl_projects\display_port\display_port.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property PFM.IRQ {} [get_bd_cells /xlconcat_0]
endgroup
save_bd_design
Wrote  : <C:\hdl_projects\display_port\display_port.srcs\sources_1\bd\design_1\design_1.bd> 
archive_project C:/hdl_projects/display_port_3.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aptay/Downloads/PYNQ-master/boards/ip'.
WARNING: [IP_Flow 19-593] The IP 'Arm Cortex-M1 Processor', version 0.0, is no longer found in the user IP repository C:/Xilinx/Vivado/2019.2/data/ip. It will not be included in the IP Catalog. (It used to be found at c:/Xilinx/Vivado/2019.2/data/ip/partners/Arm/CM1DbgAXI.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Adiuvo_Engineering:hls:line_convert:1.0'. The one found in IP location 'c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0_2' will take precedence over the same IP in locations: 
   c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0
   c:/Users/aptay/Downloads/PYNQ-master/boards/ip/Adiuvo_Engineering_hls_line_convert_1_0_1
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_frmbuf_wr_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_frmbuf_wr_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_frmbuf_rd_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_frmbuf_rd_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_v_demosaic_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_v_demosaic_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_zynq_ultra_ps_e_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_mipi_csi2_rx_subsyst_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_mipi_csi2_rx_subsyst_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_frmbuf_wr_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_frmbuf_rd_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_v_demosaic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mipi_csi2_rx_subsyst_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mipi_csi2_rx_subsyst_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mipi_csi2_rx_subsyst_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_demosaic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_demosaic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_frmbuf_rd_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_frmbuf_rd_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_v_frmbuf_wr_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_v_frmbuf_wr_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
