// Seed: 207172105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout supply0 id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_12 = -1;
  wire id_17;
  assign id_1 = $realtime ? -1 : id_14;
  logic [-1 : 1 'b0] id_18;
  localparam id_19 = 1;
  wire id_20;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd87
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout tri1 id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1
  );
  inout uwire id_1;
  assign id_1 = -1 == "";
  assign id_3 = -1'b0;
  wire id_6;
  ;
  tri1 [id_2 : 1 'b0] id_7;
  logic id_8;
  ;
  assign id_7 = -1;
endmodule
