---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if site.author.googlescholar %}
  <div class="wordwrap">You can find my articles on <a href="{{site.author.googlescholar}}">my Google Scholar profile</a>.</div>
{% endif %}

<h2>Publications</h2>

<h3>2025</h3>
<ul>
  <li>
    <strong>C. Tirelli</strong>, R. Otoni, and L. Pozzi.<br>
    <em>Monomorphism-based CGRA Mapping via Space and Time Decoupling.</em><br>
    In <strong>Proceedings of the 28th DATE Conference</strong>, 2025, pp. 1–7.
  </li>

  <li>
    <strong>Y. Wang, C. Tirelli</strong>, G. Ansaloni, L. Pozzi, and D. Atienza Alonso.<br>
    <em>An MLIR-based Compilation Framework for Control Flow Management on CGRAs.</em><br>
    <strong>Applied Reconfigurable Computing: Architectures, Tools, and Applications</strong>, 2025.
  </li>

  <li>
    <strong>Y. Wang, C. Tirelli</strong>, L. Orlandic, J. Sapriza, R. Rodríguez Álvarez, G. Ansaloni,
    L. Pozzi, and D. Atienza Alonso.<br>
    <em>An MLIR-based Compilation Framework for CGRA Application Deployment.</em><br>
    In <strong>Applied Reconfigurable Computing: Architectures, Tools, and Applications</strong>, 2025.
  </li>

  <li>
    M. Rezaalipour, M. Biasion, F. Costa, <strong>C. Tirelli</strong>, R. Otoni, L. Ferretti,
    G. A. Constantinides, and L. Pozzi.<br>
    <em>Approximate Logic Synthesis via Iterative SMT-based Subcircuit Rewriting.</em><br>
    <strong>IEEE Transactions on Computer-Aided Design of Integrated Circuits &amp; Systems (TCAD)</strong>, 2025.
  </li>
</ul>

<h3>2024</h3>
<ul>
  <li>
    <strong>C. Tirelli</strong>, J. Sapriza, R. Rodríguez Álvarez, L. Ferretti, B. Denkinger, G. Ansaloni,
    J. M. Calero, D. Atienza, and L. Pozzi.<br>
    <em>SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs.</em><br>
    <strong>Journal on Emerging Technologies in Computing Systems</strong>, 20(3), 2024.
  </li>

  <li>
    <strong>C. Tirelli</strong> and L. Pozzi.<br>
    <em>Mapping Code on Coarse Grained Reconfigurable Arrays Using a SAT Solver.</em><br>
    In <strong>European Conference on Parallel Processing (Euro-Par)</strong>, Springer, pp. 348–353, 2024.
  </li>
</ul>

<h3>2023</h3>
<ul>
  <li>
    <strong>C. Tirelli</strong>, L. Ferretti, and L. Pozzi.<br>
    <em>SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures.</em><br>
    In <strong>Proceedings of the 26th DATE Conference</strong>, 2023, pp. 1–6.
  </li>

  <li>
    <strong>C. Tirelli</strong>, L. Ferretti, and L. Pozzi.<br>
    <em>SAT-MapIt: An Open Source Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures.</em><br>
    In <strong>Proceedings of the 20th ACM Computing Frontiers</strong>, 2023, pp. 383–384.
  </li>
</ul>


