###############################################################
#  Generated by:      Cadence Innovus 
#  OS:                
#  Generated on:      Fri Sep 13 15:00:54 2024
#  Design:            ibex_core
#  Command:           report_timing > $rpt_dir/Timing_report_postPlace.rpt
###############################################################
Path 1: MET Latch Borrowed Time Check with Pin gen_regfile_latch.register_file_
i/mem_reg[1][20]/EN 
Endpoint:   gen_regfile_latch.register_file_i/mem_reg[1][20]/D    (v) checked 
with  leading edge of 'clk_i'
Beginpoint: gen_regfile_latch.register_file_i/wdata_a_q_reg[20]/Q (v) triggered 
by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: ana_wc
Other End Arrival Time          0.900
+ Time Borrowed                 0.191
+ Phase Shift                   0.000
- Uncertainty                   0.010
= Required Time                 1.081
- Arrival Time                  1.081
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.900
     = Beginpoint Arrival Time       0.900
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |        Cell        | Delay | Arrival | Required | 
     |                                                    |             |                    |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------------------+-------+---------+----------| 
     | gen_regfile_latch.register_file_i/wdata_a_q_reg[20 | CP ^        |                    |       |   0.900 |    0.900 | 
     | ]                                                  |             |                    |       |         |          | 
     | gen_regfile_latch.register_file_i/wdata_a_q_reg[20 | CP ^ -> Q v | DFCNQD1BWP12T40M1P | 0.181 |   1.081 |    1.081 | 
     | ]                                                  |             |                    |       |         |          | 
     | gen_regfile_latch.register_file_i/mem_reg[1][20]   | D v         | LNQD1BWP12T40M1P   | 0.000 |   1.081 |    1.081 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

