

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2'
================================================================
* Date:           Fri Sep 20 21:58:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       83|       83|  0.553 us|  0.553 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1_VITIS_LOOP_87_2  |       81|       81|        74|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%normal_factor = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:76->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 77 'alloca' 'normal_factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:74->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 78 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 79 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten404 = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_10, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%filter_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filter"   --->   Operation 82 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten404"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln75 = store i2 0, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 84 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln74 = store i2 0, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:74->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 85 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln76 = store i12 0, i12 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:76->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 86 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i25"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten404_load = load i4 %indvar_flatten404" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 88 'load' 'indvar_flatten404_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln85 = icmp_eq  i4 %indvar_flatten404_load, i4 9" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 90 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln85 = add i4 %indvar_flatten404_load, i4 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 91 'add' 'add_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc5.i28, void %for.end7.i31.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 92 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 93 'load' 'c_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 94 'load' 'r_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.54ns)   --->   "%icmp_ln87 = icmp_eq  i2 %c_load, i2 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 95 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.17ns)   --->   "%select_ln75 = select i1 %icmp_ln87, i2 0, i2 %c_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 96 'select' 'select_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.54ns)   --->   "%add_ln85_1 = add i2 %r_load, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 97 'add' 'add_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.17ns)   --->   "%select_ln85 = select i1 %icmp_ln87, i2 %add_ln85_1, i2 %r_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 98 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i2 %select_ln85" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 99 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln85, i2 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 100 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.79ns)   --->   "%empty = sub i4 %p_shl, i4 %zext_ln85" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 101 'sub' 'empty' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 102 'zext' 'zext_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i2 %select_ln75" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 103 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i64 %zext_ln87_1, i64 %filter_read" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 104 'add' 'add_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_1 = add i64 %add_ln89, i64 %zext_ln87" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 105 'add' 'add_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln89_1, i32 6, i32 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 106 'partselect' 'trunc_ln89_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %add_ln89_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 107 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.54ns)   --->   "%add_ln87 = add i2 %select_ln75, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 108 'add' 'add_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln85 = store i4 %add_ln85, i4 %indvar_flatten404" [../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 109 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln75 = store i2 %select_ln85, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 110 'store' 'store_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln74 = store i2 %add_ln87, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:74->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 111 'store' 'store_ln74' <Predicate = (!icmp_ln85)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i58 %trunc_ln89_2" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 112 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln89" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 113 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [71/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 114 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 115 [70/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 115 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 116 [69/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 116 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 117 [68/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 117 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 118 [67/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 118 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 119 [66/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 119 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 120 [65/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 120 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 121 [64/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 121 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 122 [63/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 122 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 123 [62/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 123 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 124 [61/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 124 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 125 [60/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 125 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 126 [59/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 126 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 127 [58/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 127 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 128 [57/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 128 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 129 [56/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 129 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 130 [55/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 130 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 131 [54/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 131 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 132 [53/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 132 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 133 [52/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 133 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 134 [51/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 134 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 135 [50/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 135 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 136 [49/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 136 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 137 [48/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 137 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 138 [47/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 138 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 139 [46/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 139 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 140 [45/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 140 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 141 [44/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 141 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 142 [43/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 142 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 143 [42/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 143 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 144 [41/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 144 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 145 [40/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 145 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 146 [39/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 146 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 147 [38/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 147 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 148 [37/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 148 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 149 [36/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 149 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 150 [35/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 150 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 151 [34/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 151 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 152 [33/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 152 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 153 [32/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 153 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 154 [31/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 154 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 155 [30/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 155 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 156 [29/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 156 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 157 [28/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 157 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 158 [27/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 158 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 159 [26/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 159 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 160 [25/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 160 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 161 [24/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 161 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 162 [23/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 162 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 163 [22/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 163 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 164 [21/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 164 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 165 [20/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 165 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 166 [19/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 166 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 167 [18/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 167 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 168 [17/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 168 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 169 [16/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 169 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 170 [15/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 170 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 171 [14/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 171 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 172 [13/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 172 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 173 [12/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 173 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 174 [11/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 174 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 175 [10/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 175 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 176 [9/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 176 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 177 [8/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 177 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 178 [7/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 178 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 179 [6/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 179 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 180 [5/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 180 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 181 [4/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 181 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 182 [3/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 182 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 183 [2/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 183 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 184 [1/71] (4.86ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i64 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 184 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 185 [1/1] (4.86ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 185 'read' 'gmem_addr_read' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 201 [1/1] (0.00ns)   --->   "%normal_factor_load = load i12 %normal_factor"   --->   Operation 201 'load' 'normal_factor_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_73 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %normal_factor_5_out, i12 %normal_factor_load"   --->   Operation 202 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_73 : Operation 203 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 203 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 74 <SV = 73> <Delay = 3.88>
ST_74 : Operation 186 [1/1] (0.00ns)   --->   "%normal_factor_load_1 = load i12 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 186 'load' 'normal_factor_load_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_1_VITIS_LOOP_87_2_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [../EdgedetectBaseline_host/src/edgedetect.cpp:74->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 189 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln89, i3 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 190 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %shl_ln3" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 191 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 192 [1/1] (1.88ns)   --->   "%lshr_ln89 = lshr i512 %gmem_addr_read, i512 %zext_ln89" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 192 'lshr' 'lshr_ln89' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i512 %lshr_ln89" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 193 'trunc' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 194 [1/1] (0.76ns)   --->   "%neg2 = sub i8 0, i8 %trunc_ln89_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 194 'sub' 'neg2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 195 [1/1] (0.76ns)   --->   "%abscond3 = icmp_ne  i8 %trunc_ln89_1, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 195 'icmp' 'abscond3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%abs4 = select i1 %abscond3, i8 %trunc_ln89_1, i8 %neg2" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 196 'select' 'abs4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%zext_ln89_1 = zext i8 %abs4" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 197 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 198 [1/1] (0.80ns) (out node of the LUT)   --->   "%normal_factor_2 = add i12 %zext_ln89_1, i12 %normal_factor_load_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 198 'add' 'normal_factor_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln76 = store i12 %normal_factor_2, i12 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:76->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 199 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_74 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc.i25" [../EdgedetectBaseline_host/src/edgedetect.cpp:87->../EdgedetectBaseline_host/src/edgedetect.cpp:232]   --->   Operation 200 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 2.770ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', ../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232) of constant 0 on local variable 'r', ../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232 [11]  (0.427 ns)
	'load' operation 2 bit ('r_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on local variable 'r', ../EdgedetectBaseline_host/src/edgedetect.cpp:75->../EdgedetectBaseline_host/src/edgedetect.cpp:232 [24]  (0.000 ns)
	'add' operation 2 bit ('add_ln85_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [29]  (0.548 ns)
	'select' operation 2 bit ('select_ln85', ../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [30]  (0.179 ns)
	'sub' operation 4 bit ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:85->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [33]  (0.797 ns)
	'add' operation 64 bit ('add_ln89_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [38]  (0.819 ns)

 <State 2>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [41]  (0.000 ns)
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 3>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 4>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 5>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 6>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 7>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 8>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 9>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 10>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 11>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 12>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 13>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 14>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 15>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 16>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 17>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 18>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 19>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 20>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 21>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 22>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 23>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 24>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 25>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 27>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 28>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 29>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 30>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 31>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 32>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 33>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 34>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 35>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 36>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 37>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 38>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 39>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 40>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 41>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 42>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 43>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 44>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 45>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 46>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 47>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 48>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 49>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 50>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 51>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 52>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 53>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 54>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 55>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 56>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 57>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 58>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 59>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 60>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 61>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 62>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 63>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 64>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 65>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 66>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 67>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 68>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 69>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 70>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 71>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 72>: 4.867ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [42]  (4.867 ns)

 <State 73>: 4.867ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [43]  (4.867 ns)

 <State 74>: 3.888ns
The critical path consists of the following:
	'lshr' operation 512 bit ('lshr_ln89', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [47]  (1.887 ns)
	'sub' operation 8 bit ('neg2', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [49]  (0.765 ns)
	'select' operation 8 bit ('abs4', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [51]  (0.000 ns)
	'add' operation 12 bit ('normal_factor_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232) [53]  (0.809 ns)
	'store' operation 0 bit ('store_ln76', ../EdgedetectBaseline_host/src/edgedetect.cpp:76->../EdgedetectBaseline_host/src/edgedetect.cpp:232) of variable 'normal_factor_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:89->../EdgedetectBaseline_host/src/edgedetect.cpp:232 on local variable 'normal_factor', ../EdgedetectBaseline_host/src/edgedetect.cpp:76->../EdgedetectBaseline_host/src/edgedetect.cpp:232 [58]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
