

================================================================
== Vitis HLS Report for 'max_pooling_fprop1'
================================================================
* Date:           Fri Mar 14 16:55:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       max_pooling_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4_fu_244  |max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4  |       17|       17|  56.100 ns|  56.100 ns|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_197_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_199_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_201_3  |        ?|        ?|        92|          -|          -|     ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      502|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    61|     4783|     5892|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      451|    -|
|Register             |        -|     -|     1125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    61|     5908|     6845|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U15                       |dadd_64ns_64ns_64_8_full_dsp_1                |        0|   3|   685|   635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U16                        |ddiv_64ns_64ns_64_31_no_dsp_1                 |        0|   0|     0|     0|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U17                      |dexp_64ns_64ns_64_30_full_dsp_1               |        0|  26|  1289|  1910|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U18                      |dexp_64ns_64ns_64_30_full_dsp_1               |        0|  26|  1289|  1910|    0|
    |dsub_64ns_64ns_64_8_full_dsp_1_U14                       |dsub_64ns_64ns_64_8_full_dsp_1                |        0|   3|   685|   635|    0|
    |grp_max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4_fu_244  |max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4  |        0|   1|   835|   792|    0|
    |mul_16s_16s_16_1_1_U19                                   |mul_16s_16s_16_1_1                            |        0|   1|     0|     5|    0|
    |mul_17s_17s_17_1_1_U20                                   |mul_17s_17s_17_1_1                            |        0|   1|     0|     5|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        0|  61|  4783|  5892|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln197_fu_310_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln199_1_fu_460_p2        |         +|   0|  0|  39|          32|           2|
    |add_ln199_fu_454_p2          |         +|   0|  0|  39|          32|           2|
    |add_ln201_fu_448_p2          |         +|   0|  0|  39|          32|           2|
    |add_ln203_1_fu_433_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln203_fu_420_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln212_1_fu_443_p2        |         +|   0|  0|  17|          17|          17|
    |add_ln212_fu_438_p2          |         +|   0|  0|  17|          17|          17|
    |indvars_iv_next31_fu_406_p2  |         +|   0|  0|  38|          31|           1|
    |indvars_iv_next39_fu_337_p2  |         +|   0|  0|  38|          31|           1|
    |icmp_ln197_fu_305_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln199_fu_332_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln201_fu_401_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln204_fu_361_p2         |      icmp|   0|  0|  39|          32|          32|
    |select_ln204_fu_385_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln11_fu_514_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 502|         386|         238|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  370|         79|    1|         79|
    |c1_conv_layer2_data_address0  |    9|          2|   17|         34|
    |c1_conv_layer2_data_ce0       |    9|          2|    1|          2|
    |c1_conv_layer2_data_ce1       |    9|          2|    1|          2|
    |i_reg_186                     |    9|          2|   31|         62|
    |indvars_iv19_reg_209          |    9|          2|   32|         64|
    |indvars_iv24_reg_197          |    9|          2|   32|         64|
    |j_reg_221                     |    9|          2|   31|         62|
    |k_fu_128                      |    9|          2|   31|         62|
    |m_reg_232                     |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  451|         97|  209|        495|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_reg_709                                                         |  64|   0|   64|          0|
    |add_ln197_reg_591                                                     |  31|   0|   31|          0|
    |add_ln201_reg_644                                                     |  32|   0|   32|          0|
    |add_ln203_1_reg_634                                                   |  16|   0|   17|          1|
    |add_ln212_1_reg_639                                                   |  17|   0|   17|          0|
    |ap_CS_fsm                                                             |  78|   0|   78|          0|
    |c1_conv_layer2_data_load_reg_664                                      |  64|   0|   64|          0|
    |div_i_reg_714                                                         |  64|   0|   64|          0|
    |em_reg_698                                                            |  64|   0|   64|          0|
    |empty_16_reg_616                                                      |  17|   0|   17|          0|
    |empty_reg_611                                                         |  16|   0|   16|          0|
    |ep_reg_692                                                            |  64|   0|   64|          0|
    |grp_max_pooling_fprop1_Pipeline_VITIS_LOOP_204_4_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_186                                                             |  31|   0|   31|          0|
    |indvars_iv19_reg_209                                                  |  32|   0|   32|          0|
    |indvars_iv24_reg_197                                                  |  32|   0|   32|          0|
    |indvars_iv_next31_reg_629                                             |  31|   0|   31|          0|
    |indvars_iv_next39_reg_606                                             |  31|   0|   31|          0|
    |j_reg_221                                                             |  31|   0|   31|          0|
    |k_fu_128                                                              |  31|   0|   31|          0|
    |m_1_reg_679                                                           |  16|   0|   17|          1|
    |m_reg_232                                                             |  32|   0|   32|          0|
    |map_h_reg_563                                                         |  32|   0|   32|          0|
    |map_w_reg_558                                                         |  32|   0|   32|          0|
    |max_value_reg_674                                                     |  64|   0|   64|          0|
    |s2_pooling_layer1_map_count_read_reg_568                              |  32|   0|   32|          0|
    |select_ln204_reg_621                                                  |  32|   0|   32|          0|
    |sub1_i_reg_704                                                        |  64|   0|   64|          0|
    |tmp_6_reg_596                                                         |   7|   0|   17|         10|
    |trunc_ln197_1_reg_578                                                 |  16|   0|   16|          0|
    |trunc_ln197_2_reg_583                                                 |  17|   0|   17|          0|
    |trunc_ln197_reg_573                                                   |  17|   0|   17|          0|
    |trunc_ln201_1_reg_669                                                 |  17|   0|   17|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |1125|   0| 1137|         12|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_ce                                  |   in|    1|  ap_ctrl_hs|              max_pooling_fprop1|  return value|
|ap_core                                |   in|    8|     ap_none|                         ap_core|        scalar|
|ap_part                                |   in|    8|     ap_none|                         ap_part|        scalar|
|ap_parent                              |   in|    8|     ap_none|                       ap_parent|        scalar|
|c1_conv_layer1_map_w                   |   in|   32|     ap_none|            c1_conv_layer1_map_w|       pointer|
|c1_conv_layer1_map_h                   |   in|   32|     ap_none|            c1_conv_layer1_map_h|       pointer|
|c1_conv_layer1_map_count               |   in|   32|     ap_none|        c1_conv_layer1_map_count|       pointer|
|c1_conv_layer1_kernel_w                |   in|   32|     ap_none|         c1_conv_layer1_kernel_w|       pointer|
|c1_conv_layer1_kernel_h                |   in|   32|     ap_none|         c1_conv_layer1_kernel_h|       pointer|
|c1_conv_layer1_kernel_count            |   in|   32|     ap_none|     c1_conv_layer1_kernel_count|       pointer|
|c1_conv_layer2_data_address0           |  out|   17|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_data_ce0                |  out|    1|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_data_q0                 |   in|   64|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_data_address1           |  out|   17|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_data_ce1                |  out|    1|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_data_q1                 |   in|   64|   ap_memory|             c1_conv_layer2_data|         array|
|c1_conv_layer2_error_address0          |  out|   17|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_ce0               |  out|    1|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_we0               |  out|    1|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_d0                |  out|   64|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_q0                |   in|   64|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_address1          |  out|   17|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_ce1               |  out|    1|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_we1               |  out|    1|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_d1                |  out|   64|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_error_q1                |   in|   64|   ap_memory|            c1_conv_layer2_error|         array|
|c1_conv_layer2_b_address0              |  out|    7|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_ce0                   |  out|    1|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_we0                   |  out|    1|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_d0                    |  out|   64|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_q0                    |   in|   64|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_address1              |  out|    7|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_ce1                   |  out|    1|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_we1                   |  out|    1|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_d1                    |  out|   64|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_b_q1                    |   in|   64|   ap_memory|                c1_conv_layer2_b|         array|
|c1_conv_layer2_db_address0             |  out|    7|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_ce0                  |  out|    1|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_we0                  |  out|    1|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_d0                   |  out|   64|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_q0                   |   in|   64|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_address1             |  out|    7|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_ce1                  |  out|    1|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_we1                  |  out|    1|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_d1                   |  out|   64|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_db_q1                   |   in|   64|   ap_memory|               c1_conv_layer2_db|         array|
|c1_conv_layer2_W_address0              |  out|   16|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_ce0                   |  out|    1|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_we0                   |  out|    1|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_d0                    |  out|   64|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_q0                    |   in|   64|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_address1              |  out|   16|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_ce1                   |  out|    1|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_we1                   |  out|    1|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_d1                    |  out|   64|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_W_q1                    |   in|   64|   ap_memory|                c1_conv_layer2_W|         array|
|c1_conv_layer2_dW_address0             |  out|   16|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_ce0                  |  out|    1|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_we0                  |  out|    1|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_d0                   |  out|   64|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_q0                   |   in|   64|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_address1             |  out|   16|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_ce1                  |  out|    1|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_we1                  |  out|    1|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_d1                   |  out|   64|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_dW_q1                   |   in|   64|   ap_memory|               c1_conv_layer2_dW|         array|
|c1_conv_layer2_map_common_address0     |  out|   10|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_ce0          |  out|    1|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_we0          |  out|    1|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_d0           |  out|   64|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_q0           |   in|   64|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_address1     |  out|   10|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_ce1          |  out|    1|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_we1          |  out|    1|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_d1           |  out|   64|   ap_memory|       c1_conv_layer2_map_common|         array|
|c1_conv_layer2_map_common_q1           |   in|   64|   ap_memory|       c1_conv_layer2_map_common|         array|
|s2_pooling_layer1_map_w                |   in|   32|     ap_none|         s2_pooling_layer1_map_w|       pointer|
|s2_pooling_layer1_map_h                |   in|   32|     ap_none|         s2_pooling_layer1_map_h|       pointer|
|s2_pooling_layer1_map_count            |   in|   32|     ap_none|     s2_pooling_layer1_map_count|       pointer|
|s2_pooling_layer1_kernel_w             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_w|       pointer|
|s2_pooling_layer1_kernel_h             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_h|       pointer|
|s2_pooling_layer1_kernel_count         |   in|   32|     ap_none|  s2_pooling_layer1_kernel_count|       pointer|
|s2_pooling_layer2_data_address0        |  out|   17|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_ce0             |  out|    1|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_we0             |  out|    1|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_d0              |  out|   64|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_error_address0       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d0             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q0             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_address1       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d1             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q1             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_b_address0           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_address1           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_db_address0          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_address1          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_W_address0           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_address1           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_dW_address0          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_address1          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_map_common_address0  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d0        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q0        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_address1  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d1        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q1        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

