
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 455.914 ; gain = 101.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32nbkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32nbkb' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32ncud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32ncud' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:941]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitofp_32ns_3fYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitofp_32ns_3fYi' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fptrunc_64ns_g8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fptrunc_64ns_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fptrunc_64ns_g8j' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fptrunc_64ns_g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fpext_32ns_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64hbi' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_fpext_32ns_64hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nibs' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:1706]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_jbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_jbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_4_3_s_jbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_jbC_ram' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_jbC' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_jbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_kbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_kbM_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_4_3_s_kbM_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_kbM_ram' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_kbM' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s_kbM.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_4ns_3ns_lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_4ns_3ns_lbW_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:70]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_4ns_3ns_lbW_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:10]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_4ns_3ns_lbW_div_u' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_4ns_3ns_lbW_div' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_4ns_3ns_lbW' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nmb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nmb6_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nmb6_DSP48_0' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nmb6' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:34]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_ama_addmuladdncg.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdncg_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_ama_addmuladdncg.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdncg_DSP48_1' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_ama_addmuladdncg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdncg' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_ama_addmuladdncg.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:2042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:2048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:2054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:2060]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:91]
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s_A_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_4_24_3_s_A_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s_A_ram' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s_A' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s_A.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2363]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_5_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_5_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_A_5_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_5_0_ram' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_5_0' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_5_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_5_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_A_5_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_5_4_ram' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_5_4' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_A_5_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 520 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 520 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_B_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_0_ram' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_0' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 480 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_B_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_4_ram' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_4' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s_B_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ocq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ocq_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ocq_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ocq_div_u' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ocq_div' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ocq' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_pcA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_pcA_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:70]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_pcA_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:10]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_pcA_div_u' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_pcA_div' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_pcA' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_qcK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_11ns_qcK.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_qcK_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_11ns_qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_qcK_DSP48_2' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_11ns_qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_qcK' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_11ns_qcK.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9ns_1rcU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_9ns_1rcU.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9ns_1rcU_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_9ns_1rcU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9ns_1rcU_DSP48_3' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_9ns_1rcU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9ns_1rcU' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mul_mul_9ns_1rcU.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nsc4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nsc4_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nsc4_DSP48_4' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nsc4' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:2617]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:1002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:1008]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/fifo_w32_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d800_A' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/fifo_w32_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_tde' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_1_tde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_tde_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_1_tde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_tde_shiftReg' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_1_tde.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_tde' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_1_tde.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16udo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_16udo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16udo_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_16udo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16udo_shiftReg' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_16udo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16udo' (100#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Conv_16udo.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_4_vdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Pool_4_vdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_4_vdy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Pool_4_vdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_4_vdy_shiftReg' (101#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Pool_4_vdy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_4_vdy' (102#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_Pool_4_vdy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_256_wdI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_FC_256_wdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_256_wdI_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_FC_256_wdI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_256_wdI_shiftReg' (103#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_FC_256_wdI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_256_wdI' (104#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_FC_256_wdI.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAxdS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_AXI_DMAxdS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAxdS_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_AXI_DMAxdS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAxdS_shiftReg' (105#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_AXI_DMAxdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAxdS' (106#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/start_for_AXI_DMAxdS.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (107#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (108#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 640.016 ; gain = 285.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 640.016 ; gain = 285.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 640.016 ; gain = 285.656
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2725 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1071.555 ; gain = 4.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:52 . Memory (MB): peak = 1071.555 ; gain = 717.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:52 . Memory (MB): peak = 1071.555 ; gain = 717.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:53 . Memory (MB): peak = 1071.555 ; gain = 717.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_215_reg_1217_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_1_28_16_3_s.v:801]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_753_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_878_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1051_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_730_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_531_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_959_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_823_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1170_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_879_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_919_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_977_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_782_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_536_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_43_2_mid2_reg_2392_reg[2:0]' into 'tmp_35_mid2_reg_2386_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2381]
INFO: [Synth 8-4471] merging register 'tmp_43_5_mid2_reg_2399_reg[2:0]' into 'tmp_35_mid2_reg_2386_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2387]
INFO: [Synth 8-4471] merging register 'ib_cast_reg_2411_reg[10:5]' into 'tmp_39_reg_2359_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2381]
INFO: [Synth 8-4471] merging register 'tmp_45_cast_reg_2432_reg[10:5]' into 'tmp_39_reg_2359_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2383]
INFO: [Synth 8-4471] merging register 'tmp_45_1_cast_reg_2454_reg[10:5]' into 'tmp_39_reg_2359_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:2385]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1117]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1115]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1101]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1099]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1097]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1095]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:1093]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:643]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_39_reg_2359_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Pool_4_24_3_s.v:986]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs13_fu_1955_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_981_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_791_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs14_fu_1973_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs13_fu_1955_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_981_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_791_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs14_fu_1973_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_472_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_43_2_mid_fu_1049_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_load_phi_reg_648_reg[31:0]' into 'ap_phi_reg_pp2_iter1_A_5_load_phi_reg_633_reg[31:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1290]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_load_phi_reg_648_reg[31:0]' into 'ap_phi_reg_pp2_iter2_A_5_load_phi_reg_633_reg[31:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1297]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_load_phi_reg_648_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1290]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_load_phi_reg_648_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1297]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_1529_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1457]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1094_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_1150_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_1293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_762_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_809_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo_reg_1558_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1353]
INFO: [Synth 8-5546] ROM "exitcond6_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1094_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_1150_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_1293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_762_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_724_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/fifo_w32_d800_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:11 . Memory (MB): peak = 1071.555 ; gain = 717.195
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     25565|
|2     |cnn__GB1      |           1|     25138|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1094_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1150_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_762_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_7ns_ocq_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_8ns_7ns_ocq.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[8].dividend_tmp_reg[9] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_9ns_7ns_pcA_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_9ns_7ns_pcA.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_1704_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/FC_256_10_s.v:1303]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_4nsc4.v:26]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cnn_dadd_64ns_64nibs_U35/ce_r_reg' into 'cnn_sitofp_32ns_3fYi_U30/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:53]
INFO: [Synth 8-4471] merging register 'k5_mid2_reg_1455_reg[3:0]' into 'k5_mid2_reg_1455_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1005]
INFO: [Synth 8-4471] merging register 'k5_mid2_reg_1455_pp2_iter1_reg_reg[3:0]' into 'k5_mid2_reg_1455_pp2_iter1_reg_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:980]
WARNING: [Synth 8-6014] Unused sequential element cnn_dadd_64ns_64nibs_U35/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_4ns_3ns_lbW_U36/cnn_urem_4ns_3ns_lbW_div_U/cnn_urem_4ns_3ns_lbW_div_u_0/loop[3].dividend_tmp_reg[4] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_4ns_3ns_lbW_U36/cnn_urem_4ns_3ns_lbW_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_urem_4ns_3ns_lbW.v:121]
WARNING: [Synth 8-6014] Unused sequential element k5_mid2_reg_1455_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:1005]
WARNING: [Synth 8-6014] Unused sequential element k5_mid2_reg_1455_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:980]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element j2_mid2_reg_1394_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/Conv_16_26_4_3_s.v:999]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_ama_addmuladdncg.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_mac_muladd_5nmb6.v:26]
INFO: [Synth 8-4471] merging register 'cnn_dadd_64ns_64nibs_U18/ce_r_reg' into 'cnn_sitofp_32ns_3fYi_U13/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_dadd_64ns_64nibs_U18/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/e0ef/hdl/verilog/cnn_dadd_64ns_64nibs.v:53]
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[0]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/divisor_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter1_reg_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\arrayNo1_reg_1704_pp3_iter1_reg_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].divisor_tmp_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].divisor_tmp_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[2].divisor_tmp_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter4_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[3].divisor_tmp_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[4].divisor_tmp_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[5].divisor_tmp_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[6].divisor_tmp_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter8_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][1]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][2]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][3]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[7].divisor_tmp_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter9_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[4]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[5]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[6]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[7]' (FDE) to 'inst/i_14_0/FC_256_10_U0/arrayNo1_reg_1704_pp3_iter10_reg_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\tmp_66_reg_1672_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\tmp_166_reg_1529_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\tmp_166_reg_1529_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\tmp_166_reg_1529_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\tmp_166_reg_1529_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\arrayNo_reg_1558_pp2_iter1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_sitofp_32ns_3fYi_U58/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_4_24_3_U0/\cnn_sitofp_32ns_3fYi_U50/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_4_24_3_U0/\tmp_35_mid2_reg_2386_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_4_24_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\arrayNo1_reg_1704_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_dadd_64ns_64nibs_U63/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\arrayNo_reg_1558_pp2_iter1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\arrayNo1_reg_1704_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_9ns_7ns_pcA_U65/cnn_urem_9ns_7ns_pcA_div_U/cnn_urem_9ns_7ns_pcA_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].divisor_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/FC_256_10_U0/\cnn_urem_8ns_7ns_ocq_U64/cnn_urem_8ns_7ns_ocq_div_U/cnn_urem_8ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/ce_r_reg) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[31]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[30]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[29]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[28]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[27]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[26]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[25]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[24]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[23]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[22]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[21]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[20]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[19]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[18]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[17]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[16]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[15]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[14]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[13]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[12]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[11]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[10]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[9]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[8]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[7]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[6]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[5]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[4]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[3]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[2]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[1]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U50/dout_r_reg[0]) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_4_24_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/ce_r_reg) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[31]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[30]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[29]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[28]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[27]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[26]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[25]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[24]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[23]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[22]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[21]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[20]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[19]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[18]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[17]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[16]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[15]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[14]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[13]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[12]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[11]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[10]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[9]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[8]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[7]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[6]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[5]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[4]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[3]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[2]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[1]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U58/dout_r_reg[0]) is unused and will be removed from module FC_256_10_s.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__1.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/ce_r_reg) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[63]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[62]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[61]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[60]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[59]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[58]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[57]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[56]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[55]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[54]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[53]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[52]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[51]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[50]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[49]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[48]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[47]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[46]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[45]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[44]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[43]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[42]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[41]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[40]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[39]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[38]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[37]) is unused and will be removed from module FC_256_10_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U63/dout_r_reg[36]) is unused and will be removed from module FC_256_10_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:27 . Memory (MB): peak = 1071.555 ; gain = 717.195
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_4_24_3_U0/i_14_0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_4_24_3_U0/i_14_0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_4_24_3_U0/i_14_0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/Pool_4_24_3_U0/i_14_0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_0_U/FC_256_10_s_B_0_ram_U/i_/B_0_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_1_U/FC_256_10_s_B_0_ram_U/i_/B_1_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_5_U/FC_256_10_s_B_0_ram_U/i_/B_5_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_U/FC_256_10_s_B_0_ram_U/i_/B_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/i_14_0/B_4_U/FC_256_10_s_B_4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_4_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_3_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/connect_2_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_1_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_0_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     17808|
|2     |cnn__GB1      |           1|     44842|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:28 ; elapsed = 00:04:57 . Memory (MB): peak = 1091.582 ; gain = 737.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:58 ; elapsed = 00:06:28 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     17808|
|2     |cnn__GB1      |           1|     34806|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Pool_4_24_3_U0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_4_24_3_U0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_4_24_3_U0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_4_24_3_U0/A_U/Pool_4_24_3_s_A_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_0_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_1_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_5_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_U/FC_256_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_256_10_U0/B_4_U/FC_256_10_s_B_4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:43 ; elapsed = 00:07:14 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:48 ; elapsed = 00:07:19 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:48 ; elapsed = 00:07:20 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:55 ; elapsed = 00:07:27 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:56 ; elapsed = 00:07:28 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:57 ; elapsed = 00:07:28 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:57 ; elapsed = 00:07:29 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   343|
|2     |DSP48E1    |    18|
|3     |DSP48E1_1  |    18|
|4     |DSP48E1_2  |    18|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     1|
|9     |DSP48E1_7  |     1|
|10    |DSP48E1_8  |     1|
|11    |LUT1       |   152|
|12    |LUT2       |  1403|
|13    |LUT3       |  1578|
|14    |LUT4       |  1855|
|15    |LUT5       |  1470|
|16    |LUT6       |  5365|
|17    |MUXCY      |  1689|
|18    |MUXF7      |   720|
|19    |MUXF8      |   315|
|20    |RAM64M     |  1875|
|21    |RAM64X1D   |   364|
|22    |RAMB18E1   |     1|
|23    |RAMB18E1_1 |     1|
|24    |RAMB36E1   |     4|
|25    |RAMB36E1_1 |     4|
|26    |RAMB36E1_2 |     5|
|27    |RAMB36E1_3 |     1|
|28    |SRL16E     |    31|
|29    |XORCY      |   824|
|30    |FDRE       | 11378|
|31    |FDSE       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:57 ; elapsed = 00:07:29 . Memory (MB): peak = 1438.059 ; gain = 1083.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 682 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:29 ; elapsed = 00:06:42 . Memory (MB): peak = 1438.059 ; gain = 652.160
Synthesis Optimization Complete : Time (s): cpu = 00:06:57 ; elapsed = 00:07:29 . Memory (MB): peak = 1438.059 ; gain = 1083.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2695 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 456 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1875 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 364 instances

INFO: [Common 17-83] Releasing license: Synthesis
686 Infos, 319 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:17 ; elapsed = 00:07:50 . Memory (MB): peak = 1438.059 ; gain = 1095.172
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1438.059 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.059 ; gain = 0.000
