-- Quartus II VHDL Template
-- Binary Counter

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.all;

entity test_accel is
	PORT
	(
		CLOCK_50		:	 IN STD_LOGIC;
		CLOCK2_50		:	 IN STD_LOGIC;
		CLOCK3_50		:	 IN STD_LOGIC;
		LEDG		:	 OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
		LEDR		:	 OUT STD_LOGIC_VECTOR(17 DOWNTO 0);
		KEY		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		SW		:	 IN STD_LOGIC_VECTOR(17 DOWNTO 0);
		HEX0		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX1		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX2		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX3		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX4		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX5		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX6		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX7		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		LCD_BLON		:	 OUT STD_LOGIC;
		LCD_DATA		:	 INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		LCD_EN		:	 OUT STD_LOGIC;
		LCD_ON		:	 OUT STD_LOGIC;
		LCD_RS		:	 OUT STD_LOGIC;
		LCD_RW		:	 OUT STD_LOGIC;
		UART_CTS		:	 IN STD_LOGIC;
		UART_RTS		:	 OUT STD_LOGIC;
		UART_RXD		:	 IN STD_LOGIC;
		UART_TXD		:	 OUT STD_LOGIC;
		GPIO		:	 INOUT STD_LOGIC_VECTOR(35 DOWNTO 0)
	);

end entity;

architecture rtl of test_accel is

COMPONENT spi_master
  GENERIC(
    slaves  : INTEGER := 4;  --number of spi slaves
    d_width : INTEGER := 2
	 ); --data bus width
  PORT(
    clock   : IN     STD_LOGIC;                             --system clock
    reset_n : IN     STD_LOGIC;                             --asynchronous reset
    enable  : IN     STD_LOGIC;                             --initiate transaction
    cpol    : IN     STD_LOGIC;                             --spi clock polarity
    cpha    : IN     STD_LOGIC;                             --spi clock phase
    cont    : IN     STD_LOGIC;                             --continuous mode command
    clk_div : IN     INTEGER;                               --system clock cycles per 1/2 period of sclk
    addr    : IN     INTEGER;                               --address of slave
    tx_data : IN     STD_LOGIC_VECTOR(d_width-1 DOWNTO 0);  --data to transmit
    miso    : IN     STD_LOGIC;                             --master in, slave out
    sclk    : BUFFER STD_LOGIC;                             --spi clock
    ss_n    : BUFFER STD_LOGIC_VECTOR(slaves-1 DOWNTO 0);   --slave select
    mosi    : OUT    STD_LOGIC;                             --master out, slave in
    busy    : OUT    STD_LOGIC;                             --busy / data ready signal
    rx_data : OUT    STD_LOGIC_VECTOR(d_width-1 DOWNTO 0)   --data received
	);
END COMPONENT;

signal reset_n : STD_LOGIC;
signal SampKey : STD_LOGIC_VECTOR(3 DOWNTO 0);
signal spi_enable : std_logic;
signal spi_busy : std_logic;
signal spi_miso : std_logic;
signal spi_mosi: std_logic;
signal spi_sclk : std_logic;
signal spi_ss : STD_LOGIC_VECTOR(0 downto 0);
signal spi_addr : INTEGER;

signal spi_txdata : STD_LOGIC_VECTOR(15 DOWNTO 0);
signal spi_rxdata : STD_LOGIC_VECTOR(15 DOWNTO 0);

alias  spi_rxbyte is spi_rxdata( 7 downto 0);

begin
LEDG( 0 ) <= not KEY(0);
LEDG( 3 ) <= not KEY(3);

LEDG( 1 ) <= not spi_busy;

reset_n <= KEY(3);
spi_addr <= 0; -- DEVID
--spi_enable <= not KEY(0);

--spi_txdata <= ( X"80" or X"2c" ) & X"0F";
spi_txdata <= ( SW(0) & "000" & X"0" or X"2c" ) & X"0F";

spi_miso <= GPIO( 0 ); -- SDO
GPIO( 1 ) <= spi_sclk;
GPIO( 2 ) <= spi_mosi;
GPIO( 3 ) <= spi_ss(0);

LEDR(7 downto 0 ) <= spi_rxbyte;

sm: spi_master

  GENERIC MAP (
    slaves  => 1,
    d_width => 16 )
  PORT MAP(
    clock    => CLOCK_50,
    reset_n  => reset_n,
    enable   => spi_enable,
    cpol     => '1',
    cpha     => '1',                            --spi clock phase
    cont     => '0',                          --continuous mode command
    clk_div  => 10,                             --system clock cycles per 1/2 period of sclk
    addr     => spi_addr,                               --address of slave
    tx_data  => spi_txdata,                --data to transmit
    miso     => spi_miso,                           --master in, slave out
    sclk     => spi_sclk,                             --spi clock
    ss_n     => spi_ss,                --slave select
    mosi     => spi_mosi,                             --master out, slave in
    busy     => spi_busy,                           --busy / data ready signal
    rx_data  => spi_rxdata --data received
	);

samp: process(reset_n, CLOCK_50) is 
		-- Declaration(s) 
	begin 
		if(reset_n = '0') then
			SampKey <= ( others=> '1' );
		elsif(rising_edge(CLOCK_50)) then
			SampKey <= KEY;
			spi_enable <= not KEY(0) and SampKey(0);

		end if;
	end process; 

end rtl;
