`timescale 1ns / 1ps

module fir_filter_tb;

  // Inputs
  reg clk;
  reg rst;
  reg en;
  reg signed [7:0] x;

  // Output
  wire signed [15:0] y;

  // Instantiate the FIR filter module
  fir_filter uut (
    .clk(clk),
    .rst(rst),
    .en(en),
    .x(x),
    .y(y)
  );

  // Clock generation: 10ns period
  initial clk = 0;
  always #5 clk = ~clk;

  // Test sequence
  initial begin
    $display("Starting FIR Filter Testbench");
    $dumpfile("fir_filter_tb.vcd"); // for GTKWave
    $dumpvars(0, fir_filter_tb);

    // Initial values
    rst = 1; en = 0; x = 0;
    #20;

    // Release reset and enable
    rst = 0; en = 1;

    // Apply input stimulus
    x = 8'd10; #10;
    x = 8'd20; #10;
    x = 8'd30; #10;
    x = 8'd40; #10;
    x = 8'd50; #10;
    x = 8'd0;  #10;
    x = -8'd10; #10;
    x = -8'd20; #10;
    x = 8'd0; #10;

    // Wait for a while to observe outputs
    #100;

    // End simulation
    $finish;
  end

endmodule
