{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_BTNC -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 180 -y 240 -swap {0 3 2 1} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 20R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst si570_regs -pg 1 -lvl 3 -x 600 -y 180 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst si570_compute -pg 1 -lvl 4 -x 820 -y 60 -swap {4 3 5 2 1 0} -defaultsOSRD -pinDir clk left -pinY clk 200L -pinDir resetn left -pinY resetn 180L -pinDir start left -pinY start 260L -pinBusDir si570_regs_in left -pinBusY si570_regs_in 120L -pinDir idle left -pinY idle 20L -pinBusDir si570_regs_out left -pinBusY si570_regs_out 0L
preplace inst button -pg 1 -lvl 2 -x 420 -y 320 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst system_ila -pg 1 -lvl 3 -x 600 -y 60 -swap {0 2 1} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir probe0 right -pinBusY probe0 20R -pinBusDir probe1 right -pinBusY probe1 0R
preplace netloc CLK100MHZ_1 1 0 1 NJ 240
preplace netloc CPU_RESETN_1 1 0 1 NJ 260
preplace netloc PIN_0_1 1 0 2 NJ 340 NJ
preplace netloc button_0_Q 1 2 2 N 320 N
preplace netloc si570_regs_dout 1 3 1 N 180
preplace netloc source_100mhz_clk_100mhz 1 1 3 340 260 500J 260 N
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 NJ 240 N 240 N
preplace netloc si570_compute_idle 1 3 1 NJ 80
preplace netloc si570_compute_si570_regs_out 1 3 1 NJ 60
levelinfo -pg 1 0 180 420 600 820 940
pagesize -pg 1 -db -bbox -sgen -150 0 940 400
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-156,-198",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_clkrst_cnt":"1"
}
