### Hi there ðŸ‘‹

- ðŸ‘¯ Iâ€™m @mshong.
- ðŸŒ± I've a Ph.D. degree in electrical engineering.
- ðŸ”­ Iâ€™m currently working for a fabless company.
- ðŸ¤” I'm interested in machine learning such as super resolution now.
- ðŸ“« How to reach me: mshong328@gmail.com
- ðŸ˜„ Verilog HDL projects I've recently developed.
1. DSC(Display Stream Compression: https://vesa.org/vesa-display-compression-codecs/#tab-dsc)
2. VDC-M(Video Display Compression M: https://vesa.org/vesa-display-compression-codecs/#tab-vdc-m)
3. De-Mura Compensation(Compensates stains that appear in the process of uLED/OLED display)
4. Dead Pixel Compensation(Compensates dead pixels that apper in the process of uLED/OLED display)
5. A video scaler that can be confirable by condition compilation to bilinear or bicubic, and scale up or down to free size.

![GitHub watchers](https://img.shields.io/github/watchers/mshong/mshong?style=social)
