# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_AXILiteS_s_axi.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_4_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_input_0_array_0.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_0_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_1_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_2_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_3_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_4_array.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_2.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_3.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_4.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../HLx.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../HLx.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HLx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
