throughput decod ldpc convolut code chiu wing sham member ieee chen franci lau senior member ieee yue zhao wai tam abstract paper propos decod architectur low densiti pariti check convolut code ldpccc ldpccc deriv quasi cyclic ldpc block code make quasi cyclic structur propos ldpccc decod adopt dynam messag storag mem ori simpl address control decod effici combin memori pipelin processor larg memori block advantag data width embed memori modern field programm gate array fpga rate ldpccc implement altera stratix fpga achiev throughput clock frequenc mhz decod display excel error perform lower bit energi nois power spectral densiti ratio term decod architectur fpga implement ldpc convolut code ldpc convolut code introduct low densiti pariti check ldpc code invent gallag capabl approach channel capac ldpc convolut code ldpcccs outperform ldpc block code term error perform lower error floor higher code gain decod plexiti comparison ldpcccs ldpc block code perspect hardwar complex delay requir memori requir discuss ldpccc inherit basic structur convolut code enabl continu encod decod mes sage vari length properti ldpccc promis solut applic design ldpccc applic factor code rate block length code gain throughput manuscript receiv june revis octob paper recommend associ editor jun work describ paper support grant rgc hong kong sar china project polyu chiu wing sham franci lau correspond author wai tam depart electron engin ing hong kong polytechn univers hong kong email encw sham encmlau tamwm chen yue zhao depart electron engin hong kong polytechn univers hong kong email chenxugz zhaoyuemag chen work degre northwestern univers usa yue zhao work qualcomm center beij china author second author equal contribut paper digit object identifi xxxxxxxxx copyright ieee person materi permit permiss materi purpos ieee send email pub permiss error perform encod decod complex consider high data rate optic communic requir power error correct code low redund achiev error floor lower bit error rate ber prefer motiv applic goal work design implement effici decod architectur code achiev high throughput high code gain high code rate low error floor design high throughput decod architectur ldpc block code extens studi high throughput memori effici decod architectur joint optim code design decod algorithm architectur level propos practic code system design approach present ldpc code construct subject decod hardwar constraint simul code construct suffer minor perform loss compar unconstrain quasi cyclic ldpc ldpc decod architectur achiev throughput mbps studi high throughput achiev reduc critic path modifi decod gorithm well check node variabl node processor architectur throughput ldpc decod improv parallel process layer layer decod subsequ decod achiev maximum throughput gbps oper frequenc mhz min sum decod iter author propos high speed flexibl shift ldpc decod adapt code length code rate decod employ bene network handl complic interconnect code paramet adopt singl minimum min sum decod achiev throughput gbps oper frequenc mhz ldpccc decod borrow design techniqu ldpc block decod architectur block code counterpart distinct code construct mechan uniqu characterist ldpcccs high throughput ldpccc coder architectur base parallel studi architectur achiev throughput gbps clock frequenc mhz confin time invari ldpcccs easili appli time vari produc better error perform regist base decod architectur attain mbps throughput propos architectur implement decod process unit regist intens architectur limit power effici low cost low power memori base decod architectur singl decod processor propos hand serial node oper small portion field programm gate array fpga resourc hand design pose sig nific limit achiev throughput subsequ memori base design parallel node oper propos led substanti improv throughput high throughput accomplish design achiev cost complic switch network best author knowledg propos ldpccc decod architectur handl dom time vari ldpcccs paper propos decod architectur ldpcccs regular structur propos decod cater class ldpcccs quasi cyclic structur deriv ldpc block code motiv consid code regular structur twofold ldpcccs regular structur attract interest theoret empir second insight ldpc block code regular code decod structur simpler time achiev good error perform develop effici architectur regular code high practic contribut paper distinct previous work aspect includ complex throughput relia biliti scalabl first elimin switch network includ previous implement complex high rate ldpccc propos dedic block process unit provid higher throughput decod complex second quantiz sum product algorithm qspa appli ldpccc decod reliabl compar min sum base ldpccc decod qspa outperform min sum base decod term error perform propos qspa impl mentat complex linear proport check node degre third decod iter enhanc error perform decod decod design decod iter accomplish processor processor serial connect decod architectur enabl chang number processor easili design decod decod scalabl term number processor implement decod architectur rate ldpccc altera stratix fpga decod produc throughput gbps clock run mhz ldpccc excel error perform achiev error lower bit energi nois power spectral densiti ratio rest paper organ review construct ldpcccs decod process code iii describ propos coder architectur pipelin schedul present implement complex decod architectur fpga simul present final conclud paper review ldpc convolut code structur ldpccc ldpccc pariti check matrix untermin time vari period ldpccc term memori pariti check matrix matric full rank ldpccc period period code time invari time vari code rate ldpccc code sequenc satisfi quasi cyclic ldpc ldpc block code base matrix size expans factor construct expand pariti check matrix ldpc block code znc znv matrix repres znc znv pariti check matrix matrix greatest common divisor gcd hbi zncm znv matrix split hbl hbu correspond lower triangular strict upper triangular hbl hbu denot unwrap pariti check matrix block code pariti check matrix ldpccc form defin ldpccc ldpccc element pariti check matrix compos ident matric cyclic shift ident matric matric hms hms hms hms hms hms construct process illustr fig compar observ period ldpccc memori satisfi observ relat posit variabl node check node chang girth ldpccc origin ldpc block code construct larg girth ldpccc design matric larg girth ldpc block code perform unwrap oper decod algorithm ldpccc ldpccc inher pipelin decod process pipelin decod consist processor separ code symbol maximum number decod iter decod process assum messag log likelihood ratio llr form start decod step time incom channel messag associ variabl node enter processor correspond variabl check messag variabl node valu incom channel messag time messag associ variabl node shift processor processor processor updat check node corr spond block row tanh tanh check variabl messag check node variabl node variabl check messag variabl node check node set variabl node connect check node set exclud variabl node processor perform variabl node updat channel messag variabl node set check node connect variabl node set exclud check node final posteriori probabl app variabl node leav processor comput base binari individu variabl node determin decod step consist input channel messag decod shift messag updat check variabl messag updat variabl check messag comput app decod output bit result initi delay decod step continu output decod bit iii decod architectur hardwar design ldpccc decod pro cessor complex memori requir throughput error perform close worthwhil studi tradeoff design decod meet appli cation requir notat present construct ldpccc rough character factor decod suppos decod process divid stage smaller higher level parallel decod achiev error perform ldpccc improv increas increas decreas throughput proport memori usag proport processor complex term combin logic proport detail complex memori usag iii error perform ldpccc general improv cost higher processor complex memori usag lower throughput instanc matrix size fix code rate decreas error perform better cost lower throughput processor complex memori requir higher increas number check node code rate throughput fix matrix size increas error perform improv processor complex memori usag experi present will provid rough guidelin illustr construct ldpccc ldpc block code choos paramet order achiev target error perform processor complex memori usag previous work generic process unit fig appli ldpccc decod type design switch network correspond control logic requir complex overhead switch network concern previous work number edg check node variabl node small number edg check node variabl node larg high throughput high code rate ldpccc rout hardwar complex switch network critic issu propos decod dedic block pro cess unit bpus generic process unit consequ complex rout switch messag longer requir complex switch network elimin fig bpus processor bpu decod step codeword bpus facilit pipelin distinct codeword simultan general approach time speed throughput pipelin distinct codeword detail will describ iii architectur design high throughput decod requir parallel process ldpccc propos partial parallel decod chitectur util parallel node level iter level number row number column matric hbi correspond znc znv propos decod architectur illustr fig decod consist processor maximum number decod iter memori ldpccc construct method cnp cnp vnpvnp vnp fix connect generic process unit dedic block process unit cnp cnp vnpvnp vnp switch network cnp cnp vnpvnp vnp fix connectionbpu bpu fig generic process unit dedic block process unit variabl node check node processor separ maximum time instant denot check node variabl node enter processor check node variabl node leav processor decod step bpu respons process check node enter processor variabl node leav processor start decod step check node process divid group cons quentli divid complet decod step stage stage check node process parallel variabl check messag press sign magnitud format input group check node processor cnps check variabl messag check node variabl node set ram bpu processor cnp tabl tree cnp adder tree vnp adder tree vnp bpu tabl tree adder tree adder tree processor processor fig block diagram pipelin processor ldpccc decod will written local ram wait process bpus hand updat check variabl messag check node variabl node convert format complement process variabl node processor vnp check node connect total variabl node variabl node connect newli updat check node vnps need bpu final updat variabl check messag convert format sign magnitud will shift processor associ channel messag decod step bpus cnps updat check node accord ing practic implement quantiz messag reduc complex implement adopt bit quantiz quantiz step deriv base densiti evolut differenti evolut empir error perform wors float point sum product algorithm spa consid check node degre full quantiz spa qpsa implement input length bit consequ size tabl lut equal design observ impract implement enorm lut propos implement cnp quantiz qspa pair input messag calcul extrins messag exclud input suppos variabl node connect check node list correspond input messag denot updat check variabl messag variabl node calcul tanh tanh tanh implement base simpl lut tree fig fact easili verifi lut size total number unit requir propos tree structur implement ensur cnp complex remain low vnp basic oper implement adder tree dmn imn tanh tanh tanh fig implement cnp tree tabl memori storag clariti present assum znv mention earlier divid decod step stage check node process parallel consid block row hcc fig block row consist matric size block row correspond check node znv variabl node tanner graph assum matric ident matrix cyclic shift ident matric suppos enter processor shift processor memori requir explain storag check variabl variabl check messag denot check node divid group group denot explain process process parallel stage decod step order avoid collis memori access ram need store messag edg check node connect variabl node construct ldpccc check node regular degre check node connect variabl node consequ total znv ram need store edg messag pass check node connect variabl node avoid collis memori access processor set check node result znvm ram alloc processor store edg messag check variabl variabl check messag addit data depth data width ram equal number quantiz bit storag channel messag channel messag memori storag mechan set variabl node correspond matrix divid group ram entri alloc store channel messag variabl node correspond matric processor variabl node set denot consequ total znvm ncg znv ram alloc store channel messag processor data depth data width ram equal number quantiz bit general case equal zncnv ram need store edg messag znvm ncg ram requir store channel messag processor modern fpgas total number intern memori bit suffici store mes sage code reason length reason number decod iter number ram block insuffici note oper pipelin processor ident connect ram bpus address access ram advantag homogen processor combin ram processor larg ram block ram handl edg messag combin set zncnv ram block distribut processor set zncnv ram block ram store channel messag set znvm ncg ram block combin set znvm ncg ram block data depth ram remain data width time wider note memori combin uniqu featur ldpccc boast ldpc block advantag memori storag mechan address control simpl counter increment cycl quasi cyclic structur start decod step address access ram initi base pariti check matrix hcc decod process proceed address increment stage stage complet block code sophist memori optim propos high complex involv memori effici achiev cost lower throughput pipelin schedul convent ldpccc decod architectur adopt pipelin design fig processor quential shift messag updat check node write data memori input messag vnp updat variabl node pipelin schedul util pipelin iter level standard decod process paper propos effici pipelin schedul base dynam memori storag structur describ pipelin schedul singl code word write updat messag cnp vnp separ stage combin shift oper updat messag vnp channel messag associ updat variabl node direct output processor complet write shift oper time updat messag cnp process vnp written local memori time note memori locat messag shift exact store origin messag load bpu memori collis process infer process type messag store memori dynam chang messag associ variabl check messag time enter processor readi process cnp decod step messag substitut updat variabl check messag previous processor decod step complet check variabl messag orig inal associ will complet substitut variabl check messag messag readi cnp round decod figur describ pipelin singl codeword assum compar fig fig observ decod group check node propos pipelin schedul take time cost convent schedul homogen pipelin processor facilit pipelin process multipl codeword fig singl codeword decod process time bpus separ sens bpu process bpus remain idl increas throughput schedul bpus process codeword total number block processor incorpor maximum codeword processor allow bpui process codeword depend number codeword incorpor throughput increas factor cost addit memori storag addit hardwar complex bpus figur illustr pipelin schedul codeword propos pipelin schedul throughput decod bit cycl time delay pipelin stage cycl bpu decod stage increas throughput bit run clock illustr exampl ram storag decod process exampl consid ldpccc gcd processor bpus proce sor zncnv ram dedic store edg messag znv ncg ram dedic store channel messag assum check node enter processor variabl node leav decod step process bpui divid stage figur dynam storag edg messag ram time instanc step ram storag start process ram store variabl check messag readi process ram store latest check variabl messag updat previous decod step ram store variabl check messag newli updat previous decod step shift previous processor step ram storag stage process stage will process connect variabl node cnp read variabl check messag set entri locat ram newli updat check variabl messag cnp input set entri ram check variabl messag read newli updat check variabl messag input vnp variabl check messag shift processor result updat variabl check messag written ram written ram step ram second stage process second stage will process connect variabl node cnp read variabl check messag second set entri locat ram newli updat check variabl messag cnp input second set entri ram check variabl messag read newli updat check variabl messag input vnp variabl check messag shift processor result updat variabl check messag written ram written ram ram updat decod step analog step second stage ram will variabl check messag readi connect variabl node ram storag step time instanc increment round updat will follow step cnp cnw vnrs vnp vnw cnr cnp cnw vnrs vnp vnw fig convent pipelin shift messag processor cnr input messag cnp process cnw output messag vnr input messag vnp process vnw output messag cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp singl codeword pipelin cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp cnp vnp multipl codeword pipelin fig propos pipelin process block shift messag write messag processor input messag block process unit cnp check node process vnp variabl node process note address control initi start stage read write address access ram simpli increment experiment implement ldpccc decod tera stratix ber ldpccc decod fpga experi addit white gaussian nois awgn channel bit quantiz base ldpc block code base matrix construct ldpcccs matrix size matric block code chosen girth equal simul ber perform ldpcccs code iter number implement ldpccc decod paramet recal repres matrix size entri base matrix denot number iter processor ldpccc decod tabl hardwar complex decod combin nois generat complex singl codeword implement well codeword pipelin implement observ hardwar complex increas code length cch ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram check node process bpu ram check node process bpu ram check node process bpu ram check node process bpu ram check node process bpu ram check node process bpu ram entri newli updat start process bpu stage updat check node incid variabl node stage updat check node incid variabl node ram entri ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram check node process bpu ram check node process bpu stage updat check node incid variabl node stage updat check node incid variabl node ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram ram check node process bpu ram check node process bpu readi updat check node connect variabl node fig exampl ram storag tabl implement complex ldpccc matrix size code singl codeword code singl codeword code singl codeword code singl codeword code codeword pipelin code codeword pipelin code codeword pipelin code codeword pipelin implement complex ldpc block decod comparison stage memori combin regist memori clock throughput requir depth alut bit frequenc info bit ber code mhz gbps code mhz gbps code mhz gbps code mhz gbps code mhz gbps code mhz gbps code mhz gbps code mhz gbps wang mhz gbps fig bit error rate ber ldpcccs size fpga experi awgn channel bit quantiz number processor increas figur ber ldpcccs base fig tabl tradeoff ber perform code length iii number processor number iter compar perform ldpccc number decod iter ldpccc better ber compar error perform code processor complex observ tabl ldpccc complex figur ldpccc outperform code smaller matrix size obvious larger number decod iter help reduc error rate smaller matrix size summari find number decod iter play role error perform ldpccc base guidelin design ldpccc decod increas decod throughput maintain ber perform number memori bit reduc memori depth cost combin logic reduc cost combin logic main tain ber perform throughput increas smaller number processor circumst total memori bit increas reduc memori bit maintain ber perform throughput smaller larger cost combin logic addit attempt compar implement literatur object work achiev high throughput good error perform code length code rate code experi larg find number decod literatur consid code length compar assum length short consequ high error floor small code gain closest find ldpc block decod describ wang cui target high speed decod adopt length ldpc code experi tabl add implement decod decod complex design throughput gbps gbps decod order achiev throughput decod total complex decod will larger decod display error floor ber decod fact ber decod achiev extra code gain decod propos decod superior achiev high throughput high code gain low error floor compar ber perform ldpcccs block code counterpart processor fig comparison ber ldpcccs ldpc block code counterpart awgn channel ldpcccs ldpc block code repres solid line dash line ldpcccs fpga experi bit quantiz ldpc block code comput simul program base bit quantiz messag plexiti throughput compar singl processor coder ldpc block code iter number ldpccc decod processor length code bit store processor code length block code incur time complex achiev time higher throughput order ldpc block decod attain throughput time processor need decod parallel circumst complex ldpc block decod will increas time ldpccc counterpart fair compar ldpccc block code counter base ldpccc deriv valid perspect processor complex throughput figur ber perform ldpcccs block code counterpart ldpc block code comput simul pro gram base bit quantiz messag ber perform ldpcccs general superior instanc ldpccc gain ber block code counterpart observ advantag ldpccc block code counterpart obvious number decod iter increas exampl perform ldpccc perform block code counterpart ber outperform block code counterpart ber number decod iter increas result number decod iter larg ldpccc consid better choic term error perform acknowledg author associ editor anonym review invalu comment earlier version paper conclus effici partial parallel decod architectur ldpccc propos paper dedic block process unit propos plexiti overhead switch network remov rate ldpccc decod matrix size implement altera fpga propos architectur decod achiev throughput experiment ldpcccs outperform block code counterpart throughput decod complex iti ldpcccs deriv well design block code achiev error floor lower refer gallag low densiti pariti check code ire tan inf theori jimenez felstrom zigangirov time vari period con volut code low densiti pariti check matrix theori ieee transact sept pusan bate zigangirov comparison ldpc block convolut code proc workshop theori applic pusan feltstrom sridharan lentmaier zigangirov costello implement aspect ldpc convolut code communic ieee transact juli mizuochi konishi miyata inou onohara kametani sugihara kubo yoshida kobayashi ichikawa experiment demonstr concaten ldpc code fpgas emul ieee photon technolog letter juli djordjev arabaci minkov generat fec high capac communic optic transport network journal lightwav technolog aug mansour shanbhag high throughput ldpc decod ieee tran larg scale integr vlsi syst dec zhong zhang block ldpc practic ldpc code system design approach ieee tran circuit syst reg paper apr wang cui low complex high speed decod design quasi cyclic ldpc code ieee tran larg scale integr vlsi syst jan zhang huang wang high throughput layer decod implement quasi cyclic ldpc code ieee select area commun aug zhang wang sha lin flexibl ldpc decod design multigigabit second applic ieee tran circuitssyst reg paper jan tavar matus kunz fettwei dual core programm decod ldpc convolut code circuit system isca ieee intern symposium matus tavar bimberg fettwei gbit programm decod ldpc convolut code circuit system isca ieee intern symposium swami bate brandon cockburn elliott koob chen design test rate low densiti pariti check convolut code encod decod solid state circuit ieee journal oct bate chen gunthorp pusan zigangirov costello low cost serial decod architectur low densiti pariti check convolut code circuit system regular paper ieee transact aug bate block memori base architectur fpga plement low densiti pariti check convolut decod circuit system isca ieee intern symposium brandon koob van den berg chen alimohammad swami klaus bate gaudet cockburn elliott compact encod memori base decod ldpc convolut code circuit system regular paper ieee transact chen brandon elliott bate krzymien cock burn joint design architectur awar ldpc convolut code high throughput parallel encod decod circuit system regular paper ieee transact apr chen bate krzymien high throughput parallel decod design ldpc convolut code circuit system communic iccsc ieee intern confer enc fossori quasi cyclic low densiti pariti check code circu lant permut matric ieee tran inf theori aug donoho javanmard montanari theoret optim compress sens spatial coupl approxim messag pass comput repositori kudekar richardson urbank spatial coupl ensembl univers achiev capac belief propag corr tam lau tse class ldpc code low encod complex good error perform communic letter ieee chen bate construct low densiti pariti check con volut code progress edg growth communic letter ieee dec chung forney richardson urbank design low densiti pariti check code shannon limit communic letter ieee februari storn price differenti evolut simpl effici heurist global optim continu space journal global optim chen kang lin akella memori system optimiza tion fpga base implement quasi cyclic ldpc code decod circuit system regular paper ieee transact jan chiu wing sham receiv bachelor degre comput engin degre degre chines univers hong kong hong kong engin syn opsi shanghai china electron engin work fpga applic motion control system asm join electron engin depart hong kong polytechn univers lectur august interest includ design autom vlsi design optim digit vlsi system bed system chen receiv degre sun yat sen zhongshan univers china degre purdu univers west lafayett assist hong kong polytechn univers hong kong current work degre northwestern univers usa interest includ code theori optimiza tion cooper communic franci lau receiv beng hon degre electr electron engin phd degre colleg london univers london professor associ head depart electron engin ing hong kong polytechn univers hong kong senior member ieee author chao base digit communi cation system heidelberg springer verlag digit communic chao multipl access techniqu perform evalu oxford elsevi holder three patent pend patent publish paper main interest includ channel code cooper network wireless sensor network chao base digit communic applic complex network theori wireless communic serv associ editor ieee transact circuit system ieee transact circuit system associ editor dynam continu discret impuls system seri guest editor circuit system signal process special issu applic chao communic associ editor ieic transact special progress nonlinear theori applic guest associ editor intern journal bifurc chao associ editor ieee circuit system magazin yue zhao yue zhao receiv degre infor mation engin shanghai jiaotong univ siti china postgradu student assist hong kong polytechn univers hong kong work algorithm implement ldpc decod current work qualcomm center beij china wai tam receiv degre electron system jinan univers china degre elec tronic engin hong kong polytechn univers hong kong current fellow partment electron engin hong kong polytechn univers hong kong interest includ channel code bile cellular system complex network chao base digit communic 