Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\pahan\Documents\My Projects\FPGA\DE10_Nano_Intel_Tutorial\UART_intergration\blink_for_MyFirstHPSSystem\blink\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\pahan\Documents\My Projects\FPGA\DE10_Nano_Intel_Tutorial\UART_intergration\blink_for_MyFirstHPSSystem\blink\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading blink/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding default_16b [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module default_16b
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding master_0 [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module master_0
Progress: Adding ocram_64k [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module ocram_64k
Progress: Adding switch_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module switch_pio
Progress: Adding system_id [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module system_id
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.system_id: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\pahan\Documents\My Projects\FPGA\DE10_Nano_Intel_Tutorial\UART_intergration\blink_for_MyFirstHPSSystem\blink\soc_system.qsys" --synthesis=VERILOG --output-directory="C:\Users\pahan\Documents\My Projects\FPGA\DE10_Nano_Intel_Tutorial\UART_intergration\blink_for_MyFirstHPSSystem\blink\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading blink/soc_system.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding default_16b [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module default_16b
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding master_0 [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module master_0
Progress: Adding ocram_64k [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module ocram_64k
Progress: Adding switch_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module switch_pio
Progress: Adding system_id [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module system_id
Progress: Adding uart_0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.system_id: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0001_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: default_16b: Starting RTL generation for module 'soc_system_default_16b'
Info: default_16b:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_default_16b --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0002_default_16b_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0002_default_16b_gen//soc_system_default_16b_component_configuration.pl  --do_build_sim=0  ]
Info: default_16b: Done RTL generation for module 'soc_system_default_16b'
Info: default_16b: "soc_system" instantiated altera_avalon_onchip_memory2 "default_16b"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0003_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0003_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: master_0: "soc_system" instantiated altera_jtag_avalon_master "master_0"
Info: ocram_64k: Starting RTL generation for module 'soc_system_ocram_64k'
Info: ocram_64k:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_ocram_64k --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0004_ocram_64k_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0004_ocram_64k_gen//soc_system_ocram_64k_component_configuration.pl  --do_build_sim=0  ]
Info: ocram_64k: Done RTL generation for module 'soc_system_ocram_64k'
Info: ocram_64k: "soc_system" instantiated altera_avalon_onchip_memory2 "ocram_64k"
Info: switch_pio: Starting RTL generation for module 'soc_system_switch_pio'
Info: switch_pio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switch_pio --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0005_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0005_switch_pio_gen//soc_system_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'soc_system_switch_pio'
Info: switch_pio: "soc_system" instantiated altera_avalon_pio "switch_pio"
Info: system_id: "soc_system" instantiated altera_avalon_sysid_qsys "system_id"
Info: uart_0: Starting RTL generation for module 'soc_system_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_system_uart_0 --dir=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/pahan/AppData/Local/Temp/alt9157_4205151414656293922.dir/0007_uart_0_gen//soc_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'soc_system_uart_0'
Info: uart_0: "soc_system" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: ocram_64k_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ocram_64k_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: ocram_64k_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ocram_64k_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: ocram_64k_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ocram_64k_s1_burst_adapter"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_to_default_16b_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_to_default_16b_s1_cmd_width_adapter"
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pahan/Documents/My Projects/FPGA/DE10_Nano_Intel_Tutorial/UART_intergration/blink_for_MyFirstHPSSystem/blink/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 56 modules, 123 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
