Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Mar 28 14:54:46 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+---------------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------+---------------------------+------------------+----------------+--------------+
|  clk_debug_OBUF_BUFG |                        | t1/TxD_i_1_n_0            |                1 |              1 |         1.00 |
|  clk_debug_OBUF_BUFG | t1/bit_counter         | t1/bit_counter[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_debug_OBUF_BUFG |                        |                           |                1 |              5 |         5.00 |
|  clk_debug_OBUF_BUFG | t1/shiftright_register |                           |                2 |             10 |         5.00 |
|  clk_debug_OBUF_BUFG |                        | t1/state                  |                4 |             14 |         3.50 |
+----------------------+------------------------+---------------------------+------------------+----------------+--------------+


