// Seed: 1857020826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output supply1 id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_15 = (-1);
  uwire id_16 = -1'b0;
  wire  id_17 = id_17;
  assign id_8 = 1;
  wire  id_18;
  logic id_19;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_14 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire _id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  xor primCall (id_8, id_6, id_16, id_1, id_5, id_13, id_9, id_4, id_15, id_2);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  localparam id_14 = 1'h0;
  wire id_15;
  if (id_14) assign id_5 = id_14(-1'b0);
  else begin : LABEL_0
    assign id_2 = id_2;
  end
  wire [(  id_14  ) : id_14] id_16;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_4,
      id_4,
      id_9,
      id_4,
      id_1,
      id_4,
      id_10,
      id_5,
      id_9,
      id_4,
      id_8,
      id_8
  );
endmodule
