# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_wrapper_time_synth.v" \

sv xil_defaultlib  \
"../../../../../multiplexor.srcs/sources_1/new/multiplexor.sv" \
"../../../../../multiplexor.srcs/sim_1/new/multiplexor_tb.sv" \

# Do not sort compile order
nosort
