

================================================================
== Vivado HLS Report for 'process_udp_512_2150'
================================================================
* Date:           Mon Mar  1 13:04:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.641|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     631|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|    1296|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1296|     757|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln69_fu_316_p2                |     +    |      0|  0|  23|           1|          16|
    |and_ln414_8_fu_292_p2             |    and   |      0|  0|  64|          64|          64|
    |and_ln414_9_fu_298_p2             |    and   |      0|  0|  64|          64|          64|
    |and_ln414_fu_280_p2               |    and   |      0|  0|  64|          64|          64|
    |and_ln79_fu_335_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_111                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_124                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_229                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state3    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op6           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op67          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln414_fu_220_p2              |   icmp   |      0|  0|  20|          26|           1|
    |tmp_valid_fu_397_p2               |   icmp   |      0|  0|  13|          16|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln75_fu_323_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln79_fu_437_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_304_p2              |    or    |      0|  0|  64|          64|          64|
    |select_ln414_11_fu_256_p3         |  select  |      0|  0|  64|           1|          64|
    |select_ln414_12_fu_264_p3         |  select  |      0|  0|  79|           1|          65|
    |select_ln414_13_fu_272_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln414_fu_238_p3            |  select  |      0|  0|  64|           1|          64|
    |select_ln79_fu_341_p3             |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln414_fu_286_p2               |    xor   |      0|  0|  64|           2|          64|
    |xor_ln79_fu_329_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 631|         321|         562|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_6_flag_1_phi_fu_168_p6      |  15|          3|    1|          3|
    |ap_phi_mux_phi_ln75_phi_fu_147_p4                  |  15|          3|   16|         48|
    |ap_phi_mux_write_flag_1_i_i_phi_fu_156_p4          |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_metaWritten_6_flag_1_reg_164  |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_data_blk_n                         |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_keep_blk_n                         |   9|          2|    1|          2|
    |rx_ip2udpFifo_V_last_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_d_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_k_blk_n                         |   9|          2|    1|          2|
    |rx_udp2shiftFifo_V_l_blk_n                         |   9|          2|    1|          2|
    |rx_udpMetaFifo_V_blk_n                             |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 126|         27|   27|         72|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+-----+----+-----+-----------+
    |                        Name                       |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                          |    1|   0|    1|          0|
    |ap_done_reg                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_metaWritten_6_flag_1_reg_164  |    1|   0|    1|          0|
    |metaWritten_2                                      |    1|   0|    1|          0|
    |metaWritten_2_load_reg_491                         |    1|   0|    1|          0|
    |or_ln75_reg_482                                    |    1|   0|    1|          0|
    |or_ln75_reg_482_pp0_iter1_reg                      |    1|   0|    1|          0|
    |p_Result_128_1_i_i_2_reg_525                       |    8|   0|    8|          0|
    |p_Result_128_1_i_i_reg_500                         |    8|   0|    8|          0|
    |p_Result_128_i_i1_reg_520                          |    8|   0|    8|          0|
    |p_Result_128_i_i9_s_reg_495                        |    8|   0|    8|          0|
    |p_Result_128_i_i_reg_510                           |    8|   0|    8|          0|
    |pu_header_header_V                                 |   64|   0|   64|          0|
    |pu_header_idx                                      |   16|   0|   16|          0|
    |pu_header_ready                                    |    1|   0|    1|          0|
    |tmp_data_V_reg_463                                 |  512|   0|  512|          0|
    |tmp_data_V_reg_463_pp0_iter1_reg                   |  512|   0|  512|          0|
    |tmp_keep_V_reg_468                                 |   64|   0|   64|          0|
    |tmp_keep_V_reg_468_pp0_iter1_reg                   |   64|   0|   64|          0|
    |tmp_last_V_reg_473                                 |    1|   0|    1|          0|
    |tmp_last_V_reg_473_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_reg_459                                        |    1|   0|    1|          0|
    |tmp_reg_459_pp0_iter1_reg                          |    1|   0|    1|          0|
    |tmp_valid_reg_505                                  |    1|   0|    1|          0|
    |trunc_ln647_reg_515                                |    8|   0|    8|          0|
    |xor_ln79_reg_486                                   |    1|   0|    1|          0|
    +---------------------------------------------------+-----+----+-----+-----------+
    |Total                                              | 1296|   0| 1296|          0|
    +---------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | process_udp<512>2150 | return value |
|rx_ip2udpFifo_V_data_dout     |  in |  512|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_data_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_data_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_data |    pointer   |
|rx_ip2udpFifo_V_keep_dout     |  in |   64|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_keep_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_keep_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_keep |    pointer   |
|rx_ip2udpFifo_V_last_dout     |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_ip2udpFifo_V_last_empty_n  |  in |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_ip2udpFifo_V_last_read     | out |    1|   ap_fifo  | rx_ip2udpFifo_V_last |    pointer   |
|rx_udp2shiftFifo_V_d_din      | out |  512|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_d_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_d_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_d |    pointer   |
|rx_udp2shiftFifo_V_k_din      | out |   64|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_k_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_k_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_k |    pointer   |
|rx_udp2shiftFifo_V_l_din      | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udp2shiftFifo_V_l_full_n   |  in |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udp2shiftFifo_V_l_write    | out |    1|   ap_fifo  | rx_udp2shiftFifo_V_l |    pointer   |
|rx_udpMetaFifo_V_din          | out |   49|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
|rx_udpMetaFifo_V_full_n       |  in |    1|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
|rx_udpMetaFifo_V_write        | out |    1|   ap_fifo  |   rx_udpMetaFifo_V   |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

