Source Block: hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1016:1026@HdlStmAssign
    .up_rdata (up_ch_rdata_4),
    .up_ready (up_ch_ready_4),
    .up_rdata_out (up_ch_rdata_4_s),
    .up_ready_out (up_ch_ready_4_s));

  assign up_es_sel_5 = up_es_sel;
  assign up_es_enb_5 = up_es_enb;
  assign up_es_addr_5 = up_es_addr;
  assign up_es_wr_5 = up_es_wr;
  assign up_es_wdata_5 = up_es_wdata;


Diff Content:
- 1021   assign up_es_sel_5 = up_es_sel;

Clone Blocks:
Clone Blocks 1:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1409:1419
    .up_rdata (up_ch_rdata_10),
    .up_ready (up_ch_ready_10),
    .up_rdata_out (up_ch_rdata_10_s),
    .up_ready_out (up_ch_ready_10_s));

  assign up_es_sel_11 = up_es_sel;
  assign up_es_enb_11 = up_es_enb;
  assign up_es_addr_11 = up_es_addr;
  assign up_es_wr_11 = up_es_wr;
  assign up_es_wdata_11 = up_es_wdata;


Clone Blocks 2:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@955:965
    .up_ready (up_cm_ready_4),
    .up_rdata_out (up_cm_rdata_4_s),
    .up_ready_out (up_cm_ready_4_s));

  assign up_es_sel_4 = up_es_sel;
  assign up_es_enb_4 = up_es_enb;
  assign up_es_addr_4 = up_es_addr;
  assign up_es_wr_4 = up_es_wr;
  assign up_es_wdata_4 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 3:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1017:1027
    .up_ready (up_ch_ready_4),
    .up_rdata_out (up_ch_rdata_4_s),
    .up_ready_out (up_ch_ready_4_s));

  assign up_es_sel_5 = up_es_sel;
  assign up_es_enb_5 = up_es_enb;
  assign up_es_addr_5 = up_es_addr;
  assign up_es_wr_5 = up_es_wr;
  assign up_es_wdata_5 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 4:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1140:1150
    .up_rdata (up_ch_rdata_6),
    .up_ready (up_ch_ready_6),
    .up_rdata_out (up_ch_rdata_6_s),
    .up_ready_out (up_ch_ready_6_s));

  assign up_es_sel_7 = up_es_sel;
  assign up_es_enb_7 = up_es_enb;
  assign up_es_addr_7 = up_es_addr;
  assign up_es_wr_7 = up_es_wr;
  assign up_es_wdata_7 = up_es_wdata;


Clone Blocks 5:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1617:1627
    .up_ready (up_ch_ready_13),
    .up_rdata_out (up_ch_rdata_13_s),
    .up_ready_out (up_ch_ready_13_s));

  assign up_es_sel_14 = up_es_sel;
  assign up_es_enb_14 = up_es_enb;
  assign up_es_addr_14 = up_es_addr;
  assign up_es_wr_14 = up_es_wr;
  assign up_es_wdata_14 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 6:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1410:1420
    .up_ready (up_ch_ready_10),
    .up_rdata_out (up_ch_rdata_10_s),
    .up_ready_out (up_ch_ready_10_s));

  assign up_es_sel_11 = up_es_sel;
  assign up_es_enb_11 = up_es_enb;
  assign up_es_addr_11 = up_es_addr;
  assign up_es_wr_11 = up_es_wr;
  assign up_es_wdata_11 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 7:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1019:1029
    .up_ready_out (up_ch_ready_4_s));

  assign up_es_sel_5 = up_es_sel;
  assign up_es_enb_5 = up_es_enb;
  assign up_es_addr_5 = up_es_addr;
  assign up_es_wr_5 = up_es_wr;
  assign up_es_wdata_5 = up_es_wdata;

  axi_adxcvr_mdrp #(
    .XCVR_ID (5),
    .NUM_OF_LANES (NUM_OF_LANES))

Clone Blocks 8:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@686:696
    .up_ready (up_cm_ready_0),
    .up_rdata_out (up_cm_rdata_0_s),
    .up_ready_out (up_cm_ready_0_s));

  assign up_es_sel_0 = up_es_sel;
  assign up_es_enb_0 = up_es_enb;
  assign up_es_addr_0 = up_es_addr;
  assign up_es_wr_0 = up_es_wr;
  assign up_es_wdata_0 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 9:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1078:1088
    .up_rdata (up_ch_rdata_5),
    .up_ready (up_ch_ready_5),
    .up_rdata_out (up_ch_rdata_5_s),
    .up_ready_out (up_ch_ready_5_s));

  assign up_es_sel_6 = up_es_sel;
  assign up_es_enb_6 = up_es_enb;
  assign up_es_addr_6 = up_es_addr;
  assign up_es_wr_6 = up_es_wr;
  assign up_es_wdata_6 = up_es_wdata;


Clone Blocks 10:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@954:964
    .up_rdata (up_cm_rdata_4),
    .up_ready (up_cm_ready_4),
    .up_rdata_out (up_cm_rdata_4_s),
    .up_ready_out (up_cm_ready_4_s));

  assign up_es_sel_4 = up_es_sel;
  assign up_es_enb_4 = up_es_enb;
  assign up_es_addr_4 = up_es_addr;
  assign up_es_wr_4 = up_es_wr;
  assign up_es_wdata_4 = up_es_wdata;


Clone Blocks 11:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@748:758
    .up_ready (up_ch_ready_0),
    .up_rdata_out (up_ch_rdata_0_s),
    .up_ready_out (up_ch_ready_0_s));

  assign up_es_sel_1 = up_es_sel;
  assign up_es_enb_1 = up_es_enb;
  assign up_es_addr_1 = up_es_addr;
  assign up_es_wr_1 = up_es_wr;
  assign up_es_wdata_1 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 12:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1554:1564
    .up_rdata (up_ch_rdata_12),
    .up_ready (up_ch_ready_12),
    .up_rdata_out (up_ch_rdata_12_s),
    .up_ready_out (up_ch_ready_12_s));

  assign up_es_sel_13 = up_es_sel;
  assign up_es_enb_13 = up_es_enb;
  assign up_es_addr_13 = up_es_addr;
  assign up_es_wr_13 = up_es_wr;
  assign up_es_wdata_13 = up_es_wdata;


Clone Blocks 13:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@809:819
    .up_rdata (up_ch_rdata_1),
    .up_ready (up_ch_ready_1),
    .up_rdata_out (up_ch_rdata_1_s),
    .up_ready_out (up_ch_ready_1_s));

  assign up_es_sel_2 = up_es_sel;
  assign up_es_enb_2 = up_es_enb;
  assign up_es_addr_2 = up_es_addr;
  assign up_es_wr_2 = up_es_wr;
  assign up_es_wdata_2 = up_es_wdata;


Clone Blocks 14:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1141:1151
    .up_ready (up_ch_ready_6),
    .up_rdata_out (up_ch_rdata_6_s),
    .up_ready_out (up_ch_ready_6_s));

  assign up_es_sel_7 = up_es_sel;
  assign up_es_enb_7 = up_es_enb;
  assign up_es_addr_7 = up_es_addr;
  assign up_es_wr_7 = up_es_wr;
  assign up_es_wdata_7 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 15:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1223:1233
    .up_rdata (up_cm_rdata_8),
    .up_ready (up_cm_ready_8),
    .up_rdata_out (up_cm_rdata_8_s),
    .up_ready_out (up_cm_ready_8_s));

  assign up_es_sel_8 = up_es_sel;
  assign up_es_enb_8 = up_es_enb;
  assign up_es_addr_8 = up_es_addr;
  assign up_es_wr_8 = up_es_wr;
  assign up_es_wdata_8 = up_es_wdata;


Clone Blocks 16:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1286:1296
    .up_ready (up_ch_ready_8),
    .up_rdata_out (up_ch_rdata_8_s),
    .up_ready_out (up_ch_ready_8_s));

  assign up_es_sel_9 = up_es_sel;
  assign up_es_enb_9 = up_es_enb;
  assign up_es_addr_9 = up_es_addr;
  assign up_es_wr_9 = up_es_wr;
  assign up_es_wdata_9 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 17:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@871:881
    .up_rdata (up_ch_rdata_2),
    .up_ready (up_ch_ready_2),
    .up_rdata_out (up_ch_rdata_2_s),
    .up_ready_out (up_ch_ready_2_s));

  assign up_es_sel_3 = up_es_sel;
  assign up_es_enb_3 = up_es_enb;
  assign up_es_addr_3 = up_es_addr;
  assign up_es_wr_3 = up_es_wr;
  assign up_es_wdata_3 = up_es_wdata;


Clone Blocks 18:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@747:757
    .up_rdata (up_ch_rdata_0),
    .up_ready (up_ch_ready_0),
    .up_rdata_out (up_ch_rdata_0_s),
    .up_ready_out (up_ch_ready_0_s));

  assign up_es_sel_1 = up_es_sel;
  assign up_es_enb_1 = up_es_enb;
  assign up_es_addr_1 = up_es_addr;
  assign up_es_wr_1 = up_es_wr;
  assign up_es_wdata_1 = up_es_wdata;


Clone Blocks 19:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1492:1502
    .up_rdata (up_cm_rdata_12),
    .up_ready (up_cm_ready_12),
    .up_rdata_out (up_cm_rdata_12_s),
    .up_ready_out (up_cm_ready_12_s));

  assign up_es_sel_12 = up_es_sel;
  assign up_es_enb_12 = up_es_enb;
  assign up_es_addr_12 = up_es_addr;
  assign up_es_wr_12 = up_es_wr;
  assign up_es_wdata_12 = up_es_wdata;


Clone Blocks 20:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1285:1295
    .up_rdata (up_ch_rdata_8),
    .up_ready (up_ch_ready_8),
    .up_rdata_out (up_ch_rdata_8_s),
    .up_ready_out (up_ch_ready_8_s));

  assign up_es_sel_9 = up_es_sel;
  assign up_es_enb_9 = up_es_enb;
  assign up_es_addr_9 = up_es_addr;
  assign up_es_wr_9 = up_es_wr;
  assign up_es_wdata_9 = up_es_wdata;


Clone Blocks 21:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1079:1089
    .up_ready (up_ch_ready_5),
    .up_rdata_out (up_ch_rdata_5_s),
    .up_ready_out (up_ch_ready_5_s));

  assign up_es_sel_6 = up_es_sel;
  assign up_es_enb_6 = up_es_enb;
  assign up_es_addr_6 = up_es_addr;
  assign up_es_wr_6 = up_es_wr;
  assign up_es_wdata_6 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 22:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1555:1565
    .up_ready (up_ch_ready_12),
    .up_rdata_out (up_ch_rdata_12_s),
    .up_ready_out (up_ch_ready_12_s));

  assign up_es_sel_13 = up_es_sel;
  assign up_es_enb_13 = up_es_enb;
  assign up_es_addr_13 = up_es_addr;
  assign up_es_wr_13 = up_es_wr;
  assign up_es_wdata_13 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 23:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1616:1626
    .up_rdata (up_ch_rdata_13),
    .up_ready (up_ch_ready_13),
    .up_rdata_out (up_ch_rdata_13_s),
    .up_ready_out (up_ch_ready_13_s));

  assign up_es_sel_14 = up_es_sel;
  assign up_es_enb_14 = up_es_enb;
  assign up_es_addr_14 = up_es_addr;
  assign up_es_wr_14 = up_es_wr;
  assign up_es_wdata_14 = up_es_wdata;


Clone Blocks 24:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@810:820
    .up_ready (up_ch_ready_1),
    .up_rdata_out (up_ch_rdata_1_s),
    .up_ready_out (up_ch_ready_1_s));

  assign up_es_sel_2 = up_es_sel;
  assign up_es_enb_2 = up_es_enb;
  assign up_es_addr_2 = up_es_addr;
  assign up_es_wr_2 = up_es_wr;
  assign up_es_wdata_2 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 25:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1224:1234
    .up_ready (up_cm_ready_8),
    .up_rdata_out (up_cm_rdata_8_s),
    .up_ready_out (up_cm_ready_8_s));

  assign up_es_sel_8 = up_es_sel;
  assign up_es_enb_8 = up_es_enb;
  assign up_es_addr_8 = up_es_addr;
  assign up_es_wr_8 = up_es_wr;
  assign up_es_wdata_8 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 26:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@685:695
    .up_rdata (up_cm_rdata_0),
    .up_ready (up_cm_ready_0),
    .up_rdata_out (up_cm_rdata_0_s),
    .up_ready_out (up_cm_ready_0_s));

  assign up_es_sel_0 = up_es_sel;
  assign up_es_enb_0 = up_es_enb;
  assign up_es_addr_0 = up_es_addr;
  assign up_es_wr_0 = up_es_wr;
  assign up_es_wdata_0 = up_es_wdata;


Clone Blocks 27:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1678:1688
    .up_rdata (up_ch_rdata_14),
    .up_ready (up_ch_ready_14),
    .up_rdata_out (up_ch_rdata_14_s),
    .up_ready_out (up_ch_ready_14_s));

  assign up_es_sel_15 = up_es_sel;
  assign up_es_enb_15 = up_es_enb;
  assign up_es_addr_15 = up_es_addr;
  assign up_es_wr_15 = up_es_wr;
  assign up_es_wdata_15 = up_es_wdata;


Clone Blocks 28:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@872:882
    .up_ready (up_ch_ready_2),
    .up_rdata_out (up_ch_rdata_2_s),
    .up_ready_out (up_ch_ready_2_s));

  assign up_es_sel_3 = up_es_sel;
  assign up_es_enb_3 = up_es_enb;
  assign up_es_addr_3 = up_es_addr;
  assign up_es_wr_3 = up_es_wr;
  assign up_es_wdata_3 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 29:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1679:1689
    .up_ready (up_ch_ready_14),
    .up_rdata_out (up_ch_rdata_14_s),
    .up_ready_out (up_ch_ready_14_s));

  assign up_es_sel_15 = up_es_sel;
  assign up_es_enb_15 = up_es_enb;
  assign up_es_addr_15 = up_es_addr;
  assign up_es_wr_15 = up_es_wr;
  assign up_es_wdata_15 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 30:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1347:1357
    .up_rdata (up_ch_rdata_9),
    .up_ready (up_ch_ready_9),
    .up_rdata_out (up_ch_rdata_9_s),
    .up_ready_out (up_ch_ready_9_s));

  assign up_es_sel_10 = up_es_sel;
  assign up_es_enb_10 = up_es_enb;
  assign up_es_addr_10 = up_es_addr;
  assign up_es_wr_10 = up_es_wr;
  assign up_es_wdata_10 = up_es_wdata;


Clone Blocks 31:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1348:1358
    .up_ready (up_ch_ready_9),
    .up_rdata_out (up_ch_rdata_9_s),
    .up_ready_out (up_ch_ready_9_s));

  assign up_es_sel_10 = up_es_sel;
  assign up_es_enb_10 = up_es_enb;
  assign up_es_addr_10 = up_es_addr;
  assign up_es_wr_10 = up_es_wr;
  assign up_es_wdata_10 = up_es_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 32:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1018:1028
    .up_rdata_out (up_ch_rdata_4_s),
    .up_ready_out (up_ch_ready_4_s));

  assign up_es_sel_5 = up_es_sel;
  assign up_es_enb_5 = up_es_enb;
  assign up_es_addr_5 = up_es_addr;
  assign up_es_wr_5 = up_es_wr;
  assign up_es_wdata_5 = up_es_wdata;

  axi_adxcvr_mdrp #(
    .XCVR_ID (5),

Clone Blocks 33:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1493:1503
    .up_ready (up_cm_ready_12),
    .up_rdata_out (up_cm_rdata_12_s),
    .up_ready_out (up_cm_ready_12_s));

  assign up_es_sel_12 = up_es_sel;
  assign up_es_enb_12 = up_es_enb;
  assign up_es_addr_12 = up_es_addr;
  assign up_es_wr_12 = up_es_wr;
  assign up_es_wdata_12 = up_es_wdata;

  axi_adxcvr_mdrp #(

