Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Nov 09 18:49:47 2016
| Host         : ECE400-5FGC082 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    81 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           49 |
| Yes          | No                    | No                     |             512 |          157 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |             100 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+---------------------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+---------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | URCVR/error_up              | URCVR/error0                          |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | MTRANS/CLKENB/E[0]          | BTNC_IBUF                             |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | TRANS/CLKENB/E[0]           | BTNC_IBUF                             |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | URCVR/COR_BIT/E[0]          | URCVR/COR_BIT/SR[0]                   |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | URCVR/CLKENB/E[0]           | URCVR/time_count_sfd_error[4]_i_1_n_0 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG |                             | URCVR/COR_EOF/p_2_in                  |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | FIFO/wp[5]_i_1_n_0          | BTNC_IBUF                             |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | CLKENDOUTPUT/E[0]           | BTNC_IBUF                             |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | MTRANS/E[0]                 | U_MXTEST/byte_addr[5]_i_1_n_0         |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | URCVR/CLKENB4/shreg_reg[7]  | URCVR/COR_EOF/shreg_reg[7]_0          |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[8][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | URCVR/CLKENB2/shreg_reg[7]  | URCVR/COR_EOF/shreg_reg[7]_0          |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[9][7]_i_1_n_0      |                                       |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG | URCVR/CLKENB3/shreg_reg[7]  | URCVR/COR_EOF/p_2_in                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[14][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[5][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[0][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[10][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[11][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[12][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[13][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[15][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[16][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[17][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[18][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[19][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[1][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[20][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[21][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[22][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[23][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[24][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[25][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[26][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[27][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[28][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[29][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[2][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[30][7]_i_1_n_0     |                                       |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[31][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[32][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[33][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[34][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[35][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[36][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[37][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[38][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[39][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[3][7]_i_1_n_0      |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[40][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[41][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[42][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[43][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[44][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[45][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[46][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[47][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[48][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[49][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[4][7]_i_1_n_0      |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[51][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[52][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[53][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[54][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[55][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[56][7]_i_1_n_0     |                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[57][7]_i_1_n_0     |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[58][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[59][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[50][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[60][7]_i_1_n_0     |                                       |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[61][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[62][7]_i_1_n_0     |                                       |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[63][7]_i_1_n_0     |                                       |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[6][7]_i_1_n_0      |                                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | FIFO/mem[7][7]_i_1_n_0      |                                       |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG | URCVR/CLKENB3/shreg_reg[11] | URCVR/COR_EOF/shreg[11]_i_1_n_0       |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | URCVR/COR_EOF/shreg_reg[15] | URCVR/COR_EOF/fourth_count_reset      |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                             |                                       |               10 |             22 |
|  CLK100MHZ_IBUF_BUFG | U_MXTEST/wait_count_enable  | U_MXTEST/byte_addr[5]_i_1_n_0         |                7 |             25 |
|  CLK100MHZ_IBUF_BUFG |                             | BTNC_IBUF                             |               46 |            144 |
+----------------------+-----------------------------+---------------------------------------+------------------+----------------+


