Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jul  7 12:34:59 2024
| Host         : X68030 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hc_sr04_top_control_sets_placed.rpt
| Design       : hc_sr04_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           10 |
| Yes          | Yes                   | No                     |              34 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+----------------------------+------------------+----------------+--------------+
|  U3/E[0]       |                      |                            |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U40/E[0]             | U3/AR[0]                   |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U40/q_reg[0]_0[0]    | U3/AR[0]                   |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U41/E[0]             | U3/AR[0]                   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | U2/ce_w              | U3/AR[0]                   |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | U3/cnt_t0            | U1/FSM_onehot_state_reg[1] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | U3/cnt_t0            | U3/cnt_t[9]_i_1_n_0        |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | U3/cnt_w0            | U3/cnt_w[23]_i_1_n_0       |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | U1/cnt[0]_i_1__0_n_0 | RST_IBUF                   |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | U3/cnt_w0            | U3/cnt_w[22]_i_1_n_0       |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG |                      | RST_IBUF                   |                9 |             27 |         3.00 |
+----------------+----------------------+----------------------------+------------------+----------------+--------------+


